Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 11 13:01:07 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         30          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           1362        
LUTAR-1    Warning           LUT drives async reset alert                        7           
TIMING-16  Warning           Large setup violation                               386         
TIMING-18  Warning           Missing input or output delay                       16          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: system_i/Clock_Divider_0/inst/Counter_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.493    -1753.144                   1609                21141        0.051        0.000                      0                21125        1.845        0.000                       0                  9508  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
clk_fpga_1                                     {0.000 3.281}        6.562           152.393         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                             -4.493     -856.054                    930                10863        0.051        0.000                      0                10863        2.750        0.000                       0                  6268  
clk_fpga_0                                           0.915        0.000                      0                 6353        0.053        0.000                      0                 6353        3.020        0.000                       0                  3232  
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.658       -8.083                     24                  927        0.137        0.000                      0                  919  
adc_clk       clk_fpga_0          6.387        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                 -4.043     -897.090                    679                 3336        0.404        0.000                      0                 3336  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_fpga_0                                                
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          930  Failing Endpoints,  Worst Slack       -4.493ns,  Total Violation     -856.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.493ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.515ns  (logic 7.991ns (63.849%)  route 4.524ns (36.151%))
  Logic Levels:           21  (CARRY4=16 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    12.384 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.384    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.623 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_6/O[2]
                         net (fo=2, routed)           0.538    13.161    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.302    13.463 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9/O
                         net (fo=1, routed)           0.000    13.463    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.996 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.996    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.319 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.429    14.749    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.306    15.055 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1/O
                         net (fo=1, routed)           0.000    15.055    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.456 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.695 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7/O[2]
                         net (fo=3, routed)           0.648    16.343    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.302    16.645 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3/O
                         net (fo=1, routed)           0.000    16.645    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.025 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/CO[3]
                         net (fo=1, routed)           0.000    17.025    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.348 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12/O[1]
                         net (fo=1, routed)           0.000    17.348    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[53]
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[53]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.348    
  -------------------------------------------------------------------
                         slack                                 -4.493    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.507ns  (logic 7.983ns (63.826%)  route 4.524ns (36.174%))
  Logic Levels:           21  (CARRY4=16 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    12.384 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.384    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.623 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_6/O[2]
                         net (fo=2, routed)           0.538    13.161    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.302    13.463 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9/O
                         net (fo=1, routed)           0.000    13.463    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.996 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.996    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.319 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.429    14.749    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.306    15.055 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1/O
                         net (fo=1, routed)           0.000    15.055    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.456 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.695 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7/O[2]
                         net (fo=3, routed)           0.648    16.343    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.302    16.645 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3/O
                         net (fo=1, routed)           0.000    16.645    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.025 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/CO[3]
                         net (fo=1, routed)           0.000    17.025    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.340 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12/O[3]
                         net (fo=1, routed)           0.000    17.340    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[55]
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[55]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.340    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.409ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 7.907ns (63.605%)  route 4.524ns (36.395%))
  Logic Levels:           21  (CARRY4=16 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    12.384 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.384    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.623 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_6/O[2]
                         net (fo=2, routed)           0.538    13.161    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.302    13.463 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9/O
                         net (fo=1, routed)           0.000    13.463    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.996 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.996    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.319 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.429    14.749    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.306    15.055 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1/O
                         net (fo=1, routed)           0.000    15.055    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.456 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.695 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7/O[2]
                         net (fo=3, routed)           0.648    16.343    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.302    16.645 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3/O
                         net (fo=1, routed)           0.000    16.645    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.025 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/CO[3]
                         net (fo=1, routed)           0.000    17.025    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.264 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12/O[2]
                         net (fo=1, routed)           0.000    17.264    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[54]
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[54]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.264    
  -------------------------------------------------------------------
                         slack                                 -4.409    

Slack (VIOLATED) :        -4.389ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 7.887ns (63.546%)  route 4.524ns (36.454%))
  Logic Levels:           21  (CARRY4=16 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    12.384 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.384    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.623 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_6/O[2]
                         net (fo=2, routed)           0.538    13.161    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[26]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.302    13.463 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9/O
                         net (fo=1, routed)           0.000    13.463    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_9_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.996 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.996    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.319 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.429    14.749    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_5_n_6
    SLICE_X7Y40          LUT2 (Prop_lut2_I1_O)        0.306    15.055 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1/O
                         net (fo=1, routed)           0.000    15.055    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.456 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.456    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.695 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__7/O[2]
                         net (fo=3, routed)           0.648    16.343    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[50]
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.302    16.645 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3/O
                         net (fo=1, routed)           0.000    16.645    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.025 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/CO[3]
                         net (fo=1, routed)           0.000    17.025    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.244 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__12/O[0]
                         net (fo=1, routed)           0.000    17.244    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[52]
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y42          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[52]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 -4.389    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.278ns  (logic 8.031ns (65.409%)  route 4.247ns (34.591%))
  Logic Levels:           20  (CARRY4=15 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/O[1]
                         net (fo=1, routed)           0.000    17.110    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[49]
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[49]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 8.023ns (65.387%)  route 4.247ns (34.613%))
  Logic Levels:           20  (CARRY4=15 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.102 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/O[3]
                         net (fo=1, routed)           0.000    17.102    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[51]
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[51]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -4.171ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 7.947ns (65.171%)  route 4.247ns (34.829%))
  Logic Levels:           20  (CARRY4=15 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.026 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/O[2]
                         net (fo=1, routed)           0.000    17.026    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[50]
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[50]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.026    
  -------------------------------------------------------------------
                         slack                                 -4.171    

Slack (VIOLATED) :        -4.151ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.174ns  (logic 7.927ns (65.114%)  route 4.247ns (34.886%))
  Logic Levels:           20  (CARRY4=15 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.006 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__11/O[0]
                         net (fo=1, routed)           0.000    17.006    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[48]
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.505    12.417    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y41          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]/C
                         clock pessimism              0.364    12.781    
                         clock uncertainty           -0.035    12.746    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.109    12.855    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[48]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                 -4.151    

Slack (VIOLATED) :        -4.043ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.065ns  (logic 7.818ns (64.798%)  route 4.247ns (35.202%))
  Logic Levels:           19  (CARRY4=14 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.897 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/O[3]
                         net (fo=1, routed)           0.000    16.897    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[47]
    SLICE_X6Y40          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.504    12.416    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y40          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]/C
                         clock pessimism              0.364    12.780    
                         clock uncertainty           -0.035    12.745    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.109    12.854    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[47]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                 -4.043    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.000ns  (logic 7.753ns (64.608%)  route 4.247ns (35.392%))
  Logic Levels:           19  (CARRY4=14 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.671     4.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X14Y35         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.456     5.288 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16][17]_replica_3/Q
                         net (fo=3, routed)           0.444     5.732    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[16]_14[17]_repN_3
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.388 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry_i_11_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__0_i_12_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__1_i_12_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21/O[1]
                         net (fo=3, routed)           0.843     7.794    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_21_n_6
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.303     8.097 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18/O
                         net (fo=1, routed)           0.000     8.097    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_18_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.647 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.647    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__2_i_7_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.886 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38/O[2]
                         net (fo=2, routed)           0.422     9.308    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_38_n_5
    SLICE_X11Y39         LUT4 (Prop_lut4_I1_O)        0.302     9.610 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15/O
                         net (fo=2, routed)           0.619    10.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_15_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.625 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.625    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_12_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.948 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_13/O[1]
                         net (fo=1, routed)           0.580    11.528    system_i/Squared_Phase_Locked_0/inst/InputFilter/P[21]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.414 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__3_i_7/O[2]
                         net (fo=2, routed)           0.538    12.952    system_i/Squared_Phase_Locked_0/inst/InputFilter/PCIN[22]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.302    13.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9/O
                         net (fo=1, routed)           0.000    13.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_9_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.787 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.787    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__4_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.110 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5/O[1]
                         net (fo=1, routed)           0.429    14.540    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_5_n_6
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.306    14.846 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1/O
                         net (fo=1, routed)           0.000    14.846    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.247 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.247    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.581 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16_carry__6/O[1]
                         net (fo=2, routed)           0.371    15.951    system_i/Squared_Phase_Locked_0/inst/InputFilter/mul_temp_16__3[45]
    SLICE_X6Y40          LUT2 (Prop_lut2_I0_O)        0.303    16.254 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3/O
                         net (fo=1, routed)           0.000    16.254    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10_i_3_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.832 r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9_carry__10/O[2]
                         net (fo=1, routed)           0.000    16.832    system_i/Squared_Phase_Locked_0/inst/InputFilter/sum1_9[46]
    SLICE_X6Y40          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.504    12.416    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X6Y40          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]/C
                         clock pessimism              0.364    12.780    
                         clock uncertainty           -0.035    12.745    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.109    12.854    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_9_reg[46]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                 -3.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PSK_Local/inst/REF_OSC/phase_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.252ns (60.161%)  route 0.167ns (39.839%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.550     1.605    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X21Y69         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/Q
                         net (fo=3, routed)           0.167     1.913    system_i/PSK_Local/inst/REF_OSC/Frequency[10]
    SLICE_X22Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  system_i/PSK_Local/inst/REF_OSC/phase[8]_i_3/O
                         net (fo=1, routed)           0.000     1.958    system_i/PSK_Local/inst/REF_OSC/phase[8]_i_3_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.024 r  system_i/PSK_Local/inst/REF_OSC/phase_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    system_i/PSK_Local/inst/REF_OSC/phase_reg[8]_i_1_n_5
    SLICE_X22Y68         FDRE                                         r  system_i/PSK_Local/inst/REF_OSC/phase_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.818     1.964    system_i/PSK_Local/inst/REF_OSC/Clock
    SLICE_X22Y68         FDRE                                         r  system_i/PSK_Local/inst/REF_OSC/phase_reg[10]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)         0.105     1.974    system_i/PSK_Local/inst/REF_OSC/phase_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PSK_Local/inst/REF_OSC/phase_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.275ns (65.783%)  route 0.143ns (34.217%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.550     1.605    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X20Y69         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[14]/Q
                         net (fo=3, routed)           0.143     1.912    system_i/PSK_Local/inst/REF_OSC/Frequency[14]
    SLICE_X22Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  system_i/PSK_Local/inst/REF_OSC/phase[12]_i_3/O
                         net (fo=1, routed)           0.000     1.957    system_i/PSK_Local/inst/REF_OSC/phase[12]_i_3_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.023 r  system_i/PSK_Local/inst/REF_OSC/phase_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    system_i/PSK_Local/inst/REF_OSC/phase_reg[12]_i_1_n_5
    SLICE_X22Y69         FDRE                                         r  system_i/PSK_Local/inst/REF_OSC/phase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.817     1.963    system_i/PSK_Local/inst/REF_OSC/Clock
    SLICE_X22Y69         FDRE                                         r  system_i/PSK_Local/inst/REF_OSC/phase_reg[14]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.105     1.973    system_i/PSK_Local/inst/REF_OSC/phase_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ld_new_cmd_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.894%)  route 0.202ns (49.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.554     1.609    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X24Y17         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ld_new_cmd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ld_new_cmd_reg_reg/Q
                         net (fo=2, routed)           0.202     1.975    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ld_new_cmd_reg
    SLICE_X21Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.020 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_i_1/O
                         net (fo=1, routed)           0.000     2.020    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_i_1_n_0
    SLICE_X21Y16         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.823     1.969    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X21Y16         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_reg/C
                         clock pessimism             -0.095     1.874    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.092     1.966    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_err2wsc_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PSK_Debug/inst/PSKout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DMA_Interconnect_0/inst/ADC_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.704%)  route 0.254ns (64.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.550     1.605    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/PSK_Debug/inst/PSKout_reg[3]/Q
                         net (fo=1, routed)           0.254     2.000    system_i/DMA_Interconnect_0/inst/ADC_s_axis_tdata[3]
    SLICE_X24Y80         FDRE                                         r  system_i/DMA_Interconnect_0/inst/ADC_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.817     1.963    system_i/DMA_Interconnect_0/inst/aclk
    SLICE_X24Y80         FDRE                                         r  system_i/DMA_Interconnect_0/inst/ADC_Data_reg[3]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X24Y80         FDRE (Hold_fdre_C_D)         0.076     1.944    system_i/DMA_Interconnect_0/inst/ADC_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/PSK_Debug/inst/PSKout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DMA_Interconnect_0/inst/ADC_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.852%)  route 0.201ns (61.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.551     1.606    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDRE (Prop_fdre_C_Q)         0.128     1.734 r  system_i/PSK_Debug/inst/PSKout_reg[9]/Q
                         net (fo=1, routed)           0.201     1.936    system_i/DMA_Interconnect_0/inst/ADC_s_axis_tdata[9]
    SLICE_X24Y80         FDRE                                         r  system_i/DMA_Interconnect_0/inst/ADC_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.817     1.963    system_i/DMA_Interconnect_0/inst/aclk
    SLICE_X24Y80         FDRE                                         r  system_i/DMA_Interconnect_0/inst/ADC_Data_reg[9]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X24Y80         FDRE (Hold_fdre_C_D)         0.010     1.878    system_i/DMA_Interconnect_0/inst/ADC_Data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.518%)  route 0.223ns (54.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.559     1.614    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y14         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][0]/Q
                         net (fo=1, routed)           0.223     1.978    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[3][0]
    SLICE_X22Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.023 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000     2.023    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X22Y14         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.823     1.969    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X22Y14         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.091     1.965    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.590     1.645    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.786 r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.267     2.053    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.861     2.007    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.324     1.683    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.993    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.590     1.645    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.786 r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.267     2.053    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.861     2.007    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.324     1.683    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.993    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.590     1.645    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.786 r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.267     2.053    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.861     2.007    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.324     1.683    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.993    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.597%)  route 0.267ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.590     1.645    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.786 r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.267     2.053    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.861     2.007    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y5          RAMD32                                       r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.324     1.683    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.993    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y0   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y0   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y6   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4   system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y32  system_i/PSK_Debug/inst/REF_OSC/databuffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y4   system_i/PSK_Local/inst/REF_OSC/databuffer_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y17  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.009ns (17.422%)  route 4.782ns (82.578%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.667     2.975    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y61          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518     3.493 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.197     4.690    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     4.814 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.916     5.730    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.854 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.728     6.582    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_1
    SLICE_X14Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.706 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.779     7.486    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X14Y52         LUT2 (Prop_lut2_I1_O)        0.119     7.605 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.162     8.766    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    10.897    
                         clock uncertainty           -0.125    10.772    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.091     9.681    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.788%)  route 5.345ns (90.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.823     8.251    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.124     8.375 r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.522     8.897    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.536    10.728    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429    10.290    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.788%)  route 5.345ns (90.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.823     8.251    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.124     8.375 r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.522     8.897    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.536    10.728    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429    10.290    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.788%)  route 5.345ns (90.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.823     8.251    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.124     8.375 r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.522     8.897    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.536    10.728    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429    10.290    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.788%)  route 5.345ns (90.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 10.728 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.823     8.251    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.124     8.375 r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.522     8.897    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.536    10.728    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.116    10.844    
                         clock uncertainty           -0.125    10.719    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.429    10.290    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.177ns (19.278%)  route 4.928ns (80.722%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.665     2.973    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X15Y53         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=110, routed)         1.624     5.053    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.154     5.207 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=34, routed)          1.236     6.443    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.327     6.770 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2/O
                         net (fo=1, routed)           0.289     7.059    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2_n_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I2_O)        0.124     7.183 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           1.152     8.335    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.116     8.451 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.627     9.078    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X12Y55         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y55         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)       -0.228    10.566    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.759ns (28.240%)  route 4.470ns (71.760%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.665     2.973    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X15Y53         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=110, routed)         1.281     4.710    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.152     4.862 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_5/O
                         net (fo=5, routed)           0.815     5.677    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I1_O)        0.326     6.003 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.820     6.823    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.150     6.973 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.980     7.953    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X22Y45         LUT4 (Prop_lut4_I0_O)        0.343     8.296 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.574     8.870    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X23Y44         LUT4 (Prop_lut4_I2_O)        0.332     9.202 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.495    10.687    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X23Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.031    10.709    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 1.759ns (28.258%)  route 4.466ns (71.742%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.665     2.973    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X15Y53         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=110, routed)         1.281     4.710    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.152     4.862 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_5/O
                         net (fo=5, routed)           0.815     5.677    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I1_O)        0.326     6.003 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.820     6.823    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.150     6.973 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.980     7.953    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X22Y45         LUT4 (Prop_lut4_I0_O)        0.343     8.296 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.570     8.866    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.332     9.198 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.198    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.495    10.687    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X23Y44         FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029    10.707    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.707    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.608ns (10.233%)  route 5.334ns (89.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.951     8.379    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.152     8.531 r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.382     8.914    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X5Y67          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.533    10.725    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y67          FDRE                                         r  system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.116    10.841    
                         clock uncertainty           -0.125    10.716    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.283    10.433    system_i/GPIO_Interface/Internal_Debug_Freq/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.608ns (10.241%)  route 5.329ns (89.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.823     8.251    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.152     8.403 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.506     8.909    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X3Y62          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.537    10.729    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y62          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.116    10.845    
                         clock uncertainty           -0.125    10.720    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)       -0.255    10.465    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  1.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.807%)  route 0.302ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.561     0.902    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X22Y49         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.302     1.345    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X12Y51         SRLC32E                                      r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.834     1.204    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X12Y51         SRLC32E                                      r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.667%)  route 0.283ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.563     0.904    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y59         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.283     1.351    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X12Y46         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.981%)  route 0.251ns (64.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.549     0.890    system_i/GPIO_Interface/Locking_Strength/U0/s_axi_aclk
    SLICE_X23Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.251     1.281    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[16]
    SLICE_X14Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.819     1.189    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.066     1.221    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.378%)  route 0.233ns (55.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.548     0.889    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y72         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[8].reg1_reg[14]/Q
                         net (fo=1, routed)           0.233     1.263    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/reg1[14]
    SLICE_X21Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/ip2bus_data_i_D1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.308    system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data[14]
    SLICE_X21Y71         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.817     1.187    system_i/GPIO_Interface/Locking_Strength/U0/s_axi_aclk
    SLICE_X21Y71         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[14]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y71         FDRE (Hold_fdre_C_D)         0.092     1.245    system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.682%)  route 0.211ns (56.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.561     0.902    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X20Y48         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d3_reg/Q
                         net (fo=1, routed)           0.211     1.277    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d3
    SLICE_X22Y48         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.829     1.199    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X22Y48         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d4_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.046     1.211    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d4_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.584     0.925    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X1Y47          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.121    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X0Y47          SRLC32E                                      r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.852     1.222    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y47          SRLC32E                                      r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.055    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.084%)  route 0.261ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.549     0.890    system_i/GPIO_Interface/Locking_Strength/U0/s_axi_aclk
    SLICE_X21Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/GPIO_Interface/Locking_Strength/U0/ip2bus_data_i_D1_reg[16]/Q
                         net (fo=1, routed)           0.261     1.291    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X23Y68         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.818     1.188    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y68         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y68         FDRE (Hold_fdre_C_D)         0.070     1.224    system_i/GPIO_Interface/Locking_Strength/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.422%)  route 0.286ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.563     0.904    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y59         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.286     1.354    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X12Y46         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.189ns (42.081%)  route 0.260ns (57.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.562     0.903    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y50         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.260     1.304    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.352 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.352    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0_n_0
    SLICE_X17Y49         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.832     1.202    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.107     1.280    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.562     0.903    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y50         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.253     1.296    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.341 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.341    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[1]_i_1__0_n_0
    SLICE_X17Y49         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.832     1.202    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y6    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y76   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y76   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y74   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y74   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y67   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y72   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y67   system_i/GPIO_Interface/GPIO_FreqMeasure/U0/ip2bus_data_i_D1_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y49    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y49    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y49    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y49    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           24  Failing Endpoints,  Worst Slack       -0.658ns,  Total Violation       -8.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.658ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 7.116ns (70.539%)  route 2.972ns (29.461%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.052 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.052    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.498    12.410    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    12.394    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 -0.658    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.080ns  (logic 7.108ns (70.516%)  route 2.972ns (29.484%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.044 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.044    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.498    12.410    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    12.394    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 7.032ns (70.292%)  route 2.972ns (29.708%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.968 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.968    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_5
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.498    12.410    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[30]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    12.394    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[30]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.984ns  (logic 7.012ns (70.232%)  route 2.972ns (29.768%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.729    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.948 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.948    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_7
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.498    12.410    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[28]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    12.394    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[28]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 6.999ns (70.193%)  route 2.972ns (29.807%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.935 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.935    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_6
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.497    12.409    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[25]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.109    12.393    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[25]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 6.991ns (70.169%)  route 2.972ns (29.830%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.927 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.927    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_4
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.497    12.409    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.109    12.393    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 6.915ns (69.940%)  route 2.972ns (30.060%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.851 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.851    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_5
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.497    12.409    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[26]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.109    12.393    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[26]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 6.895ns (69.879%)  route 2.972ns (30.121%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.656     2.964    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.478     3.442 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           1.754     5.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      4.023     9.219 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.221    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.739 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[3]
                         net (fo=1, routed)           1.216    11.955    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_102
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.124    12.079 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4/O
                         net (fo=1, routed)           0.000    12.079    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_4_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.612 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.612    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.831 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.831    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_7
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.497    12.409    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[24]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.109    12.393    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[24]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 7.702ns (78.655%)  route 2.090ns (21.345%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.658     2.966    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y80          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.893     4.315    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Ki[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     8.351 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195    11.066    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124    11.190 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.190    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.740 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.758 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.758    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_6
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494    12.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.062    12.343    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 7.681ns (78.609%)  route 2.090ns (21.391%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.658     2.966    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y80          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     3.422 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.893     4.315    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Ki[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036     8.351 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195    11.066    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124    11.190 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000    11.190    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.740 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.740    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.082    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.196    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.310    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.424    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.737 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.737    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_4
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494    12.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.062    12.343    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.865ns (58.871%)  route 0.604ns (41.129%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.564     0.905    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y96          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.201     1.247    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      0.609     1.856 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/P[16]
                         net (fo=1, routed)           0.403     2.259    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5_n_89
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.374 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.374    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_7
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.832     1.978    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[0]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.134     2.237    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.844ns (55.991%)  route 0.663ns (44.009%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      0.571     2.021 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[14]
                         net (fo=1, routed)           0.272     2.293    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_91
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[15]_i_2/O
                         net (fo=1, routed)           0.000     2.338    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[15]_i_2_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.402 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_4
    SLICE_X10Y93         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.833     1.979    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y93         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134     2.238    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.844ns (55.991%)  route 0.663ns (44.009%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      0.571     2.021 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[10]
                         net (fo=1, routed)           0.272     2.293    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_95
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[11]_i_2/O
                         net (fo=1, routed)           0.000     2.338    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[11]_i_2_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.402 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_4
    SLICE_X10Y92         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.832     1.978    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y92         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.134     2.237    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.844ns (55.991%)  route 0.663ns (44.009%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      0.571     2.021 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[2]
                         net (fo=1, routed)           0.272     2.293    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_103
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[3]_i_2/O
                         net (fo=1, routed)           0.000     2.338    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[3]_i_2_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.402 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_4
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.832     1.978    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.134     2.237    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.844ns (55.991%)  route 0.663ns (44.009%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[3]_P[6])
                                                      0.571     2.021 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3/P[6]
                         net (fo=1, routed)           0.272     2.293    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__3_n_99
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.045     2.338 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[7]_i_2/O
                         net (fo=1, routed)           0.000     2.338    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[7]_i_2_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.402 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.402    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_4
    SLICE_X10Y91         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.832     1.978    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y91         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.134     2.237    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.900ns (59.828%)  route 0.604ns (40.172%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.564     0.905    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y96          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.201     1.247    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[7]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      0.609     1.856 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/P[16]
                         net (fo=1, routed)           0.403     2.259    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5_n_89
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.409 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.409    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]_i_1_n_6
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.832     1.978    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y90         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.134     2.237    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.882ns (57.510%)  route 0.652ns (42.490%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      0.609     2.059 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[13]
                         net (fo=1, routed)           0.261     2.319    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_92
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.364 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[31]_i_2/O
                         net (fo=1, routed)           0.000     2.364    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[31]_i_2_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.428 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.428    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_4
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.834     1.980    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.134     2.239    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.882ns (57.510%)  route 0.652ns (42.490%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      0.609     2.059 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[1]
                         net (fo=1, routed)           0.261     2.319    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_104
    SLICE_X10Y94         LUT2 (Prop_lut2_I1_O)        0.045     2.364 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[19]_i_2/O
                         net (fo=1, routed)           0.000     2.364    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[19]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.428 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.428    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_4
    SLICE_X10Y94         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.833     1.979    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y94         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.134     2.238    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.882ns (57.510%)  route 0.652ns (42.490%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      0.609     2.059 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[5]
                         net (fo=1, routed)           0.261     2.319    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_100
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.045     2.364 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_2/O
                         net (fo=1, routed)           0.000     2.364    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[23]_i_2_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.428 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.428    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_4
    SLICE_X10Y95         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.833     1.979    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y95         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134     2.238    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.882ns (57.510%)  route 0.652ns (42.490%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y78          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_i/GPIO_Interface/GPIO_Kp/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.391     1.450    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Control_Kp[20]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      0.609     2.059 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4/P[9]
                         net (fo=1, routed)           0.261     2.319    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__4_n_96
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.364 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[27]_i_2/O
                         net (fo=1, routed)           0.000     2.364    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[27]_i_2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.428 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.428    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_4
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.833     1.979    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y96         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.134     2.238    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.346ns  (logic 0.478ns (35.508%)  route 0.868ns (64.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20                                      0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.868     1.346    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.267     7.733    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.380ns  (logic 0.518ns (37.526%)  route 0.862ns (62.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20                                      0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.862     1.380    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y20         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.093     7.907    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.360%)  route 0.600ns (55.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20                                      0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.078    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.264     7.736    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11                                       0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.000    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y11          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y11          FDRE (Setup_fdre_C_D)       -0.270     7.730    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.177%)  route 0.514ns (51.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11                                       0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.514     0.992    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y11          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)       -0.264     7.736    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.424%)  route 0.574ns (52.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20                                      0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.095     7.905    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.035ns  (logic 0.518ns (50.055%)  route 0.517ns (49.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11                                       0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.517     1.035    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X5Y11          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)       -0.095     7.905    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.744%)  route 0.443ns (49.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11                                       0.000     0.000 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.443     0.899    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y11          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.047     7.953    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  7.054    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          679  Failing Endpoints,  Worst Slack       -4.043ns,  Total Violation     -897.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.043ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.456ns (4.004%)  route 10.934ns (95.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.934    16.272    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X9Y1           FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X9Y1           FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][0]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405    12.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][0]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 -4.043    

Slack (VIOLATED) :        -4.043ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.456ns (4.004%)  route 10.934ns (95.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.934    16.272    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X9Y1           FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X9Y1           FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][3]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405    12.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][3]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 -4.043    

Slack (VIOLATED) :        -4.043ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.456ns (4.004%)  route 10.934ns (95.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.934    16.272    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X9Y1           FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X9Y1           FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][4]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X9Y1           FDCE (Recov_fdce_C_CLR)     -0.405    12.229    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][4]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 -4.043    

Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][10]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.361    12.273    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][10]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.849    

Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][8]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.361    12.273    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][8]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.849    

Slack (VIOLATED) :        -3.849ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][9]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.361    12.273    system_i/Squared_Phase_Locked_0/inst/InputFilter/delay_pipeline_reg[11][9]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.849    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[4]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.319    12.315    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[4]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[5]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.319    12.315    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[5]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[6]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.319    12.315    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[6]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 0.456ns (4.057%)  route 10.784ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.721     4.882    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.456     5.338 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)       10.784    16.122    system_i/Squared_Phase_Locked_0/inst/InputFilter/Reset_In
    SLICE_X10Y2          FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.508    12.420    system_i/Squared_Phase_Locked_0/inst/InputFilter/AD_CLK_in
    SLICE_X10Y2          FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[7]/C
                         clock pessimism              0.249    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X10Y2          FDCE (Recov_fdce_C_CLR)     -0.319    12.315    system_i/Squared_Phase_Locked_0/inst/InputFilter/sumpipe1_11_reg[7]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[16]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.209     1.980    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X38Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.842     1.988    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X38Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[16]/C
                         clock pessimism             -0.345     1.643    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.576    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[17]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.209     1.980    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X38Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.842     1.988    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X38Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[17]/C
                         clock pessimism             -0.345     1.643    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.576    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[18]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.209     1.980    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X38Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.842     1.988    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X38Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[18]/C
                         clock pessimism             -0.345     1.643    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.576    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[19]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.209     1.980    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X38Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.842     1.988    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X38Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[19]/C
                         clock pessimism             -0.345     1.643    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.576    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/section_out2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[20]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[20]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[21]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[21]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[22]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[22]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[23]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[23]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/diff2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[20]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[20]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[21]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.609%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 f  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.244     2.015    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/Reset_In
    SLICE_X41Y74         FDCE                                         f  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.844     1.990    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y74         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[21]/C
                         clock pessimism             -0.325     1.665    
    SLICE_X41Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.573    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            20 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 0.580ns (8.622%)  route 6.147ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.141     9.697    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y7          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.574     4.486    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y7          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 0.580ns (8.622%)  route 6.147ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.141     9.697    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y7          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.574     4.486    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y7          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 0.580ns (8.622%)  route 6.147ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.141     9.697    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y7          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.574     4.486    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y7          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 0.580ns (8.622%)  route 6.147ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         3.141     9.697    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y7          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.574     4.486    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y7          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 0.580ns (8.957%)  route 5.896ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.890     9.446    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y5          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.576     4.488    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y5          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 0.580ns (8.957%)  route 5.896ns (91.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.890     9.446    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y5          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.576     4.488    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y5          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 0.580ns (8.991%)  route 5.871ns (91.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.865     9.421    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y0          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.501     4.413    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y0          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.451ns  (logic 0.580ns (8.991%)  route 5.871ns (91.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.865     9.421    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y0          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.501     4.413    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y0          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 0.580ns (9.234%)  route 5.701ns (90.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.695     9.251    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y0          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.496     4.408    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y0          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 0.580ns (9.234%)  route 5.701ns (90.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.662     2.970    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456     3.426 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=13, routed)          3.006     6.432    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.556 f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=327, routed)         2.695     9.251    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y0          FDPE                                         f  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.496     4.408    system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y0          FDPE                                         r  system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.359%)  route 0.124ns (45.641%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.547     0.888    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X20Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.124     1.160    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.812     1.958    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.849%)  route 0.131ns (48.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.582     0.923    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y21         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.131     1.194    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X40Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.848     1.994    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X40Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.550     0.891    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X18Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/Q
                         net (fo=8, routed)           0.134     1.166    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X19Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.211 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.211    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp
    SLICE_X19Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.818     1.964    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/m_axi_s2mm_aclk
    SLICE_X19Y22         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.114%)  route 0.186ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.553     0.894    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X17Y27         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.186     1.221    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.816     1.962    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X14Y26         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.778%)  route 0.178ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.576     0.917    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X2Y20          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.128     1.045 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.178     1.223    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y18          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.842     1.988    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y18          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.576     0.917    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X2Y20          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.176     1.234    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.841     1.987    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.862%)  route 0.242ns (63.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.550     0.891    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.242     1.273    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X21Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.814     1.960    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X21Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.379%)  route 0.223ns (57.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.547     0.888    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/out
    SLICE_X20Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/Q
                         net (fo=1, routed)           0.223     1.274    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X21Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.814     1.960    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/m_axi_s2mm_aclk
    SLICE_X21Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.705%)  route 0.249ns (60.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.573     0.914    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X0Y21          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.249     1.327    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y21          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.839     1.985    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y21          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.087%)  route 0.278ns (62.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.574     0.915    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X0Y20          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.164     1.079 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.278     1.357    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.841     1.987    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y19          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.124ns (6.010%)  route 1.939ns (93.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.785     0.785    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y34          LUT1 (Prop_lut1_I0_O)        0.124     0.909 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.154     2.063    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y32         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.493     2.686    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y32         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.045ns (5.165%)  route 0.826ns (94.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.271     0.271    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.316 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.555     0.871    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y32         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.823     1.193    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y32         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            63 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.451%)  route 1.888ns (80.549%))
  Logic Levels:           0  
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.740     4.901    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X37Y19         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=17, routed)          1.888     7.246    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/prmry_in
    SLICE_X19Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.483     2.675    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/out
    SLICE_X19Y24         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.128%)  route 1.359ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.650     4.811    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X21Y69         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.456     5.267 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[10]/Q
                         net (fo=3, routed)           1.359     6.626    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X21Y66         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.482     2.674    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y66         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.517ns  (logic 0.456ns (30.050%)  route 1.061ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.726     4.887    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y72         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.456     5.343 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[15]/Q
                         net (fo=1, routed)           1.061     6.405    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X26Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.478     2.670    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.456ns (30.625%)  route 1.033ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.726     4.887    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y72         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.456     5.343 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[14]/Q
                         net (fo=1, routed)           1.033     6.376    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X27Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.478     2.670    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y70         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.456ns (31.753%)  route 0.980ns (68.247%))
  Logic Levels:           0  
  Clock Path Skew:        -2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.731     4.892    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y69         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.348 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[3]/Q
                         net (fo=1, routed)           0.980     6.328    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X30Y66         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.482     2.674    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y66         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.456ns (30.268%)  route 1.051ns (69.732%))
  Logic Levels:           0  
  Clock Path Skew:        -2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.660     4.821    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X21Y20         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456     5.277 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/Q
                         net (fo=3, routed)           1.051     6.328    system_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/prmry_in
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.484     2.676    system_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/s_axi_lite_aclk
    SLICE_X15Y25         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.554%)  route 0.945ns (67.446%))
  Logic Levels:           0  
  Clock Path Skew:        -2.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.731     4.892    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y69         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.348 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[1]/Q
                         net (fo=1, routed)           0.945     6.293    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X28Y67         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.481     2.673    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y67         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.419ns (28.754%)  route 1.038ns (71.246%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    4.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.650     4.811    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X21Y69         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.419     5.230 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[4]/Q
                         net (fo=3, routed)           1.038     6.268    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X23Y63         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.480     2.672    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y63         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.456ns (33.166%)  route 0.919ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        -2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.731     4.892    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y69         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.348 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[0]/Q
                         net (fo=1, routed)           0.919     6.267    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X28Y66         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.482     2.674    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y66         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.322%)  route 0.912ns (66.678%))
  Logic Levels:           0  
  Clock Path Skew:        -2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.729     4.890    system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/AD_CLK_in
    SLICE_X41Y71         FDCE                                         r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.456     5.346 r  system_i/Squared_Phase_Locked_0/inst/Supervisor_Filter/output_register_reg[9]/Q
                         net (fo=1, routed)           0.912     6.259    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X27Y67         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.481     2.673    system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y67         FDRE                                         r  system_i/GPIO_Interface/Locking_Strength/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.585%)  route 0.125ns (49.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     1.601    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X22Y76         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.128     1.729 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[29]/Q
                         net (fo=3, routed)           0.125     1.854    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X22Y75         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.811     1.181    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y75         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.779%)  route 0.126ns (47.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     1.601    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X22Y76         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[24]/Q
                         net (fo=3, routed)           0.126     1.868    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X23Y75         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.811     1.181    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y75         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.489%)  route 0.133ns (48.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     1.601    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X22Y76         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[26]/Q
                         net (fo=3, routed)           0.133     1.875    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X22Y78         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.815     1.185    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y78         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.550     1.605    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X21Y69         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[15]/Q
                         net (fo=3, routed)           0.129     1.875    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X21Y68         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.820     1.190    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y68         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.548     1.603    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X20Y78         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[28]/Q
                         net (fo=3, routed)           0.119     1.886    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X21Y78         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.817     1.187    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y78         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.234%)  route 0.168ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.545     1.600    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X23Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.128     1.728 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[20]/Q
                         net (fo=3, routed)           0.168     1.896    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X24Y74         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.811     1.181    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y74         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.285%)  route 0.164ns (53.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     1.601    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X22Y76         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[27]/Q
                         net (fo=3, routed)           0.164     1.906    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X21Y76         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.814     1.184    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y76         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.545     1.600    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X23Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[17]/Q
                         net (fo=3, routed)           0.169     1.911    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X24Y72         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.814     1.184    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y72         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.179%)  route 0.183ns (58.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.545     1.600    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X23Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.128     1.728 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[23]/Q
                         net (fo=3, routed)           0.183     1.911    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X24Y73         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.812     1.182    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y73         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.788%)  route 0.153ns (48.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.548     1.603    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X20Y78         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/Squared_Phase_Locked_0/inst/Freq_Measured_reg[30]/Q
                         net (fo=3, routed)           0.153     1.920    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X21Y79         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.818     1.188    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y79         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 0.456ns (12.795%)  route 3.108ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.664     2.972    system_i/PS7/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.108     6.536    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X16Y50         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.491     2.683    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 0.903ns (25.763%)  route 2.602ns (74.237%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.716     3.024    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y58          FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.478     3.502 f  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=9, routed)           1.265     4.767    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[37]
    SLICE_X8Y54          LUT3 (Prop_lut3_I0_O)        0.301     5.068 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           1.337     6.405    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.529 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000     6.529    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_awaddr[4]
    SLICE_X12Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.497     2.689    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X12Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 1.532ns (47.473%)  route 1.695ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[14])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[14]
                         net (fo=1, routed)           1.695     6.289    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[14]
    SLICE_X1Y27          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.533     2.726    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X1Y27          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 1.532ns (47.473%)  route 1.695ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[8])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[8]
                         net (fo=1, routed)           1.695     6.289    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[8]
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.532     2.724    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.532ns (47.640%)  route 1.684ns (52.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[6])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[6]
                         net (fo=1, routed)           1.684     6.278    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[6]
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.532     2.724    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.532ns (47.752%)  route 1.676ns (52.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[7])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[7]
                         net (fo=1, routed)           1.676     6.270    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[7]
    SLICE_X0Y25          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.530     2.722    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X0Y25          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.532ns (47.831%)  route 1.671ns (52.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[3])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[3]
                         net (fo=1, routed)           1.671     6.265    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[3]
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.532     2.724    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X1Y26          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.532ns (47.874%)  route 1.668ns (52.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[26])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[26]
                         net (fo=1, routed)           1.668     6.262    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[26]
    SLICE_X1Y34          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.541     2.734    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X1Y34          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.168ns  (logic 1.532ns (48.361%)  route 1.636ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[25])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[25]
                         net (fo=1, routed)           1.636     6.230    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[25]
    SLICE_X2Y37          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.547     2.740    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X2Y37          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.532ns (48.391%)  route 1.634ns (51.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.754     3.062    system_i/PS7/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[23])
                                                      1.532     4.594 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[23]
                         net (fo=1, routed)           1.634     6.228    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[23]
    SLICE_X0Y32          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.539     2.731    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_aclk
    SLICE_X0Y32          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.937%)  route 0.116ns (45.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.561     0.902    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.116     1.158    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/prmry_in
    SLICE_X18Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.830     1.200    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/s_axi_lite_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.507%)  route 0.123ns (46.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.562     0.903    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X17Y52         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/Q
                         net (fo=2, routed)           0.123     1.166    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/prmry_in
    SLICE_X17Y54         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.830     1.200    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/s_axi_lite_aclk
    SLICE_X17Y54         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.573     0.914    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X1Y28          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.114     1.169    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[16]
    SLICE_X0Y28          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.839     1.209    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X0Y28          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.640%)  route 0.112ns (44.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.580     0.921    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y33          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.112     1.174    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[31]
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.848     1.218    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.764%)  route 0.110ns (40.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.576     0.917    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X0Y31          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.164     1.081 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.110     1.191    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[24]
    SLICE_X1Y33          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.844     1.214    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X1Y33          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.871%)  route 0.148ns (51.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.579     0.920    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X2Y32          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.148     1.208    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[20]
    SLICE_X2Y33          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.846     1.216    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X2Y33          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.833%)  route 0.167ns (54.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.561     0.902    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X17Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.167     1.209    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X18Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.830     1.200    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/s_axi_lite_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.924%)  route 0.173ns (55.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.561     0.902    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X19Y54         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.173     1.215    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X18Y54         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.830     1.200    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/s_axi_lite_aclk
    SLICE_X18Y54         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.708%)  route 0.126ns (40.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.564     0.905    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y55         FDRE                                         r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/Q
                         net (fo=2, routed)           0.126     1.171    system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11][5]
    SLICE_X12Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.216 r  system_i/PS7/DMA_Engine/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.216    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_awaddr[3]
    SLICE_X12Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.833     1.203    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_aclk
    SLICE_X12Y53         FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.177%)  route 0.158ns (52.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.578     0.919    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X2Y31          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]/Q
                         net (fo=1, routed)           0.158     1.217    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[18]
    SLICE_X4Y32          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.845     1.215    system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y32          FDRE                                         r  system_i/PS7/DMA_Engine/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[19][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/D_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.700ns  (logic 0.642ns (37.768%)  route 1.058ns (62.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[19][0]/C
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/Delay_0/inst/Delay_Registers_reg[19][0]/Q
                         net (fo=1, routed)           1.058     1.576    system_i/Delay_0/inst/Delay_Registers_reg[19]
    SLICE_X22Y82         LUT3 (Prop_lut3_I2_O)        0.124     1.700 r  system_i/Delay_0/inst/D_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.700    system_i/Delay_0/inst/D_Out[0]_i_1_n_0
    SLICE_X22Y82         FDRE                                         r  system_i/Delay_0/inst/D_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.521ns  (logic 0.664ns (43.660%)  route 0.857ns (56.340%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.857     1.375    system_i/LFSR_0/inst/LFSR/State[7]
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.146     1.521 r  system_i/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.521    system_i/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.499ns  (logic 0.642ns (42.834%)  route 0.857ns (57.166%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.857     1.375    system_i/LFSR_0/inst/LFSR/State[7]
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.124     1.499 r  system_i/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.499    system_i/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.466ns  (logic 0.774ns (52.787%)  route 0.692ns (47.213%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/C
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/Q
                         net (fo=1, routed)           0.692     1.170    system_i/LFSR_0/inst/LFSR/State[6]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.296     1.466 r  system_i/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.466    system_i/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/PRBS_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.397ns  (logic 0.642ns (45.962%)  route 0.755ns (54.038%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.755     1.273    system_i/LFSR_0/inst/LFSR/State[7]
    SLICE_X38Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.397 r  system_i/LFSR_0/inst/LFSR/PRBS_i_1/O
                         net (fo=1, routed)           0.000     1.397    system_i/LFSR_0/inst/LFSR/PRBS_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  system_i/LFSR_0/inst/LFSR/PRBS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.383ns  (logic 0.668ns (48.307%)  route 0.715ns (51.693%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/C
    SLICE_X28Y58         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/Q
                         net (fo=9, routed)           0.715     1.233    system_i/LFSR_0/inst/LFSR/State[7]
    SLICE_X28Y58         LUT3 (Prop_lut3_I0_O)        0.150     1.383 r  system_i/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     1.383    system_i/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/Internal_State_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDSE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[0]/C
    SLICE_X29Y58         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    system_i/LFSR_0/inst/LFSR/State[0]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  system_i/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    system_i/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LFSR_0/inst/LFSR/PRBS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.399%)  route 0.137ns (45.601%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  system_i/LFSR_0/inst/LFSR/PRBS_reg/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/LFSR_0/inst/LFSR/PRBS_reg/Q
                         net (fo=15, routed)          0.137     0.301    system_i/Delay_0/inst/D_In[0]
    SLICE_X38Y59         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[16][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[17][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[16][0]/C
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[16][0]/Q
                         net (fo=1, routed)           0.172     0.313    system_i/Delay_0/inst/Delay_Registers_reg[16]
    SLICE_X40Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[4][0]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[4][0]/Q
                         net (fo=1, routed)           0.172     0.313    system_i/Delay_0/inst/Delay_Registers_reg[4]
    SLICE_X40Y64         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[7][0]/C
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[7][0]/Q
                         net (fo=1, routed)           0.172     0.313    system_i/Delay_0/inst/Delay_Registers_reg[7]
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[15][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[15][0]/C
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[15][0]/Q
                         net (fo=1, routed)           0.174     0.315    system_i/Delay_0/inst/Delay_Registers_reg[15]
    SLICE_X40Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[3][0]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[3][0]/Q
                         net (fo=1, routed)           0.174     0.315    system_i/Delay_0/inst/Delay_Registers_reg[3]
    SLICE_X40Y64         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[10][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[10][0]/C
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[10][0]/Q
                         net (fo=1, routed)           0.176     0.317    system_i/Delay_0/inst/Delay_Registers_reg[10]
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[9][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.118%)  route 0.179ns (55.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[9][0]/C
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[9][0]/Q
                         net (fo=1, routed)           0.179     0.320    system_i/Delay_0/inst/Delay_Registers_reg[9]
    SLICE_X41Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Delay_0/inst/Delay_Registers_reg[11][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/Delay_Registers_reg[11][0]/C
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/Delay_Registers_reg[11][0]/Q
                         net (fo=1, routed)           0.180     0.321    system_i/Delay_0/inst/Delay_Registers_reg[11]
    SLICE_X41Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[12][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[10][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.141ns (22.440%)  route 0.487ns (77.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.487     2.259    system_i/Delay_0/inst/Reset
    SLICE_X41Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[11][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.141ns (22.286%)  route 0.492ns (77.714%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.492     2.263    system_i/Delay_0/inst/Reset
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[11][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[7][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.141ns (22.286%)  route 0.492ns (77.714%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.492     2.263    system_i/Delay_0/inst/Reset
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[8][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.141ns (22.286%)  route 0.492ns (77.714%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.492     2.263    system_i/Delay_0/inst/Reset
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[8][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[9][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.141ns (22.286%)  route 0.492ns (77.714%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.492     2.263    system_i/Delay_0/inst/Reset
    SLICE_X40Y78         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[9][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[12][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.809%)  route 0.571ns (80.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.571     2.342    system_i/Delay_0/inst/Reset
    SLICE_X41Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[13][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.809%)  route 0.571ns (80.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.571     2.342    system_i/Delay_0/inst/Reset
    SLICE_X41Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[13][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[14][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.809%)  route 0.571ns (80.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.571     2.342    system_i/Delay_0/inst/Reset
    SLICE_X41Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[14][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[15][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.141ns (19.688%)  route 0.575ns (80.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.575     2.346    system_i/Delay_0/inst/Reset
    SLICE_X40Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Delay_0/inst/Delay_Registers_reg[16][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.716ns  (logic 0.141ns (19.688%)  route 0.575ns (80.312%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.575     1.630    system_i/Squared_Phase_Locked_0/inst/AD_CLK_in
    SLICE_X36Y74         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  system_i/Squared_Phase_Locked_0/inst/Reset_Out_reg/Q
                         net (fo=3279, routed)        0.575     2.346    system_i/Delay_0/inst/Reset
    SLICE_X40Y82         FDRE                                         r  system_i/Delay_0/inst/Delay_Registers_reg[16][0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.142ns  (logic 0.742ns (34.639%)  route 1.400ns (65.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           1.400     4.788    system_i/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.323     5.111 r  system_i/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     5.111    system_i/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.584ns  (logic 0.609ns (38.451%)  route 0.975ns (61.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.975     4.400    system_i/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.153     4.553 r  system_i/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     4.553    system_i/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.412ns  (logic 0.580ns (41.080%)  route 0.832ns (58.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.832     4.257    system_i/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.381 r  system_i/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     4.381    system_i/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.358ns  (logic 0.741ns (54.580%)  route 0.617ns (45.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.617     4.005    system_i/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.322     4.327 r  system_i/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     4.327    system_i/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.334ns  (logic 0.718ns (53.830%)  route 0.616ns (46.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.616     4.004    system_i/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.299     4.303 r  system_i/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     4.303    system_i/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.580ns (48.788%)  route 0.609ns (51.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.609     4.034    system_i/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.158 r  system_i/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     4.158    system_i/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.580ns (63.346%)  route 0.336ns (36.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.336     3.761    system_i/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.885 r  system_i/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     3.885    system_i/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.122%)  route 0.129ns (40.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.129     1.170    system_i/LFSR_0/inst/LFSR/Taps[6]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.215 r  system_i/LFSR_0/inst/LFSR/Internal_State[7]_i_1/O
                         net (fo=1, routed)           0.000     1.215    system_i/LFSR_0/inst/LFSR/p_22_out[7]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.755%)  route 0.212ns (53.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.212     1.253    system_i/LFSR_0/inst/LFSR/Taps[4]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.298 r  system_i/LFSR_0/inst/LFSR/Internal_State[5]_i_1/O
                         net (fo=1, routed)           0.000     1.298    system_i/LFSR_0/inst/LFSR/p_22_out[5]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.227ns (51.379%)  route 0.215ns (48.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.215     1.243    system_i/LFSR_0/inst/LFSR/Taps[0]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.099     1.342 r  system_i/LFSR_0/inst/LFSR/Internal_State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/LFSR_0/inst/LFSR/p_22_out[1]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.228ns (51.048%)  route 0.219ns (48.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.219     1.247    system_i/LFSR_0/inst/LFSR/Taps[3]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.100     1.347 r  system_i/LFSR_0/inst/LFSR/Internal_State[4]_i_1/O
                         net (fo=1, routed)           0.000     1.347    system_i/LFSR_0/inst/LFSR/p_22_out[4]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.281%)  route 0.300ns (61.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.300     1.341    system_i/LFSR_0/inst/LFSR/Taps[2]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.386 r  system_i/LFSR_0/inst/LFSR/Internal_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.386    system_i/LFSR_0/inst/LFSR/p_22_out[3]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.185ns (34.271%)  route 0.355ns (65.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.355     1.396    system_i/LFSR_0/inst/LFSR/Taps[5]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.044     1.440 r  system_i/LFSR_0/inst/LFSR/Internal_State[6]_i_1/O
                         net (fo=1, routed)           0.000     1.440    system_i/LFSR_0/inst/LFSR/p_22_out[6]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.225ns (31.159%)  route 0.497ns (68.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3233, routed)        0.560     0.901    system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/GPIO_Interface/GPIO_TAPS/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.497     1.526    system_i/LFSR_0/inst/LFSR/Taps[1]
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.097     1.623 r  system_i/LFSR_0/inst/LFSR/Internal_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.623    system_i/LFSR_0/inst/LFSR/p_22_out[2]
    SLICE_X28Y58         FDSE                                         r  system_i/LFSR_0/inst/LFSR/Internal_State_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.528ns  (logic 5.331ns (81.658%)  route 1.197ns (18.342%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.194 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.528    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_6
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494     4.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[29]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 5.310ns (81.599%)  route 1.197ns (18.401%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.194 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.507 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.507    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_4
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494     4.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 5.236ns (81.387%)  route 1.197ns (18.613%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.194 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.433 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.433    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_5
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494     4.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[30]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 5.220ns (81.341%)  route 1.197ns (18.659%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.194 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.417 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.417    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[31]_i_2_n_7
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.494     4.406    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y88          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[28]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 5.217ns (81.332%)  route 1.197ns (18.668%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.414 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.414    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_6
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.493     4.405    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[25]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 5.196ns (81.271%)  route 1.197ns (18.729%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.393 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.393    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_4
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.493     4.405    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 5.122ns (81.051%)  route 1.197ns (18.949%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.319 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.319    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_5
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.493     4.405    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[26]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 5.106ns (81.003%)  route 1.197ns (18.997%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.080 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.303 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.303    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[27]_i_1_n_7
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.493     4.405    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y87          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[24]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.300ns  (logic 5.103ns (80.994%)  route 1.197ns (19.006%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__1_n_37
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2/P[0]
                         net (fo=2, routed)           1.195     4.836    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__2_n_105
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.124     4.960 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4/O
                         net (fo=1, routed)           0.000     4.960    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline[3]_i_4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.510 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.510    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.624 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.624    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.966 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.966    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.300 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.300    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[23]_i_1_n_6
    SLICE_X9Y86          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.492     4.404    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X9Y86          FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[21]/C

Slack:                    inf
  Source:                 system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.292ns  (logic 5.204ns (82.713%)  route 1.088ns (17.287%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1                      0.000     0.000 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__5_n_37
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6/P[4]
                         net (fo=2, routed)           1.086     4.727    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/ARG__6_n_101
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[7]_i_4/O
                         net (fo=1, routed)           0.000     4.851    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline[7]_i_4_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.384    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.735    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.852    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.292 r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.292    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]_i_1_n_6
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        1.498     4.410    system_i/Squared_Phase_Locked_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y97         FDRE                                         r  system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.030%)  route 0.236ns (55.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.236     0.377    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y82         LUT3 (Prop_lut3_I2_O)        0.045     0.422 r  system_i/PSK_Debug/inst/PSKout[13]_i_1/O
                         net (fo=1, routed)           0.000     0.422    system_i/PSK_Debug/inst/PSKout[13]_i_1_n_0
    SLICE_X21Y82         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.821     1.967    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y82         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[13]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.183ns (41.666%)  route 0.256ns (58.334%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.256     0.397    system_i/PSK_Debug/inst/Modulation
    SLICE_X22Y80         LUT3 (Prop_lut3_I2_O)        0.042     0.439 r  system_i/PSK_Debug/inst/PSKout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.439    system_i/PSK_Debug/inst/PSKout[6]_i_1_n_0
    SLICE_X22Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.817     1.963    system_i/PSK_Debug/inst/Clock
    SLICE_X22Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[6]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.061%)  route 0.256ns (57.939%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.256     0.397    system_i/PSK_Debug/inst/Modulation
    SLICE_X22Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.442 r  system_i/PSK_Debug/inst/PSKout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.442    system_i/PSK_Debug/inst/PSKout[5]_i_1_n_0
    SLICE_X22Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.817     1.963    system_i/PSK_Debug/inst/Clock
    SLICE_X22Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[5]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.546%)  route 0.386ns (67.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.386     0.527    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.572 r  system_i/PSK_Debug/inst/PSKout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.572    system_i/PSK_Debug/inst/PSKout[7]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.819     1.965    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[7]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.546%)  route 0.386ns (67.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.386     0.527    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.572 r  system_i/PSK_Debug/inst/PSKout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.572    system_i/PSK_Debug/inst/PSKout[8]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.819     1.965    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[8]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.184ns (31.812%)  route 0.394ns (68.188%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.394     0.535    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.043     0.578 r  system_i/PSK_Debug/inst/PSKout[12]_i_1/O
                         net (fo=1, routed)           0.000     0.578    system_i/PSK_Debug/inst/PSKout[12]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.820     1.966    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[12]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.185ns (31.930%)  route 0.394ns (68.070%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.394     0.535    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.044     0.579 r  system_i/PSK_Debug/inst/PSKout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.579    system_i/PSK_Debug/inst/PSKout[9]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.820     1.966    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[9]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.047%)  route 0.394ns (67.953%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.394     0.535    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.580 r  system_i/PSK_Debug/inst/PSKout[10]_i_1/O
                         net (fo=1, routed)           0.000     0.580    system_i/PSK_Debug/inst/PSKout[10]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.820     1.966    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[10]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.047%)  route 0.394ns (67.953%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.394     0.535    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.580 r  system_i/PSK_Debug/inst/PSKout[11]_i_1/O
                         net (fo=1, routed)           0.000     0.580    system_i/PSK_Debug/inst/PSKout[11]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.820     1.966    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y81         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[11]/C

Slack:                    inf
  Source:                 system_i/Delay_0/inst/D_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/PSK_Debug/inst/PSKout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.185ns (28.222%)  route 0.471ns (71.778%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE                         0.000     0.000 r  system_i/Delay_0/inst/D_Out_reg[0]/C
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/Delay_0/inst/D_Out_reg[0]/Q
                         net (fo=14, routed)          0.471     0.612    system_i/PSK_Debug/inst/Modulation
    SLICE_X21Y80         LUT3 (Prop_lut3_I2_O)        0.044     0.656 r  system_i/PSK_Debug/inst/PSKout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.656    system_i/PSK_Debug/inst/PSKout[2]_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=6269, routed)        0.819     1.965    system_i/PSK_Debug/inst/Clock
    SLICE_X21Y80         FDRE                                         r  system_i/PSK_Debug/inst/PSKout_reg[2]/C





