// Seed: 459785608
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wire id_10,
    output wand id_11,
    output tri0 id_12,
    output tri1 id_13,
    output tri id_14,
    input supply1 id_15,
    output tri id_16,
    input supply0 id_17,
    output wand id_18,
    input tri1 id_19
);
  assign id_10 = 1;
  assign id_11 = 1'b0;
  wire id_21;
  initial id_3 = 1;
  assign id_8 = id_2;
  wire id_22 = -id_19;
  wire id_23;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    output tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    output tri id_19,
    input uwire id_20
);
  always @(posedge {id_8{id_14}} & id_5 or posedge 1 - 1);
  module_0 modCall_1 (
      id_20,
      id_6,
      id_7,
      id_19,
      id_0,
      id_18,
      id_14,
      id_18,
      id_15,
      id_16,
      id_12,
      id_12,
      id_9,
      id_4,
      id_3,
      id_7,
      id_11,
      id_7,
      id_1,
      id_8
  );
  assign modCall_1.type_6 = 0;
endmodule
