# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

"TIMER[0-2]":
  CTL0:
    CKDIV:
      Div1: [0, "t_DTS = t_CK_INT"]
      Div2: [1, "t_DTS = 2 × t_CK_INT"]
      Div4: [2, "t_DTS = 4 × t_CK_INT"]
    CAM:
      EdgeAligned: [0, "The counter counts up or down depending on the direction bit"]
      CenterAlignedCountingDown:
        [
          1,
          "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.",
        ]
      CenterAlignedCountingUp:
        [
          2,
          "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.",
        ]
      CenterAlignedCountingUpDown:
        [
          3,
          "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.",
        ]
    DIR:
      Up: [0, "Counter used as upcounter"]
      Down: [1, "Counter used as downcounter"]
