{
  "module_name": "radio_2056.h",
  "hash_id": "e5af009ead0ee48c8b8fef61037ee0393ccf3794d4617cfca43055d91d0e98f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/radio_2056.h",
  "human_readable_source": " \n#ifndef B43_RADIO_2056_H_\n#define B43_RADIO_2056_H_\n\n#include <linux/types.h>\n\n#include \"tables_nphy.h\"\n\n#define B2056_SYN\t\t\t(0x0 << 12)\n#define B2056_TX0\t\t\t(0x2 << 12)\n#define B2056_TX1\t\t\t(0x3 << 12)\n#define B2056_RX0\t\t\t(0x6 << 12)\n#define B2056_RX1\t\t\t(0x7 << 12)\n#define B2056_ALLTX\t\t\t(0xE << 12)\n#define B2056_ALLRX\t\t\t(0xF << 12)\n\n#define B2056_SYN_RESERVED_ADDR0\t0x00\n#define B2056_SYN_IDCODE\t\t0x01\n#define B2056_SYN_RESERVED_ADDR2\t0x02\n#define B2056_SYN_RESERVED_ADDR3\t0x03\n#define B2056_SYN_RESERVED_ADDR4\t0x04\n#define B2056_SYN_RESERVED_ADDR5\t0x05\n#define B2056_SYN_RESERVED_ADDR6\t0x06\n#define B2056_SYN_RESERVED_ADDR7\t0x07\n#define B2056_SYN_COM_CTRL\t\t0x08\n#define B2056_SYN_COM_PU\t\t0x09\n#define B2056_SYN_COM_OVR\t\t0x0A\n#define B2056_SYN_COM_RESET\t\t0x0B\n#define B2056_SYN_COM_RCAL\t\t0x0C\n#define B2056_SYN_COM_RC_RXLPF\t\t0x0D\n#define B2056_SYN_COM_RC_TXLPF\t\t0x0E\n#define B2056_SYN_COM_RC_RXHPF\t\t0x0F\n#define B2056_SYN_RESERVED_ADDR16\t0x10\n#define B2056_SYN_RESERVED_ADDR17\t0x11\n#define B2056_SYN_RESERVED_ADDR18\t0x12\n#define B2056_SYN_RESERVED_ADDR19\t0x13\n#define B2056_SYN_RESERVED_ADDR20\t0x14\n#define B2056_SYN_RESERVED_ADDR21\t0x15\n#define B2056_SYN_RESERVED_ADDR22\t0x16\n#define B2056_SYN_RESERVED_ADDR23\t0x17\n#define B2056_SYN_RESERVED_ADDR24\t0x18\n#define B2056_SYN_RESERVED_ADDR25\t0x19\n#define B2056_SYN_RESERVED_ADDR26\t0x1A\n#define B2056_SYN_RESERVED_ADDR27\t0x1B\n#define B2056_SYN_RESERVED_ADDR28\t0x1C\n#define B2056_SYN_RESERVED_ADDR29\t0x1D\n#define B2056_SYN_RESERVED_ADDR30\t0x1E\n#define B2056_SYN_RESERVED_ADDR31\t0x1F\n#define B2056_SYN_GPIO_MASTER1\t\t0x20\n#define B2056_SYN_GPIO_MASTER2\t\t0x21\n#define B2056_SYN_TOPBIAS_MASTER\t0x22\n#define B2056_SYN_TOPBIAS_RCAL\t\t0x23\n#define B2056_SYN_AFEREG\t\t0x24\n#define B2056_SYN_TEMPPROCSENSE\t\t0x25\n#define B2056_SYN_TEMPPROCSENSEIDAC\t0x26\n#define B2056_SYN_TEMPPROCSENSERCAL\t0x27\n#define B2056_SYN_LPO\t\t\t0x28\n#define B2056_SYN_VDDCAL_MASTER\t\t0x29\n#define B2056_SYN_VDDCAL_IDAC\t\t0x2A\n#define B2056_SYN_VDDCAL_STATUS\t\t0x2B\n#define B2056_SYN_RCAL_MASTER\t\t0x2C\n#define B2056_SYN_RCAL_CODE_OUT\t\t0x2D\n#define B2056_SYN_RCCAL_CTRL0\t\t0x2E\n#define B2056_SYN_RCCAL_CTRL1\t\t0x2F\n#define B2056_SYN_RCCAL_CTRL2\t\t0x30\n#define B2056_SYN_RCCAL_CTRL3\t\t0x31\n#define B2056_SYN_RCCAL_CTRL4\t\t0x32\n#define B2056_SYN_RCCAL_CTRL5\t\t0x33\n#define B2056_SYN_RCCAL_CTRL6\t\t0x34\n#define B2056_SYN_RCCAL_CTRL7\t\t0x35\n#define B2056_SYN_RCCAL_CTRL8\t\t0x36\n#define B2056_SYN_RCCAL_CTRL9\t\t0x37\n#define B2056_SYN_RCCAL_CTRL10\t\t0x38\n#define B2056_SYN_RCCAL_CTRL11\t\t0x39\n#define B2056_SYN_ZCAL_SPARE1\t\t0x3A\n#define B2056_SYN_ZCAL_SPARE2\t\t0x3B\n#define B2056_SYN_PLL_MAST1\t\t0x3C\n#define B2056_SYN_PLL_MAST2\t\t0x3D\n#define B2056_SYN_PLL_MAST3\t\t0x3E\n#define B2056_SYN_PLL_BIAS_RESET\t0x3F\n#define B2056_SYN_PLL_XTAL0\t\t0x40\n#define B2056_SYN_PLL_XTAL1\t\t0x41\n#define B2056_SYN_PLL_XTAL3\t\t0x42\n#define B2056_SYN_PLL_XTAL4\t\t0x43\n#define B2056_SYN_PLL_XTAL5\t\t0x44\n#define B2056_SYN_PLL_XTAL6\t\t0x45\n#define B2056_SYN_PLL_REFDIV\t\t0x46\n#define B2056_SYN_PLL_PFD\t\t0x47\n#define B2056_SYN_PLL_CP1\t\t0x48\n#define B2056_SYN_PLL_CP2\t\t0x49\n#define B2056_SYN_PLL_CP3\t\t0x4A\n#define B2056_SYN_PLL_LOOPFILTER1\t0x4B\n#define B2056_SYN_PLL_LOOPFILTER2\t0x4C\n#define B2056_SYN_PLL_LOOPFILTER3\t0x4D\n#define B2056_SYN_PLL_LOOPFILTER4\t0x4E\n#define B2056_SYN_PLL_LOOPFILTER5\t0x4F\n#define B2056_SYN_PLL_MMD1\t\t0x50\n#define B2056_SYN_PLL_MMD2\t\t0x51\n#define B2056_SYN_PLL_VCO1\t\t0x52\n#define B2056_SYN_PLL_VCO2\t\t0x53\n#define B2056_SYN_PLL_MONITOR1\t\t0x54\n#define B2056_SYN_PLL_MONITOR2\t\t0x55\n#define B2056_SYN_PLL_VCOCAL1\t\t0x56\n#define B2056_SYN_PLL_VCOCAL2\t\t0x57\n#define B2056_SYN_PLL_VCOCAL4\t\t0x58\n#define B2056_SYN_PLL_VCOCAL5\t\t0x59\n#define B2056_SYN_PLL_VCOCAL6\t\t0x5A\n#define B2056_SYN_PLL_VCOCAL7\t\t0x5B\n#define B2056_SYN_PLL_VCOCAL8\t\t0x5C\n#define B2056_SYN_PLL_VCOCAL9\t\t0x5D\n#define B2056_SYN_PLL_VCOCAL10\t\t0x5E\n#define B2056_SYN_PLL_VCOCAL11\t\t0x5F\n#define B2056_SYN_PLL_VCOCAL12\t\t0x60\n#define B2056_SYN_PLL_VCOCAL13\t\t0x61\n#define B2056_SYN_PLL_VREG\t\t0x62\n#define B2056_SYN_PLL_STATUS1\t\t0x63\n#define B2056_SYN_PLL_STATUS2\t\t0x64\n#define B2056_SYN_PLL_STATUS3\t\t0x65\n#define B2056_SYN_LOGEN_PU0\t\t0x66\n#define B2056_SYN_LOGEN_PU1\t\t0x67\n#define B2056_SYN_LOGEN_PU2\t\t0x68\n#define B2056_SYN_LOGEN_PU3\t\t0x69\n#define B2056_SYN_LOGEN_PU5\t\t0x6A\n#define B2056_SYN_LOGEN_PU6\t\t0x6B\n#define B2056_SYN_LOGEN_PU7\t\t0x6C\n#define B2056_SYN_LOGEN_PU8\t\t0x6D\n#define B2056_SYN_LOGEN_BIAS_RESET\t0x6E\n#define B2056_SYN_LOGEN_RCCR1\t\t0x6F\n#define B2056_SYN_LOGEN_VCOBUF1\t\t0x70\n#define B2056_SYN_LOGEN_MIXER1\t\t0x71\n#define B2056_SYN_LOGEN_MIXER2\t\t0x72\n#define B2056_SYN_LOGEN_BUF1\t\t0x73\n#define B2056_SYN_LOGENBUF2\t\t0x74\n#define B2056_SYN_LOGEN_BUF3\t\t0x75\n#define B2056_SYN_LOGEN_BUF4\t\t0x76\n#define B2056_SYN_LOGEN_DIV1\t\t0x77\n#define B2056_SYN_LOGEN_DIV2\t\t0x78\n#define B2056_SYN_LOGEN_DIV3\t\t0x79\n#define B2056_SYN_LOGEN_ACL1\t\t0x7A\n#define B2056_SYN_LOGEN_ACL2\t\t0x7B\n#define B2056_SYN_LOGEN_ACL3\t\t0x7C\n#define B2056_SYN_LOGEN_ACL4\t\t0x7D\n#define B2056_SYN_LOGEN_ACL5\t\t0x7E\n#define B2056_SYN_LOGEN_ACL6\t\t0x7F\n#define B2056_SYN_LOGEN_ACLOUT\t\t0x80\n#define B2056_SYN_LOGEN_ACLCAL1\t\t0x81\n#define B2056_SYN_LOGEN_ACLCAL2\t\t0x82\n#define B2056_SYN_LOGEN_ACLCAL3\t\t0x83\n#define B2056_SYN_CALEN\t\t\t0x84\n#define B2056_SYN_LOGEN_PEAKDET1\t0x85\n#define B2056_SYN_LOGEN_CORE_ACL_OVR\t0x86\n#define B2056_SYN_LOGEN_RX_DIFF_ACL_OVR\t0x87\n#define B2056_SYN_LOGEN_TX_DIFF_ACL_OVR\t0x88\n#define B2056_SYN_LOGEN_RX_CMOS_ACL_OVR\t0x89\n#define B2056_SYN_LOGEN_TX_CMOS_ACL_OVR\t0x8A\n#define B2056_SYN_LOGEN_VCOBUF2\t\t0x8B\n#define B2056_SYN_LOGEN_MIXER3\t\t0x8C\n#define B2056_SYN_LOGEN_BUF5\t\t0x8D\n#define B2056_SYN_LOGEN_BUF6\t\t0x8E\n#define B2056_SYN_LOGEN_CBUFRX1\t\t0x8F\n#define B2056_SYN_LOGEN_CBUFRX2\t\t0x90\n#define B2056_SYN_LOGEN_CBUFRX3\t\t0x91\n#define B2056_SYN_LOGEN_CBUFRX4\t\t0x92\n#define B2056_SYN_LOGEN_CBUFTX1\t\t0x93\n#define B2056_SYN_LOGEN_CBUFTX2\t\t0x94\n#define B2056_SYN_LOGEN_CBUFTX3\t\t0x95\n#define B2056_SYN_LOGEN_CBUFTX4\t\t0x96\n#define B2056_SYN_LOGEN_CMOSRX1\t\t0x97\n#define B2056_SYN_LOGEN_CMOSRX2\t\t0x98\n#define B2056_SYN_LOGEN_CMOSRX3\t\t0x99\n#define B2056_SYN_LOGEN_CMOSRX4\t\t0x9A\n#define B2056_SYN_LOGEN_CMOSTX1\t\t0x9B\n#define B2056_SYN_LOGEN_CMOSTX2\t\t0x9C\n#define B2056_SYN_LOGEN_CMOSTX3\t\t0x9D\n#define B2056_SYN_LOGEN_CMOSTX4\t\t0x9E\n#define B2056_SYN_LOGEN_VCOBUF2_OVRVAL\t0x9F\n#define B2056_SYN_LOGEN_MIXER3_OVRVAL\t0xA0\n#define B2056_SYN_LOGEN_BUF5_OVRVAL\t0xA1\n#define B2056_SYN_LOGEN_BUF6_OVRVAL\t0xA2\n#define B2056_SYN_LOGEN_CBUFRX1_OVRVAL\t0xA3\n#define B2056_SYN_LOGEN_CBUFRX2_OVRVAL\t0xA4\n#define B2056_SYN_LOGEN_CBUFRX3_OVRVAL\t0xA5\n#define B2056_SYN_LOGEN_CBUFRX4_OVRVAL\t0xA6\n#define B2056_SYN_LOGEN_CBUFTX1_OVRVAL\t0xA7\n#define B2056_SYN_LOGEN_CBUFTX2_OVRVAL\t0xA8\n#define B2056_SYN_LOGEN_CBUFTX3_OVRVAL\t0xA9\n#define B2056_SYN_LOGEN_CBUFTX4_OVRVAL\t0xAA\n#define B2056_SYN_LOGEN_CMOSRX1_OVRVAL\t0xAB\n#define B2056_SYN_LOGEN_CMOSRX2_OVRVAL\t0xAC\n#define B2056_SYN_LOGEN_CMOSRX3_OVRVAL\t0xAD\n#define B2056_SYN_LOGEN_CMOSRX4_OVRVAL\t0xAE\n#define B2056_SYN_LOGEN_CMOSTX1_OVRVAL\t0xAF\n#define B2056_SYN_LOGEN_CMOSTX2_OVRVAL\t0xB0\n#define B2056_SYN_LOGEN_CMOSTX3_OVRVAL\t0xB1\n#define B2056_SYN_LOGEN_CMOSTX4_OVRVAL\t0xB2\n#define B2056_SYN_LOGEN_ACL_WAITCNT\t0xB3\n#define B2056_SYN_LOGEN_CORE_CALVALID\t0xB4\n#define B2056_SYN_LOGEN_RX_CMOS_CALVALID\t0xB5\n#define B2056_SYN_LOGEN_TX_CMOS_VALID\t0xB6\n\n#define B2056_TX_RESERVED_ADDR0\t\t0x00\n#define B2056_TX_IDCODE\t\t\t0x01\n#define B2056_TX_RESERVED_ADDR2\t\t0x02\n#define B2056_TX_RESERVED_ADDR3\t\t0x03\n#define B2056_TX_RESERVED_ADDR4\t\t0x04\n#define B2056_TX_RESERVED_ADDR5\t\t0x05\n#define B2056_TX_RESERVED_ADDR6\t\t0x06\n#define B2056_TX_RESERVED_ADDR7\t\t0x07\n#define B2056_TX_COM_CTRL\t\t0x08\n#define B2056_TX_COM_PU\t\t\t0x09\n#define B2056_TX_COM_OVR\t\t0x0A\n#define B2056_TX_COM_RESET\t\t0x0B\n#define B2056_TX_COM_RCAL\t\t0x0C\n#define B2056_TX_COM_RC_RXLPF\t\t0x0D\n#define B2056_TX_COM_RC_TXLPF\t\t0x0E\n#define B2056_TX_COM_RC_RXHPF\t\t0x0F\n#define B2056_TX_RESERVED_ADDR16\t0x10\n#define B2056_TX_RESERVED_ADDR17\t0x11\n#define B2056_TX_RESERVED_ADDR18\t0x12\n#define B2056_TX_RESERVED_ADDR19\t0x13\n#define B2056_TX_RESERVED_ADDR20\t0x14\n#define B2056_TX_RESERVED_ADDR21\t0x15\n#define B2056_TX_RESERVED_ADDR22\t0x16\n#define B2056_TX_RESERVED_ADDR23\t0x17\n#define B2056_TX_RESERVED_ADDR24\t0x18\n#define B2056_TX_RESERVED_ADDR25\t0x19\n#define B2056_TX_RESERVED_ADDR26\t0x1A\n#define B2056_TX_RESERVED_ADDR27\t0x1B\n#define B2056_TX_RESERVED_ADDR28\t0x1C\n#define B2056_TX_RESERVED_ADDR29\t0x1D\n#define B2056_TX_RESERVED_ADDR30\t0x1E\n#define B2056_TX_RESERVED_ADDR31\t0x1F\n#define B2056_TX_IQCAL_GAIN_BW\t\t0x20\n#define B2056_TX_LOFT_FINE_I\t\t0x21\n#define B2056_TX_LOFT_FINE_Q\t\t0x22\n#define B2056_TX_LOFT_COARSE_I\t\t0x23\n#define B2056_TX_LOFT_COARSE_Q\t\t0x24\n#define B2056_TX_TX_COM_MASTER1\t\t0x25\n#define B2056_TX_TX_COM_MASTER2\t\t0x26\n#define B2056_TX_RXIQCAL_TXMUX\t\t0x27\n#define B2056_TX_TX_SSI_MASTER\t\t0x28\n#define B2056_TX_IQCAL_VCM_HG\t\t0x29\n#define B2056_TX_IQCAL_IDAC\t\t0x2A\n#define B2056_TX_TSSI_VCM\t\t0x2B\n#define B2056_TX_TX_AMP_DET\t\t0x2C\n#define B2056_TX_TX_SSI_MUX\t\t0x2D\n#define B2056_TX_TSSIA\t\t\t0x2E\n#define B2056_TX_TSSIG\t\t\t0x2F\n#define B2056_TX_TSSI_MISC1\t\t0x30\n#define B2056_TX_TSSI_MISC2\t\t0x31\n#define B2056_TX_TSSI_MISC3\t\t0x32\n#define B2056_TX_PA_SPARE1\t\t0x33\n#define B2056_TX_PA_SPARE2\t\t0x34\n#define B2056_TX_INTPAA_MASTER\t\t0x35\n#define B2056_TX_INTPAA_GAIN\t\t0x36\n#define B2056_TX_INTPAA_BOOST_TUNE\t0x37\n#define B2056_TX_INTPAA_IAUX_STAT\t0x38\n#define B2056_TX_INTPAA_IAUX_DYN\t0x39\n#define B2056_TX_INTPAA_IMAIN_STAT\t0x3A\n#define B2056_TX_INTPAA_IMAIN_DYN\t0x3B\n#define B2056_TX_INTPAA_CASCBIAS\t0x3C\n#define B2056_TX_INTPAA_PASLOPE\t\t0x3D\n#define B2056_TX_INTPAA_PA_MISC\t\t0x3E\n#define B2056_TX_INTPAG_MASTER\t\t0x3F\n#define B2056_TX_INTPAG_GAIN\t\t0x40\n#define B2056_TX_INTPAG_BOOST_TUNE\t0x41\n#define B2056_TX_INTPAG_IAUX_STAT\t0x42\n#define B2056_TX_INTPAG_IAUX_DYN\t0x43\n#define B2056_TX_INTPAG_IMAIN_STAT\t0x44\n#define B2056_TX_INTPAG_IMAIN_DYN\t0x45\n#define B2056_TX_INTPAG_CASCBIAS\t0x46\n#define B2056_TX_INTPAG_PASLOPE\t\t0x47\n#define B2056_TX_INTPAG_PA_MISC\t\t0x48\n#define B2056_TX_PADA_MASTER\t\t0x49\n#define B2056_TX_PADA_IDAC\t\t0x4A\n#define B2056_TX_PADA_CASCBIAS\t\t0x4B\n#define B2056_TX_PADA_GAIN\t\t0x4C\n#define B2056_TX_PADA_BOOST_TUNE\t0x4D\n#define B2056_TX_PADA_SLOPE\t\t0x4E\n#define B2056_TX_PADG_MASTER\t\t0x4F\n#define B2056_TX_PADG_IDAC\t\t0x50\n#define B2056_TX_PADG_CASCBIAS\t\t0x51\n#define B2056_TX_PADG_GAIN\t\t0x52\n#define B2056_TX_PADG_BOOST_TUNE\t0x53\n#define B2056_TX_PADG_SLOPE\t\t0x54\n#define B2056_TX_PGAA_MASTER\t\t0x55\n#define B2056_TX_PGAA_IDAC\t\t0x56\n#define B2056_TX_PGAA_GAIN\t\t0x57\n#define B2056_TX_PGAA_BOOST_TUNE\t0x58\n#define B2056_TX_PGAA_SLOPE\t\t0x59\n#define B2056_TX_PGAA_MISC\t\t0x5A\n#define B2056_TX_PGAG_MASTER\t\t0x5B\n#define B2056_TX_PGAG_IDAC\t\t0x5C\n#define B2056_TX_PGAG_GAIN\t\t0x5D\n#define B2056_TX_PGAG_BOOST_TUNE\t0x5E\n#define B2056_TX_PGAG_SLOPE\t\t0x5F\n#define B2056_TX_PGAG_MISC\t\t0x60\n#define B2056_TX_MIXA_MASTER\t\t0x61\n#define B2056_TX_MIXA_BOOST_TUNE\t0x62\n#define B2056_TX_MIXG\t\t\t0x63\n#define B2056_TX_MIXG_BOOST_TUNE\t0x64\n#define B2056_TX_BB_GM_MASTER\t\t0x65\n#define B2056_TX_GMBB_GM\t\t0x66\n#define B2056_TX_GMBB_IDAC\t\t0x67\n#define B2056_TX_TXLPF_MASTER\t\t0x68\n#define B2056_TX_TXLPF_RCCAL\t\t0x69\n#define B2056_TX_TXLPF_RCCAL_OFF0\t0x6A\n#define B2056_TX_TXLPF_RCCAL_OFF1\t0x6B\n#define B2056_TX_TXLPF_RCCAL_OFF2\t0x6C\n#define B2056_TX_TXLPF_RCCAL_OFF3\t0x6D\n#define B2056_TX_TXLPF_RCCAL_OFF4\t0x6E\n#define B2056_TX_TXLPF_RCCAL_OFF5\t0x6F\n#define B2056_TX_TXLPF_RCCAL_OFF6\t0x70\n#define B2056_TX_TXLPF_BW\t\t0x71\n#define B2056_TX_TXLPF_GAIN\t\t0x72\n#define B2056_TX_TXLPF_IDAC\t\t0x73\n#define B2056_TX_TXLPF_IDAC_0\t\t0x74\n#define B2056_TX_TXLPF_IDAC_1\t\t0x75\n#define B2056_TX_TXLPF_IDAC_2\t\t0x76\n#define B2056_TX_TXLPF_IDAC_3\t\t0x77\n#define B2056_TX_TXLPF_IDAC_4\t\t0x78\n#define B2056_TX_TXLPF_IDAC_5\t\t0x79\n#define B2056_TX_TXLPF_IDAC_6\t\t0x7A\n#define B2056_TX_TXLPF_OPAMP_IDAC\t0x7B\n#define B2056_TX_TXLPF_MISC\t\t0x7C\n#define B2056_TX_TXSPARE1\t\t0x7D\n#define B2056_TX_TXSPARE2\t\t0x7E\n#define B2056_TX_TXSPARE3\t\t0x7F\n#define B2056_TX_TXSPARE4\t\t0x80\n#define B2056_TX_TXSPARE5\t\t0x81\n#define B2056_TX_TXSPARE6\t\t0x82\n#define B2056_TX_TXSPARE7\t\t0x83\n#define B2056_TX_TXSPARE8\t\t0x84\n#define B2056_TX_TXSPARE9\t\t0x85\n#define B2056_TX_TXSPARE10\t\t0x86\n#define B2056_TX_TXSPARE11\t\t0x87\n#define B2056_TX_TXSPARE12\t\t0x88\n#define B2056_TX_TXSPARE13\t\t0x89\n#define B2056_TX_TXSPARE14\t\t0x8A\n#define B2056_TX_TXSPARE15\t\t0x8B\n#define B2056_TX_TXSPARE16\t\t0x8C\n#define B2056_TX_STATUS_INTPA_GAIN\t0x8D\n#define B2056_TX_STATUS_PAD_GAIN\t0x8E\n#define B2056_TX_STATUS_PGA_GAIN\t0x8F\n#define B2056_TX_STATUS_GM_TXLPF_GAIN\t0x90\n#define B2056_TX_STATUS_TXLPF_BW\t0x91\n#define B2056_TX_STATUS_TXLPF_RC\t0x92\n#define B2056_TX_GMBB_IDAC0\t\t0x93\n#define B2056_TX_GMBB_IDAC1\t\t0x94\n#define B2056_TX_GMBB_IDAC2\t\t0x95\n#define B2056_TX_GMBB_IDAC3\t\t0x96\n#define B2056_TX_GMBB_IDAC4\t\t0x97\n#define B2056_TX_GMBB_IDAC5\t\t0x98\n#define B2056_TX_GMBB_IDAC6\t\t0x99\n#define B2056_TX_GMBB_IDAC7\t\t0x9A\n\n#define B2056_RX_RESERVED_ADDR0\t\t0x00\n#define B2056_RX_IDCODE\t\t\t0x01\n#define B2056_RX_RESERVED_ADDR2\t\t0x02\n#define B2056_RX_RESERVED_ADDR3\t\t0x03\n#define B2056_RX_RESERVED_ADDR4\t\t0x04\n#define B2056_RX_RESERVED_ADDR5\t\t0x05\n#define B2056_RX_RESERVED_ADDR6\t\t0x06\n#define B2056_RX_RESERVED_ADDR7\t\t0x07\n#define B2056_RX_COM_CTRL\t\t0x08\n#define B2056_RX_COM_PU\t\t\t0x09\n#define B2056_RX_COM_OVR\t\t0x0A\n#define B2056_RX_COM_RESET\t\t0x0B\n#define B2056_RX_COM_RCAL\t\t0x0C\n#define B2056_RX_COM_RC_RXLPF\t\t0x0D\n#define B2056_RX_COM_RC_TXLPF\t\t0x0E\n#define B2056_RX_COM_RC_RXHPF\t\t0x0F\n#define B2056_RX_RESERVED_ADDR16\t0x10\n#define B2056_RX_RESERVED_ADDR17\t0x11\n#define B2056_RX_RESERVED_ADDR18\t0x12\n#define B2056_RX_RESERVED_ADDR19\t0x13\n#define B2056_RX_RESERVED_ADDR20\t0x14\n#define B2056_RX_RESERVED_ADDR21\t0x15\n#define B2056_RX_RESERVED_ADDR22\t0x16\n#define B2056_RX_RESERVED_ADDR23\t0x17\n#define B2056_RX_RESERVED_ADDR24\t0x18\n#define B2056_RX_RESERVED_ADDR25\t0x19\n#define B2056_RX_RESERVED_ADDR26\t0x1A\n#define B2056_RX_RESERVED_ADDR27\t0x1B\n#define B2056_RX_RESERVED_ADDR28\t0x1C\n#define B2056_RX_RESERVED_ADDR29\t0x1D\n#define B2056_RX_RESERVED_ADDR30\t0x1E\n#define B2056_RX_RESERVED_ADDR31\t0x1F\n#define B2056_RX_RXIQCAL_RXMUX\t\t0x20\n#define B2056_RX_RSSI_PU\t\t0x21\n#define B2056_RX_RSSI_SEL\t\t0x22\n#define B2056_RX_RSSI_GAIN\t\t0x23\n#define B2056_RX_RSSI_NB_IDAC\t\t0x24\n#define B2056_RX_RSSI_WB2I_IDAC_1\t0x25\n#define B2056_RX_RSSI_WB2I_IDAC_2\t0x26\n#define B2056_RX_RSSI_WB2Q_IDAC_1\t0x27\n#define B2056_RX_RSSI_WB2Q_IDAC_2\t0x28\n#define B2056_RX_RSSI_POLE\t\t0x29\n#define B2056_RX_RSSI_WB1_IDAC\t\t0x2A\n#define B2056_RX_RSSI_MISC\t\t0x2B\n#define B2056_RX_LNAA_MASTER\t\t0x2C\n#define B2056_RX_LNAA_TUNE\t\t0x2D\n#define B2056_RX_LNAA_GAIN\t\t0x2E\n#define B2056_RX_LNA_A_SLOPE\t\t0x2F\n#define B2056_RX_BIASPOLE_LNAA1_IDAC\t0x30\n#define B2056_RX_LNAA2_IDAC\t\t0x31\n#define B2056_RX_LNA1A_MISC\t\t0x32\n#define B2056_RX_LNAG_MASTER\t\t0x33\n#define B2056_RX_LNAG_TUNE\t\t0x34\n#define B2056_RX_LNAG_GAIN\t\t0x35\n#define B2056_RX_LNA_G_SLOPE\t\t0x36\n#define B2056_RX_BIASPOLE_LNAG1_IDAC\t0x37\n#define B2056_RX_LNAG2_IDAC\t\t0x38\n#define B2056_RX_LNA1G_MISC\t\t0x39\n#define B2056_RX_MIXA_MASTER\t\t0x3A\n#define B2056_RX_MIXA_VCM\t\t0x3B\n#define B2056_RX_MIXA_CTRLPTAT\t\t0x3C\n#define B2056_RX_MIXA_LOB_BIAS\t\t0x3D\n#define B2056_RX_MIXA_CORE_IDAC\t\t0x3E\n#define B2056_RX_MIXA_CMFB_IDAC\t\t0x3F\n#define B2056_RX_MIXA_BIAS_AUX\t\t0x40\n#define B2056_RX_MIXA_BIAS_MAIN\t\t0x41\n#define B2056_RX_MIXA_BIAS_MISC\t\t0x42\n#define B2056_RX_MIXA_MAST_BIAS\t\t0x43\n#define B2056_RX_MIXG_MASTER\t\t0x44\n#define B2056_RX_MIXG_VCM\t\t0x45\n#define B2056_RX_MIXG_CTRLPTAT\t\t0x46\n#define B2056_RX_MIXG_LOB_BIAS\t\t0x47\n#define B2056_RX_MIXG_CORE_IDAC\t\t0x48\n#define B2056_RX_MIXG_CMFB_IDAC\t\t0x49\n#define B2056_RX_MIXG_BIAS_AUX\t\t0x4A\n#define B2056_RX_MIXG_BIAS_MAIN\t\t0x4B\n#define B2056_RX_MIXG_BIAS_MISC\t\t0x4C\n#define B2056_RX_MIXG_MAST_BIAS\t\t0x4D\n#define B2056_RX_TIA_MASTER\t\t0x4E\n#define B2056_RX_TIA_IOPAMP\t\t0x4F\n#define B2056_RX_TIA_QOPAMP\t\t0x50\n#define B2056_RX_TIA_IMISC\t\t0x51\n#define B2056_RX_TIA_QMISC\t\t0x52\n#define B2056_RX_TIA_GAIN\t\t0x53\n#define B2056_RX_TIA_SPARE1\t\t0x54\n#define B2056_RX_TIA_SPARE2\t\t0x55\n#define B2056_RX_BB_LPF_MASTER\t\t0x56\n#define B2056_RX_AACI_MASTER\t\t0x57\n#define B2056_RX_RXLPF_IDAC\t\t0x58\n#define B2056_RX_RXLPF_OPAMPBIAS_LOWQ\t0x59\n#define B2056_RX_RXLPF_OPAMPBIAS_HIGHQ\t0x5A\n#define B2056_RX_RXLPF_BIAS_DCCANCEL\t0x5B\n#define B2056_RX_RXLPF_OUTVCM\t\t0x5C\n#define B2056_RX_RXLPF_INVCM_BODY\t0x5D\n#define B2056_RX_RXLPF_CC_OP\t\t0x5E\n#define B2056_RX_RXLPF_GAIN\t\t0x5F\n#define B2056_RX_RXLPF_Q_BW\t\t0x60\n#define B2056_RX_RXLPF_HP_CORNER_BW\t0x61\n#define B2056_RX_RXLPF_RCCAL_HPC\t0x62\n#define B2056_RX_RXHPF_OFF0\t\t0x63\n#define B2056_RX_RXHPF_OFF1\t\t0x64\n#define B2056_RX_RXHPF_OFF2\t\t0x65\n#define B2056_RX_RXHPF_OFF3\t\t0x66\n#define B2056_RX_RXHPF_OFF4\t\t0x67\n#define B2056_RX_RXHPF_OFF5\t\t0x68\n#define B2056_RX_RXHPF_OFF6\t\t0x69\n#define B2056_RX_RXHPF_OFF7\t\t0x6A\n#define B2056_RX_RXLPF_RCCAL_LPC\t0x6B\n#define B2056_RX_RXLPF_OFF_0\t\t0x6C\n#define B2056_RX_RXLPF_OFF_1\t\t0x6D\n#define B2056_RX_RXLPF_OFF_2\t\t0x6E\n#define B2056_RX_RXLPF_OFF_3\t\t0x6F\n#define B2056_RX_RXLPF_OFF_4\t\t0x70\n#define B2056_RX_UNUSED\t\t\t0x71\n#define B2056_RX_VGA_MASTER\t\t0x72\n#define B2056_RX_VGA_BIAS\t\t0x73\n#define B2056_RX_VGA_BIAS_DCCANCEL\t0x74\n#define B2056_RX_VGA_GAIN\t\t0x75\n#define B2056_RX_VGA_HP_CORNER_BW\t0x76\n#define B2056_RX_VGABUF_BIAS\t\t0x77\n#define B2056_RX_VGABUF_GAIN_BW\t\t0x78\n#define B2056_RX_TXFBMIX_A\t\t0x79\n#define B2056_RX_TXFBMIX_G\t\t0x7A\n#define B2056_RX_RXSPARE1\t\t0x7B\n#define B2056_RX_RXSPARE2\t\t0x7C\n#define B2056_RX_RXSPARE3\t\t0x7D\n#define B2056_RX_RXSPARE4\t\t0x7E\n#define B2056_RX_RXSPARE5\t\t0x7F\n#define B2056_RX_RXSPARE6\t\t0x80\n#define B2056_RX_RXSPARE7\t\t0x81\n#define B2056_RX_RXSPARE8\t\t0x82\n#define B2056_RX_RXSPARE9\t\t0x83\n#define B2056_RX_RXSPARE10\t\t0x84\n#define B2056_RX_RXSPARE11\t\t0x85\n#define B2056_RX_RXSPARE12\t\t0x86\n#define B2056_RX_RXSPARE13\t\t0x87\n#define B2056_RX_RXSPARE14\t\t0x88\n#define B2056_RX_RXSPARE15\t\t0x89\n#define B2056_RX_RXSPARE16\t\t0x8A\n#define B2056_RX_STATUS_LNAA_GAIN\t0x8B\n#define B2056_RX_STATUS_LNAG_GAIN\t0x8C\n#define B2056_RX_STATUS_MIXTIA_GAIN\t0x8D\n#define B2056_RX_STATUS_RXLPF_GAIN\t0x8E\n#define B2056_RX_STATUS_VGA_BUF_GAIN\t0x8F\n#define B2056_RX_STATUS_RXLPF_Q\t\t0x90\n#define B2056_RX_STATUS_RXLPF_BUF_BW\t0x91\n#define B2056_RX_STATUS_RXLPF_VGA_HPC\t0x92\n#define B2056_RX_STATUS_RXLPF_RC\t0x93\n#define B2056_RX_STATUS_HPC_RC\t\t0x94\n\n#define B2056_LNA1_A_PU\t\t\t0x01\n#define B2056_LNA2_A_PU\t\t\t0x02\n#define B2056_LNA1_G_PU\t\t\t0x01\n#define B2056_LNA2_G_PU\t\t\t0x02\n#define B2056_MIXA_PU_I\t\t\t0x01\n#define B2056_MIXA_PU_Q\t\t\t0x02\n#define B2056_MIXA_PU_GM\t\t0x10\n#define B2056_MIXG_PU_I\t\t\t0x01\n#define B2056_MIXG_PU_Q\t\t\t0x02\n#define B2056_MIXG_PU_GM\t\t0x10\n#define B2056_TIA_PU\t\t\t0x01\n#define B2056_BB_LPF_PU\t\t\t0x20\n#define B2056_W1_PU\t\t\t0x02\n#define B2056_W2_PU\t\t\t0x04\n#define B2056_NB_PU\t\t\t0x08\n#define B2056_RSSI_W1_SEL\t\t0x02\n#define B2056_RSSI_W2_SEL\t\t0x04\n#define B2056_RSSI_NB_SEL\t\t0x08\n#define B2056_VCM_MASK\t\t\t0x1C\n#define B2056_RSSI_VCM_SHIFT\t\t0x02\n\n#define B2056_SYN\t\t\t(0x0 << 12)\n#define B2056_TX0\t\t\t(0x2 << 12)\n#define B2056_TX1\t\t\t(0x3 << 12)\n#define B2056_RX0\t\t\t(0x6 << 12)\n#define B2056_RX1\t\t\t(0x7 << 12)\n#define B2056_ALLTX\t\t\t(0xE << 12)\n#define B2056_ALLRX\t\t\t(0xF << 12)\n\n#define B2056_SYN_RESERVED_ADDR0\t0x00\n#define B2056_SYN_IDCODE\t\t0x01\n#define B2056_SYN_RESERVED_ADDR2\t0x02\n#define B2056_SYN_RESERVED_ADDR3\t0x03\n#define B2056_SYN_RESERVED_ADDR4\t0x04\n#define B2056_SYN_RESERVED_ADDR5\t0x05\n#define B2056_SYN_RESERVED_ADDR6\t0x06\n#define B2056_SYN_RESERVED_ADDR7\t0x07\n#define B2056_SYN_COM_CTRL\t\t0x08\n#define B2056_SYN_COM_PU\t\t0x09\n#define B2056_SYN_COM_OVR\t\t0x0A\n#define B2056_SYN_COM_RESET\t\t0x0B\n#define B2056_SYN_COM_RCAL\t\t0x0C\n#define B2056_SYN_COM_RC_RXLPF\t\t0x0D\n#define B2056_SYN_COM_RC_TXLPF\t\t0x0E\n#define B2056_SYN_COM_RC_RXHPF\t\t0x0F\n#define B2056_SYN_RESERVED_ADDR16\t0x10\n#define B2056_SYN_RESERVED_ADDR17\t0x11\n#define B2056_SYN_RESERVED_ADDR18\t0x12\n#define B2056_SYN_RESERVED_ADDR19\t0x13\n#define B2056_SYN_RESERVED_ADDR20\t0x14\n#define B2056_SYN_RESERVED_ADDR21\t0x15\n#define B2056_SYN_RESERVED_ADDR22\t0x16\n#define B2056_SYN_RESERVED_ADDR23\t0x17\n#define B2056_SYN_RESERVED_ADDR24\t0x18\n#define B2056_SYN_RESERVED_ADDR25\t0x19\n#define B2056_SYN_RESERVED_ADDR26\t0x1A\n#define B2056_SYN_RESERVED_ADDR27\t0x1B\n#define B2056_SYN_RESERVED_ADDR28\t0x1C\n#define B2056_SYN_RESERVED_ADDR29\t0x1D\n#define B2056_SYN_RESERVED_ADDR30\t0x1E\n#define B2056_SYN_RESERVED_ADDR31\t0x1F\n#define B2056_SYN_GPIO_MASTER1\t\t0x20\n#define B2056_SYN_GPIO_MASTER2\t\t0x21\n#define B2056_SYN_TOPBIAS_MASTER\t0x22\n#define B2056_SYN_TOPBIAS_RCAL\t\t0x23\n#define B2056_SYN_AFEREG\t\t0x24\n#define B2056_SYN_TEMPPROCSENSE\t\t0x25\n#define B2056_SYN_TEMPPROCSENSEIDAC\t0x26\n#define B2056_SYN_TEMPPROCSENSERCAL\t0x27\n#define B2056_SYN_LPO\t\t\t0x28\n#define B2056_SYN_VDDCAL_MASTER\t\t0x29\n#define B2056_SYN_VDDCAL_IDAC\t\t0x2A\n#define B2056_SYN_VDDCAL_STATUS\t\t0x2B\n#define B2056_SYN_RCAL_MASTER\t\t0x2C\n#define B2056_SYN_RCAL_CODE_OUT\t\t0x2D\n#define B2056_SYN_RCCAL_CTRL0\t\t0x2E\n#define B2056_SYN_RCCAL_CTRL1\t\t0x2F\n#define B2056_SYN_RCCAL_CTRL2\t\t0x30\n#define B2056_SYN_RCCAL_CTRL3\t\t0x31\n#define B2056_SYN_RCCAL_CTRL4\t\t0x32\n#define B2056_SYN_RCCAL_CTRL5\t\t0x33\n#define B2056_SYN_RCCAL_CTRL6\t\t0x34\n#define B2056_SYN_RCCAL_CTRL7\t\t0x35\n#define B2056_SYN_RCCAL_CTRL8\t\t0x36\n#define B2056_SYN_RCCAL_CTRL9\t\t0x37\n#define B2056_SYN_RCCAL_CTRL10\t\t0x38\n#define B2056_SYN_RCCAL_CTRL11\t\t0x39\n#define B2056_SYN_ZCAL_SPARE1\t\t0x3A\n#define B2056_SYN_ZCAL_SPARE2\t\t0x3B\n#define B2056_SYN_PLL_MAST1\t\t0x3C\n#define B2056_SYN_PLL_MAST2\t\t0x3D\n#define B2056_SYN_PLL_MAST3\t\t0x3E\n#define B2056_SYN_PLL_BIAS_RESET\t0x3F\n#define B2056_SYN_PLL_XTAL0\t\t0x40\n#define B2056_SYN_PLL_XTAL1\t\t0x41\n#define B2056_SYN_PLL_XTAL3\t\t0x42\n#define B2056_SYN_PLL_XTAL4\t\t0x43\n#define B2056_SYN_PLL_XTAL5\t\t0x44\n#define B2056_SYN_PLL_XTAL6\t\t0x45\n#define B2056_SYN_PLL_REFDIV\t\t0x46\n#define B2056_SYN_PLL_PFD\t\t0x47\n#define B2056_SYN_PLL_CP1\t\t0x48\n#define B2056_SYN_PLL_CP2\t\t0x49\n#define B2056_SYN_PLL_CP3\t\t0x4A\n#define B2056_SYN_PLL_LOOPFILTER1\t0x4B\n#define B2056_SYN_PLL_LOOPFILTER2\t0x4C\n#define B2056_SYN_PLL_LOOPFILTER3\t0x4D\n#define B2056_SYN_PLL_LOOPFILTER4\t0x4E\n#define B2056_SYN_PLL_LOOPFILTER5\t0x4F\n#define B2056_SYN_PLL_MMD1\t\t0x50\n#define B2056_SYN_PLL_MMD2\t\t0x51\n#define B2056_SYN_PLL_VCO1\t\t0x52\n#define B2056_SYN_PLL_VCO2\t\t0x53\n#define B2056_SYN_PLL_MONITOR1\t\t0x54\n#define B2056_SYN_PLL_MONITOR2\t\t0x55\n#define B2056_SYN_PLL_VCOCAL1\t\t0x56\n#define B2056_SYN_PLL_VCOCAL2\t\t0x57\n#define B2056_SYN_PLL_VCOCAL4\t\t0x58\n#define B2056_SYN_PLL_VCOCAL5\t\t0x59\n#define B2056_SYN_PLL_VCOCAL6\t\t0x5A\n#define B2056_SYN_PLL_VCOCAL7\t\t0x5B\n#define B2056_SYN_PLL_VCOCAL8\t\t0x5C\n#define B2056_SYN_PLL_VCOCAL9\t\t0x5D\n#define B2056_SYN_PLL_VCOCAL10\t\t0x5E\n#define B2056_SYN_PLL_VCOCAL11\t\t0x5F\n#define B2056_SYN_PLL_VCOCAL12\t\t0x60\n#define B2056_SYN_PLL_VCOCAL13\t\t0x61\n#define B2056_SYN_PLL_VREG\t\t0x62\n#define B2056_SYN_PLL_STATUS1\t\t0x63\n#define B2056_SYN_PLL_STATUS2\t\t0x64\n#define B2056_SYN_PLL_STATUS3\t\t0x65\n#define B2056_SYN_LOGEN_PU0\t\t0x66\n#define B2056_SYN_LOGEN_PU1\t\t0x67\n#define B2056_SYN_LOGEN_PU2\t\t0x68\n#define B2056_SYN_LOGEN_PU3\t\t0x69\n#define B2056_SYN_LOGEN_PU5\t\t0x6A\n#define B2056_SYN_LOGEN_PU6\t\t0x6B\n#define B2056_SYN_LOGEN_PU7\t\t0x6C\n#define B2056_SYN_LOGEN_PU8\t\t0x6D\n#define B2056_SYN_LOGEN_BIAS_RESET\t0x6E\n#define B2056_SYN_LOGEN_RCCR1\t\t0x6F\n#define B2056_SYN_LOGEN_VCOBUF1\t\t0x70\n#define B2056_SYN_LOGEN_MIXER1\t\t0x71\n#define B2056_SYN_LOGEN_MIXER2\t\t0x72\n#define B2056_SYN_LOGEN_BUF1\t\t0x73\n#define B2056_SYN_LOGENBUF2\t\t0x74\n#define B2056_SYN_LOGEN_BUF3\t\t0x75\n#define B2056_SYN_LOGEN_BUF4\t\t0x76\n#define B2056_SYN_LOGEN_DIV1\t\t0x77\n#define B2056_SYN_LOGEN_DIV2\t\t0x78\n#define B2056_SYN_LOGEN_DIV3\t\t0x79\n#define B2056_SYN_LOGEN_ACL1\t\t0x7A\n#define B2056_SYN_LOGEN_ACL2\t\t0x7B\n#define B2056_SYN_LOGEN_ACL3\t\t0x7C\n#define B2056_SYN_LOGEN_ACL4\t\t0x7D\n#define B2056_SYN_LOGEN_ACL5\t\t0x7E\n#define B2056_SYN_LOGEN_ACL6\t\t0x7F\n#define B2056_SYN_LOGEN_ACLOUT\t\t0x80\n#define B2056_SYN_LOGEN_ACLCAL1\t\t0x81\n#define B2056_SYN_LOGEN_ACLCAL2\t\t0x82\n#define B2056_SYN_LOGEN_ACLCAL3\t\t0x83\n#define B2056_SYN_CALEN\t\t\t0x84\n#define B2056_SYN_LOGEN_PEAKDET1\t0x85\n#define B2056_SYN_LOGEN_CORE_ACL_OVR\t0x86\n#define B2056_SYN_LOGEN_RX_DIFF_ACL_OVR\t0x87\n#define B2056_SYN_LOGEN_TX_DIFF_ACL_OVR\t0x88\n#define B2056_SYN_LOGEN_RX_CMOS_ACL_OVR\t0x89\n#define B2056_SYN_LOGEN_TX_CMOS_ACL_OVR\t0x8A\n#define B2056_SYN_LOGEN_VCOBUF2\t\t0x8B\n#define B2056_SYN_LOGEN_MIXER3\t\t0x8C\n#define B2056_SYN_LOGEN_BUF5\t\t0x8D\n#define B2056_SYN_LOGEN_BUF6\t\t0x8E\n#define B2056_SYN_LOGEN_CBUFRX1\t\t0x8F\n#define B2056_SYN_LOGEN_CBUFRX2\t\t0x90\n#define B2056_SYN_LOGEN_CBUFRX3\t\t0x91\n#define B2056_SYN_LOGEN_CBUFRX4\t\t0x92\n#define B2056_SYN_LOGEN_CBUFTX1\t\t0x93\n#define B2056_SYN_LOGEN_CBUFTX2\t\t0x94\n#define B2056_SYN_LOGEN_CBUFTX3\t\t0x95\n#define B2056_SYN_LOGEN_CBUFTX4\t\t0x96\n#define B2056_SYN_LOGEN_CMOSRX1\t\t0x97\n#define B2056_SYN_LOGEN_CMOSRX2\t\t0x98\n#define B2056_SYN_LOGEN_CMOSRX3\t\t0x99\n#define B2056_SYN_LOGEN_CMOSRX4\t\t0x9A\n#define B2056_SYN_LOGEN_CMOSTX1\t\t0x9B\n#define B2056_SYN_LOGEN_CMOSTX2\t\t0x9C\n#define B2056_SYN_LOGEN_CMOSTX3\t\t0x9D\n#define B2056_SYN_LOGEN_CMOSTX4\t\t0x9E\n#define B2056_SYN_LOGEN_VCOBUF2_OVRVAL\t0x9F\n#define B2056_SYN_LOGEN_MIXER3_OVRVAL\t0xA0\n#define B2056_SYN_LOGEN_BUF5_OVRVAL\t0xA1\n#define B2056_SYN_LOGEN_BUF6_OVRVAL\t0xA2\n#define B2056_SYN_LOGEN_CBUFRX1_OVRVAL\t0xA3\n#define B2056_SYN_LOGEN_CBUFRX2_OVRVAL\t0xA4\n#define B2056_SYN_LOGEN_CBUFRX3_OVRVAL\t0xA5\n#define B2056_SYN_LOGEN_CBUFRX4_OVRVAL\t0xA6\n#define B2056_SYN_LOGEN_CBUFTX1_OVRVAL\t0xA7\n#define B2056_SYN_LOGEN_CBUFTX2_OVRVAL\t0xA8\n#define B2056_SYN_LOGEN_CBUFTX3_OVRVAL\t0xA9\n#define B2056_SYN_LOGEN_CBUFTX4_OVRVAL\t0xAA\n#define B2056_SYN_LOGEN_CMOSRX1_OVRVAL\t0xAB\n#define B2056_SYN_LOGEN_CMOSRX2_OVRVAL\t0xAC\n#define B2056_SYN_LOGEN_CMOSRX3_OVRVAL\t0xAD\n#define B2056_SYN_LOGEN_CMOSRX4_OVRVAL\t0xAE\n#define B2056_SYN_LOGEN_CMOSTX1_OVRVAL\t0xAF\n#define B2056_SYN_LOGEN_CMOSTX2_OVRVAL\t0xB0\n#define B2056_SYN_LOGEN_CMOSTX3_OVRVAL\t0xB1\n#define B2056_SYN_LOGEN_CMOSTX4_OVRVAL\t0xB2\n#define B2056_SYN_LOGEN_ACL_WAITCNT\t0xB3\n#define B2056_SYN_LOGEN_CORE_CALVALID\t0xB4\n#define B2056_SYN_LOGEN_RX_CMOS_CALVALID\t0xB5\n#define B2056_SYN_LOGEN_TX_CMOS_VALID\t0xB6\n\n#define B2056_TX_RESERVED_ADDR0\t\t0x00\n#define B2056_TX_IDCODE\t\t\t0x01\n#define B2056_TX_RESERVED_ADDR2\t\t0x02\n#define B2056_TX_RESERVED_ADDR3\t\t0x03\n#define B2056_TX_RESERVED_ADDR4\t\t0x04\n#define B2056_TX_RESERVED_ADDR5\t\t0x05\n#define B2056_TX_RESERVED_ADDR6\t\t0x06\n#define B2056_TX_RESERVED_ADDR7\t\t0x07\n#define B2056_TX_COM_CTRL\t\t0x08\n#define B2056_TX_COM_PU\t\t\t0x09\n#define B2056_TX_COM_OVR\t\t0x0A\n#define B2056_TX_COM_RESET\t\t0x0B\n#define B2056_TX_COM_RCAL\t\t0x0C\n#define B2056_TX_COM_RC_RXLPF\t\t0x0D\n#define B2056_TX_COM_RC_TXLPF\t\t0x0E\n#define B2056_TX_COM_RC_RXHPF\t\t0x0F\n#define B2056_TX_RESERVED_ADDR16\t0x10\n#define B2056_TX_RESERVED_ADDR17\t0x11\n#define B2056_TX_RESERVED_ADDR18\t0x12\n#define B2056_TX_RESERVED_ADDR19\t0x13\n#define B2056_TX_RESERVED_ADDR20\t0x14\n#define B2056_TX_RESERVED_ADDR21\t0x15\n#define B2056_TX_RESERVED_ADDR22\t0x16\n#define B2056_TX_RESERVED_ADDR23\t0x17\n#define B2056_TX_RESERVED_ADDR24\t0x18\n#define B2056_TX_RESERVED_ADDR25\t0x19\n#define B2056_TX_RESERVED_ADDR26\t0x1A\n#define B2056_TX_RESERVED_ADDR27\t0x1B\n#define B2056_TX_RESERVED_ADDR28\t0x1C\n#define B2056_TX_RESERVED_ADDR29\t0x1D\n#define B2056_TX_RESERVED_ADDR30\t0x1E\n#define B2056_TX_RESERVED_ADDR31\t0x1F\n#define B2056_TX_IQCAL_GAIN_BW\t\t0x20\n#define B2056_TX_LOFT_FINE_I\t\t0x21\n#define B2056_TX_LOFT_FINE_Q\t\t0x22\n#define B2056_TX_LOFT_COARSE_I\t\t0x23\n#define B2056_TX_LOFT_COARSE_Q\t\t0x24\n#define B2056_TX_TX_COM_MASTER1\t\t0x25\n#define B2056_TX_TX_COM_MASTER2\t\t0x26\n#define B2056_TX_RXIQCAL_TXMUX\t\t0x27\n#define B2056_TX_TX_SSI_MASTER\t\t0x28\n#define B2056_TX_IQCAL_VCM_HG\t\t0x29\n#define B2056_TX_IQCAL_IDAC\t\t0x2A\n#define B2056_TX_TSSI_VCM\t\t0x2B\n#define B2056_TX_TX_AMP_DET\t\t0x2C\n#define B2056_TX_TX_SSI_MUX\t\t0x2D\n#define B2056_TX_TSSIA\t\t\t0x2E\n#define B2056_TX_TSSIG\t\t\t0x2F\n#define B2056_TX_TSSI_MISC1\t\t0x30\n#define B2056_TX_TSSI_MISC2\t\t0x31\n#define B2056_TX_TSSI_MISC3\t\t0x32\n#define B2056_TX_PA_SPARE1\t\t0x33\n#define B2056_TX_PA_SPARE2\t\t0x34\n#define B2056_TX_INTPAA_MASTER\t\t0x35\n#define B2056_TX_INTPAA_GAIN\t\t0x36\n#define B2056_TX_INTPAA_BOOST_TUNE\t0x37\n#define B2056_TX_INTPAA_IAUX_STAT\t0x38\n#define B2056_TX_INTPAA_IAUX_DYN\t0x39\n#define B2056_TX_INTPAA_IMAIN_STAT\t0x3A\n#define B2056_TX_INTPAA_IMAIN_DYN\t0x3B\n#define B2056_TX_INTPAA_CASCBIAS\t0x3C\n#define B2056_TX_INTPAA_PASLOPE\t\t0x3D\n#define B2056_TX_INTPAA_PA_MISC\t\t0x3E\n#define B2056_TX_INTPAG_MASTER\t\t0x3F\n#define B2056_TX_INTPAG_GAIN\t\t0x40\n#define B2056_TX_INTPAG_BOOST_TUNE\t0x41\n#define B2056_TX_INTPAG_IAUX_STAT\t0x42\n#define B2056_TX_INTPAG_IAUX_DYN\t0x43\n#define B2056_TX_INTPAG_IMAIN_STAT\t0x44\n#define B2056_TX_INTPAG_IMAIN_DYN\t0x45\n#define B2056_TX_INTPAG_CASCBIAS\t0x46\n#define B2056_TX_INTPAG_PASLOPE\t\t0x47\n#define B2056_TX_INTPAG_PA_MISC\t\t0x48\n#define B2056_TX_PADA_MASTER\t\t0x49\n#define B2056_TX_PADA_IDAC\t\t0x4A\n#define B2056_TX_PADA_CASCBIAS\t\t0x4B\n#define B2056_TX_PADA_GAIN\t\t0x4C\n#define B2056_TX_PADA_BOOST_TUNE\t0x4D\n#define B2056_TX_PADA_SLOPE\t\t0x4E\n#define B2056_TX_PADG_MASTER\t\t0x4F\n#define B2056_TX_PADG_IDAC\t\t0x50\n#define B2056_TX_PADG_CASCBIAS\t\t0x51\n#define B2056_TX_PADG_GAIN\t\t0x52\n#define B2056_TX_PADG_BOOST_TUNE\t0x53\n#define B2056_TX_PADG_SLOPE\t\t0x54\n#define B2056_TX_PGAA_MASTER\t\t0x55\n#define B2056_TX_PGAA_IDAC\t\t0x56\n#define B2056_TX_PGAA_GAIN\t\t0x57\n#define B2056_TX_PGAA_BOOST_TUNE\t0x58\n#define B2056_TX_PGAA_SLOPE\t\t0x59\n#define B2056_TX_PGAA_MISC\t\t0x5A\n#define B2056_TX_PGAG_MASTER\t\t0x5B\n#define B2056_TX_PGAG_IDAC\t\t0x5C\n#define B2056_TX_PGAG_GAIN\t\t0x5D\n#define B2056_TX_PGAG_BOOST_TUNE\t0x5E\n#define B2056_TX_PGAG_SLOPE\t\t0x5F\n#define B2056_TX_PGAG_MISC\t\t0x60\n#define B2056_TX_MIXA_MASTER\t\t0x61\n#define B2056_TX_MIXA_BOOST_TUNE\t0x62\n#define B2056_TX_MIXG\t\t\t0x63\n#define B2056_TX_MIXG_BOOST_TUNE\t0x64\n#define B2056_TX_BB_GM_MASTER\t\t0x65\n#define B2056_TX_GMBB_GM\t\t0x66\n#define B2056_TX_GMBB_IDAC\t\t0x67\n#define B2056_TX_TXLPF_MASTER\t\t0x68\n#define B2056_TX_TXLPF_RCCAL\t\t0x69\n#define B2056_TX_TXLPF_RCCAL_OFF0\t0x6A\n#define B2056_TX_TXLPF_RCCAL_OFF1\t0x6B\n#define B2056_TX_TXLPF_RCCAL_OFF2\t0x6C\n#define B2056_TX_TXLPF_RCCAL_OFF3\t0x6D\n#define B2056_TX_TXLPF_RCCAL_OFF4\t0x6E\n#define B2056_TX_TXLPF_RCCAL_OFF5\t0x6F\n#define B2056_TX_TXLPF_RCCAL_OFF6\t0x70\n#define B2056_TX_TXLPF_BW\t\t0x71\n#define B2056_TX_TXLPF_GAIN\t\t0x72\n#define B2056_TX_TXLPF_IDAC\t\t0x73\n#define B2056_TX_TXLPF_IDAC_0\t\t0x74\n#define B2056_TX_TXLPF_IDAC_1\t\t0x75\n#define B2056_TX_TXLPF_IDAC_2\t\t0x76\n#define B2056_TX_TXLPF_IDAC_3\t\t0x77\n#define B2056_TX_TXLPF_IDAC_4\t\t0x78\n#define B2056_TX_TXLPF_IDAC_5\t\t0x79\n#define B2056_TX_TXLPF_IDAC_6\t\t0x7A\n#define B2056_TX_TXLPF_OPAMP_IDAC\t0x7B\n#define B2056_TX_TXLPF_MISC\t\t0x7C\n#define B2056_TX_TXSPARE1\t\t0x7D\n#define B2056_TX_TXSPARE2\t\t0x7E\n#define B2056_TX_TXSPARE3\t\t0x7F\n#define B2056_TX_TXSPARE4\t\t0x80\n#define B2056_TX_TXSPARE5\t\t0x81\n#define B2056_TX_TXSPARE6\t\t0x82\n#define B2056_TX_TXSPARE7\t\t0x83\n#define B2056_TX_TXSPARE8\t\t0x84\n#define B2056_TX_TXSPARE9\t\t0x85\n#define B2056_TX_TXSPARE10\t\t0x86\n#define B2056_TX_TXSPARE11\t\t0x87\n#define B2056_TX_TXSPARE12\t\t0x88\n#define B2056_TX_TXSPARE13\t\t0x89\n#define B2056_TX_TXSPARE14\t\t0x8A\n#define B2056_TX_TXSPARE15\t\t0x8B\n#define B2056_TX_TXSPARE16\t\t0x8C\n#define B2056_TX_STATUS_INTPA_GAIN\t0x8D\n#define B2056_TX_STATUS_PAD_GAIN\t0x8E\n#define B2056_TX_STATUS_PGA_GAIN\t0x8F\n#define B2056_TX_STATUS_GM_TXLPF_GAIN\t0x90\n#define B2056_TX_STATUS_TXLPF_BW\t0x91\n#define B2056_TX_STATUS_TXLPF_RC\t0x92\n#define B2056_TX_GMBB_IDAC0\t\t0x93\n#define B2056_TX_GMBB_IDAC1\t\t0x94\n#define B2056_TX_GMBB_IDAC2\t\t0x95\n#define B2056_TX_GMBB_IDAC3\t\t0x96\n#define B2056_TX_GMBB_IDAC4\t\t0x97\n#define B2056_TX_GMBB_IDAC5\t\t0x98\n#define B2056_TX_GMBB_IDAC6\t\t0x99\n#define B2056_TX_GMBB_IDAC7\t\t0x9A\n\n#define B2056_RX_RESERVED_ADDR0\t\t0x00\n#define B2056_RX_IDCODE\t\t\t0x01\n#define B2056_RX_RESERVED_ADDR2\t\t0x02\n#define B2056_RX_RESERVED_ADDR3\t\t0x03\n#define B2056_RX_RESERVED_ADDR4\t\t0x04\n#define B2056_RX_RESERVED_ADDR5\t\t0x05\n#define B2056_RX_RESERVED_ADDR6\t\t0x06\n#define B2056_RX_RESERVED_ADDR7\t\t0x07\n#define B2056_RX_COM_CTRL\t\t0x08\n#define B2056_RX_COM_PU\t\t\t0x09\n#define B2056_RX_COM_OVR\t\t0x0A\n#define B2056_RX_COM_RESET\t\t0x0B\n#define B2056_RX_COM_RCAL\t\t0x0C\n#define B2056_RX_COM_RC_RXLPF\t\t0x0D\n#define B2056_RX_COM_RC_TXLPF\t\t0x0E\n#define B2056_RX_COM_RC_RXHPF\t\t0x0F\n#define B2056_RX_RESERVED_ADDR16\t0x10\n#define B2056_RX_RESERVED_ADDR17\t0x11\n#define B2056_RX_RESERVED_ADDR18\t0x12\n#define B2056_RX_RESERVED_ADDR19\t0x13\n#define B2056_RX_RESERVED_ADDR20\t0x14\n#define B2056_RX_RESERVED_ADDR21\t0x15\n#define B2056_RX_RESERVED_ADDR22\t0x16\n#define B2056_RX_RESERVED_ADDR23\t0x17\n#define B2056_RX_RESERVED_ADDR24\t0x18\n#define B2056_RX_RESERVED_ADDR25\t0x19\n#define B2056_RX_RESERVED_ADDR26\t0x1A\n#define B2056_RX_RESERVED_ADDR27\t0x1B\n#define B2056_RX_RESERVED_ADDR28\t0x1C\n#define B2056_RX_RESERVED_ADDR29\t0x1D\n#define B2056_RX_RESERVED_ADDR30\t0x1E\n#define B2056_RX_RESERVED_ADDR31\t0x1F\n#define B2056_RX_RXIQCAL_RXMUX\t\t0x20\n#define B2056_RX_RSSI_PU\t\t0x21\n#define B2056_RX_RSSI_SEL\t\t0x22\n#define B2056_RX_RSSI_GAIN\t\t0x23\n#define B2056_RX_RSSI_NB_IDAC\t\t0x24\n#define B2056_RX_RSSI_WB2I_IDAC_1\t0x25\n#define B2056_RX_RSSI_WB2I_IDAC_2\t0x26\n#define B2056_RX_RSSI_WB2Q_IDAC_1\t0x27\n#define B2056_RX_RSSI_WB2Q_IDAC_2\t0x28\n#define B2056_RX_RSSI_POLE\t\t0x29\n#define B2056_RX_RSSI_WB1_IDAC\t\t0x2A\n#define B2056_RX_RSSI_MISC\t\t0x2B\n#define B2056_RX_LNAA_MASTER\t\t0x2C\n#define B2056_RX_LNAA_TUNE\t\t0x2D\n#define B2056_RX_LNAA_GAIN\t\t0x2E\n#define B2056_RX_LNA_A_SLOPE\t\t0x2F\n#define B2056_RX_BIASPOLE_LNAA1_IDAC\t0x30\n#define B2056_RX_LNAA2_IDAC\t\t0x31\n#define B2056_RX_LNA1A_MISC\t\t0x32\n#define B2056_RX_LNAG_MASTER\t\t0x33\n#define B2056_RX_LNAG_TUNE\t\t0x34\n#define B2056_RX_LNAG_GAIN\t\t0x35\n#define B2056_RX_LNA_G_SLOPE\t\t0x36\n#define B2056_RX_BIASPOLE_LNAG1_IDAC\t0x37\n#define B2056_RX_LNAG2_IDAC\t\t0x38\n#define B2056_RX_LNA1G_MISC\t\t0x39\n#define B2056_RX_MIXA_MASTER\t\t0x3A\n#define B2056_RX_MIXA_VCM\t\t0x3B\n#define B2056_RX_MIXA_CTRLPTAT\t\t0x3C\n#define B2056_RX_MIXA_LOB_BIAS\t\t0x3D\n#define B2056_RX_MIXA_CORE_IDAC\t\t0x3E\n#define B2056_RX_MIXA_CMFB_IDAC\t\t0x3F\n#define B2056_RX_MIXA_BIAS_AUX\t\t0x40\n#define B2056_RX_MIXA_BIAS_MAIN\t\t0x41\n#define B2056_RX_MIXA_BIAS_MISC\t\t0x42\n#define B2056_RX_MIXA_MAST_BIAS\t\t0x43\n#define B2056_RX_MIXG_MASTER\t\t0x44\n#define B2056_RX_MIXG_VCM\t\t0x45\n#define B2056_RX_MIXG_CTRLPTAT\t\t0x46\n#define B2056_RX_MIXG_LOB_BIAS\t\t0x47\n#define B2056_RX_MIXG_CORE_IDAC\t\t0x48\n#define B2056_RX_MIXG_CMFB_IDAC\t\t0x49\n#define B2056_RX_MIXG_BIAS_AUX\t\t0x4A\n#define B2056_RX_MIXG_BIAS_MAIN\t\t0x4B\n#define B2056_RX_MIXG_BIAS_MISC\t\t0x4C\n#define B2056_RX_MIXG_MAST_BIAS\t\t0x4D\n#define B2056_RX_TIA_MASTER\t\t0x4E\n#define B2056_RX_TIA_IOPAMP\t\t0x4F\n#define B2056_RX_TIA_QOPAMP\t\t0x50\n#define B2056_RX_TIA_IMISC\t\t0x51\n#define B2056_RX_TIA_QMISC\t\t0x52\n#define B2056_RX_TIA_GAIN\t\t0x53\n#define B2056_RX_TIA_SPARE1\t\t0x54\n#define B2056_RX_TIA_SPARE2\t\t0x55\n#define B2056_RX_BB_LPF_MASTER\t\t0x56\n#define B2056_RX_AACI_MASTER\t\t0x57\n#define B2056_RX_RXLPF_IDAC\t\t0x58\n#define B2056_RX_RXLPF_OPAMPBIAS_LOWQ\t0x59\n#define B2056_RX_RXLPF_OPAMPBIAS_HIGHQ\t0x5A\n#define B2056_RX_RXLPF_BIAS_DCCANCEL\t0x5B\n#define B2056_RX_RXLPF_OUTVCM\t\t0x5C\n#define B2056_RX_RXLPF_INVCM_BODY\t0x5D\n#define B2056_RX_RXLPF_CC_OP\t\t0x5E\n#define B2056_RX_RXLPF_GAIN\t\t0x5F\n#define B2056_RX_RXLPF_Q_BW\t\t0x60\n#define B2056_RX_RXLPF_HP_CORNER_BW\t0x61\n#define B2056_RX_RXLPF_RCCAL_HPC\t0x62\n#define B2056_RX_RXHPF_OFF0\t\t0x63\n#define B2056_RX_RXHPF_OFF1\t\t0x64\n#define B2056_RX_RXHPF_OFF2\t\t0x65\n#define B2056_RX_RXHPF_OFF3\t\t0x66\n#define B2056_RX_RXHPF_OFF4\t\t0x67\n#define B2056_RX_RXHPF_OFF5\t\t0x68\n#define B2056_RX_RXHPF_OFF6\t\t0x69\n#define B2056_RX_RXHPF_OFF7\t\t0x6A\n#define B2056_RX_RXLPF_RCCAL_LPC\t0x6B\n#define B2056_RX_RXLPF_OFF_0\t\t0x6C\n#define B2056_RX_RXLPF_OFF_1\t\t0x6D\n#define B2056_RX_RXLPF_OFF_2\t\t0x6E\n#define B2056_RX_RXLPF_OFF_3\t\t0x6F\n#define B2056_RX_RXLPF_OFF_4\t\t0x70\n#define B2056_RX_UNUSED\t\t\t0x71\n#define B2056_RX_VGA_MASTER\t\t0x72\n#define B2056_RX_VGA_BIAS\t\t0x73\n#define B2056_RX_VGA_BIAS_DCCANCEL\t0x74\n#define B2056_RX_VGA_GAIN\t\t0x75\n#define B2056_RX_VGA_HP_CORNER_BW\t0x76\n#define B2056_RX_VGABUF_BIAS\t\t0x77\n#define B2056_RX_VGABUF_GAIN_BW\t\t0x78\n#define B2056_RX_TXFBMIX_A\t\t0x79\n#define B2056_RX_TXFBMIX_G\t\t0x7A\n#define B2056_RX_RXSPARE1\t\t0x7B\n#define B2056_RX_RXSPARE2\t\t0x7C\n#define B2056_RX_RXSPARE3\t\t0x7D\n#define B2056_RX_RXSPARE4\t\t0x7E\n#define B2056_RX_RXSPARE5\t\t0x7F\n#define B2056_RX_RXSPARE6\t\t0x80\n#define B2056_RX_RXSPARE7\t\t0x81\n#define B2056_RX_RXSPARE8\t\t0x82\n#define B2056_RX_RXSPARE9\t\t0x83\n#define B2056_RX_RXSPARE10\t\t0x84\n#define B2056_RX_RXSPARE11\t\t0x85\n#define B2056_RX_RXSPARE12\t\t0x86\n#define B2056_RX_RXSPARE13\t\t0x87\n#define B2056_RX_RXSPARE14\t\t0x88\n#define B2056_RX_RXSPARE15\t\t0x89\n#define B2056_RX_RXSPARE16\t\t0x8A\n#define B2056_RX_STATUS_LNAA_GAIN\t0x8B\n#define B2056_RX_STATUS_LNAG_GAIN\t0x8C\n#define B2056_RX_STATUS_MIXTIA_GAIN\t0x8D\n#define B2056_RX_STATUS_RXLPF_GAIN\t0x8E\n#define B2056_RX_STATUS_VGA_BUF_GAIN\t0x8F\n#define B2056_RX_STATUS_RXLPF_Q\t\t0x90\n#define B2056_RX_STATUS_RXLPF_BUF_BW\t0x91\n#define B2056_RX_STATUS_RXLPF_VGA_HPC\t0x92\n#define B2056_RX_STATUS_RXLPF_RC\t0x93\n#define B2056_RX_STATUS_HPC_RC\t\t0x94\n\n#define B2056_LNA1_A_PU\t\t\t0x01\n#define B2056_LNA2_A_PU\t\t\t0x02\n#define B2056_LNA1_G_PU\t\t\t0x01\n#define B2056_LNA2_G_PU\t\t\t0x02\n#define B2056_MIXA_PU_I\t\t\t0x01\n#define B2056_MIXA_PU_Q\t\t\t0x02\n#define B2056_MIXA_PU_GM\t\t0x10\n#define B2056_MIXG_PU_I\t\t\t0x01\n#define B2056_MIXG_PU_Q\t\t\t0x02\n#define B2056_MIXG_PU_GM\t\t0x10\n#define B2056_TIA_PU\t\t\t0x01\n#define B2056_BB_LPF_PU\t\t\t0x20\n#define B2056_W1_PU\t\t\t0x02\n#define B2056_W2_PU\t\t\t0x04\n#define B2056_NB_PU\t\t\t0x08\n#define B2056_RSSI_W1_SEL\t\t0x02\n#define B2056_RSSI_W2_SEL\t\t0x04\n#define B2056_RSSI_NB_SEL\t\t0x08\n#define B2056_VCM_MASK\t\t\t0x1C\n#define B2056_RSSI_VCM_SHIFT\t\t0x02\n\nstruct b43_nphy_channeltab_entry_rev3 {\n\t \n\tu16 freq;\n\t \n\tu8 radio_syn_pll_vcocal1;\n\tu8 radio_syn_pll_vcocal2;\n\tu8 radio_syn_pll_refdiv;\n\tu8 radio_syn_pll_mmd2;\n\tu8 radio_syn_pll_mmd1;\n\tu8 radio_syn_pll_loopfilter1;\n\tu8 radio_syn_pll_loopfilter2;\n\tu8 radio_syn_pll_loopfilter3;\n\tu8 radio_syn_pll_loopfilter4;\n\tu8 radio_syn_pll_loopfilter5;\n\tu8 radio_syn_reserved_addr27;\n\tu8 radio_syn_reserved_addr28;\n\tu8 radio_syn_reserved_addr29;\n\tu8 radio_syn_logen_vcobuf1;\n\tu8 radio_syn_logen_mixer2;\n\tu8 radio_syn_logen_buf3;\n\tu8 radio_syn_logen_buf4;\n\tu8 radio_rx0_lnaa_tune;\n\tu8 radio_rx0_lnag_tune;\n\tu8 radio_tx0_intpaa_boost_tune;\n\tu8 radio_tx0_intpag_boost_tune;\n\tu8 radio_tx0_pada_boost_tune;\n\tu8 radio_tx0_padg_boost_tune;\n\tu8 radio_tx0_pgaa_boost_tune;\n\tu8 radio_tx0_pgag_boost_tune;\n\tu8 radio_tx0_mixa_boost_tune;\n\tu8 radio_tx0_mixg_boost_tune;\n\tu8 radio_rx1_lnaa_tune;\n\tu8 radio_rx1_lnag_tune;\n\tu8 radio_tx1_intpaa_boost_tune;\n\tu8 radio_tx1_intpag_boost_tune;\n\tu8 radio_tx1_pada_boost_tune;\n\tu8 radio_tx1_padg_boost_tune;\n\tu8 radio_tx1_pgaa_boost_tune;\n\tu8 radio_tx1_pgag_boost_tune;\n\tu8 radio_tx1_mixa_boost_tune;\n\tu8 radio_tx1_mixg_boost_tune;\n\t \n\tstruct b43_phy_n_sfo_cfg phy_regs;\n};\n\nvoid b2056_upload_inittabs(struct b43_wldev *dev,\n\t\t\t   bool ghz5, bool ignore_uploadflag);\nvoid b2056_upload_syn_pll_cp2(struct b43_wldev *dev, bool ghz5);\n\n \nconst struct b43_nphy_channeltab_entry_rev3 *\nb43_nphy_get_chantabent_rev3(struct b43_wldev *dev, u16 freq);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}