<?xml version="1.0" encoding="UTF-8"?>
<project name="cordic.sw_emu">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="4ddr-xpr-2pr" featureRomTime="0">
    <version major="4" minor="0"/>
    <description>Vivado generated DSA</description>
    <board name="amazon:minotaur-vu9p-f1:1.0" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x1d0f</vendor>
        <device>0x1042</device>
        <subsystem>0x0000</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="36">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="250MHz" numComputeUnits="16">
        <kernel name="cordic" language="c" vlnv="xilinx.com:hls:cordic:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="true">
          <module name="cordic"/>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="theta" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="theta_type*"/>
          <arg name="s" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="cos_sin_type*"/>
          <arg name="c" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="cos_sin_type*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="cordic_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <connection srcType="kernel" srcInst="cordic_1" srcPort="M_AXI_GMEM" dstType="core" dstInst="OCL_REGION_0" dstPort="M00_AXI"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="cordic_1" dstPort="S_AXI_CONTROL"/>
      </core>
    </device>
  </platform>
</project>
