{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 03:02:18 2014 " "Info: Processing started: Wed Apr 30 03:02:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L2C268 -c L2C268 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L2C268 -c L2C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "init L2C268.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(9): created implicit net for \"init\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part1 L2C268.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(10): created implicit net for \"part1\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part2 L2C268.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(11): created implicit net for \"part2\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part3 L2C268.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(12): created implicit net for \"part3\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part4 L2C268.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(13): created implicit net for \"part4\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "part5 L2C268.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at L2C268.v(14): created implicit net for \"part5\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L2C268.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L2C268.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2C268 " "Info: Found entity 1: L2C268" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "L2C268 " "Info: Elaborating entity \"L2C268\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(327) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(327): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 327 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(354) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(354): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(300) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(300): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L2C268.v(273) " "Warning (10270): Verilog HDL Case Statement warning at L2C268.v(273): incomplete case statement has no default case item" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 L2C268.v(97) " "Warning (10240): Verilog HDL Always Construct warning at L2C268.v(97): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C268.v(109) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(109): truncated value with size 32 to match size of target (6)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 L2C268.v(117) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(117): truncated value with size 32 to match size of target (6)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 L2C268.v(140) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(140): truncated value with size 2 to match size of target (1)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L2C268.v(146) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(146): truncated value with size 32 to match size of target (24)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(150) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(150): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(159) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(159): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(163) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(163): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(167) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(167): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(171) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(171): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L2C268.v(197) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(197): truncated value with size 32 to match size of target (24)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(202) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(202): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(211) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(211): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L2C268.v(225) " "Warning (10230): Verilog HDL assignment warning at L2C268.v(225): truncated value with size 32 to match size of target (7)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[7\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[6\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[5\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[5\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[4\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[4\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[3\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[3\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[2\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[2\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[1\] L2C268.v(6) " "Warning (10034): Output port \"ledg\[1\]\" at L2C268.v(6) has no driver" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex0\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex1\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex2\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[0\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[1\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[2\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[3\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[4\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[5\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] L2C268.v(20) " "Info (10041): Inferred latch for \"hex3\[6\]\" at L2C268.v(20)" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "m0\[6\] m0\[5\] " "Info: Duplicate register \"m0\[6\]\" merged to single register \"m0\[5\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m1\[5\] m1\[6\] " "Info: Duplicate register \"m1\[5\]\" merged to single register \"m1\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m2\[5\] m2\[6\] " "Info: Duplicate register \"m2\[5\]\" merged to single register \"m2\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "m3\[5\] m3\[6\] " "Info: Duplicate register \"m3\[5\]\" merged to single register \"m3\[6\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|L2C268\|ledBackward 2 " "Info: State machine \"\|L2C268\|ledBackward\" contains 2 states" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|L2C268\|ledBackward " "Info: Selected Auto state machine encoding method for state machine \"\|L2C268\|ledBackward\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|L2C268\|ledBackward " "Info: Encoding result for state machine \"\|L2C268\|ledBackward\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ledBackward.01 " "Info: Encoded state bit \"ledBackward.01\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L2C268\|ledBackward.00 0 " "Info: State \"\|L2C268\|ledBackward.00\" uses code string \"0\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L2C268\|ledBackward.01 1 " "Info: State \"\|L2C268\|ledBackward.01\" uses code string \"1\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 139 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m0\[5\] data_in GND " "Warning (14130): Reduced register \"m0\[5\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m1\[6\] data_in GND " "Warning (14130): Reduced register \"m1\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m2\[6\] data_in GND " "Warning (14130): Reduced register \"m2\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "m3\[6\] data_in GND " "Warning (14130): Reduced register \"m3\[6\]\" with stuck data_in port to stuck value GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 191 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Warning: Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Warning: Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR part4~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal part4~0" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Warning: Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR part4~0 " "Warning: Ports ENA and CLR on the latch are fed by the same signal part4~0" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Warning: Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Warning: Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Warning: Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Warning: Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Warning: Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Warning: Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part1 " "Warning: Ports D and ENA on the latch are fed by the same signal part1" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Warning: Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Warning: Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Warning: Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Warning: Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Warning: Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Warning: Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Warning: Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Warning: Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Warning: Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Warning: Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Warning: Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Warning: Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA part2 " "Warning: Ports D and ENA on the latch are fed by the same signal part2" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE sw\[5\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Warning: Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Warning: Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Warning: Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Warning: Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Warning: Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Warning: Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Warning: Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw\[5\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal sw\[5\]" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" stuck at GND" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ledBackward~68 " "Info: Register \"ledBackward~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.map.smsg " "Info: Generated suppressed messages file E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L2C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L2C268/L2C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Info: Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Info: Implemented 706 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Allocated 195 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 03:02:23 2014 " "Info: Processing ended: Wed Apr 30 03:02:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
