// Seed: 377625048
module module_0 #(
    parameter id_1 = 32'd7
) ();
  parameter id_1 = -1;
  wire [id_1 : id_1  >>>  1] id_2, id_3;
  assign module_1.id_3 = 0;
  assign id_2 = id_3 == -1;
  localparam id_4 = id_1;
  logic [7:0][-1] id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd77,
    parameter id_10 = 32'd0,
    parameter id_3  = 32'd53,
    parameter id_8  = 32'd97
) (
    _id_1,
    id_2[1'b0 : id_1],
    _id_3
);
  input wire _id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  output wire _id_1;
  assign id_2 = id_3;
  assign id_2 = id_3;
  wire [(  1  ) : 1] id_4;
  assign id_1 = id_4;
  logic id_5;
  tri0 id_6, id_7, _id_8, id_9;
  assign id_9 = 1;
  wire [id_8 : 1 'b0] _id_10, id_11;
  parameter id_12 = 1 == 1;
  assign id_5[id_10 : id_3] = -1;
endmodule
