
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 354.996 ; gain = 98.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/main.vhd:16]
INFO: [Synth 8-3491] module 'clkConverter25' declared at 'C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/realtime/clkConverter25_stub.v:5' bound to instance 'CLK_Converter' of component 'clkConverter25' [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/main.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clkConverter25' [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/realtime/clkConverter25_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clkConverter25' (1#1) [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/realtime/clkConverter25_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SpriteRender' [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'SpriteRender' (3#1) [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'main' (4#1) [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/main.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 407.391 ; gain = 150.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 407.391 ; gain = 150.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/dcp1/clkConverter_in_context.xdc] for cell 'CLK_Converter'
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/dcp1/clkConverter_in_context.xdc] for cell 'CLK_Converter'
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/constrs_1/imports/new/vga_output.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/constrs_1/imports/new/vga_output.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/constrs_1/imports/new/vga_output.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 744.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/dcp1/clkConverter_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/.Xil/Vivado-20668-DESKTOP-7MRF67A/dcp1/clkConverter_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK_Converter. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-5545] ROM "cnt_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Add_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Add_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  16 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 5     
Module SpriteRender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  16 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ItsASquare/Add_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ItsASquare/Add_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ItsASquare/cnt_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ItsASquare/cnt_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ItsASquare/cnt_y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element VGA_THING/hcount_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element VGA_THING/vcount_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/imports/Desktop/vga.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element ItsASquare/x_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element ItsASquare/y_reg was removed.  [C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.srcs/sources_1/imports/sources_1/new/SpriteRender.vhd:68]
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[30]' (FDRE) to 'ItsASquare/Add_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[31]' (FDRE) to 'ItsASquare/Add_y_reg[29]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[29]' (FDRE) to 'ItsASquare/Add_y_reg[28]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[28]' (FDRE) to 'ItsASquare/Add_y_reg[27]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[27]' (FDRE) to 'ItsASquare/Add_y_reg[26]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[26]' (FDRE) to 'ItsASquare/Add_y_reg[25]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[25]' (FDRE) to 'ItsASquare/Add_y_reg[24]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[24]' (FDRE) to 'ItsASquare/Add_y_reg[23]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[23]' (FDRE) to 'ItsASquare/Add_y_reg[22]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[22]' (FDRE) to 'ItsASquare/Add_y_reg[21]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[21]' (FDRE) to 'ItsASquare/Add_y_reg[20]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[20]' (FDRE) to 'ItsASquare/Add_y_reg[19]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[19]' (FDRE) to 'ItsASquare/Add_y_reg[18]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[18]' (FDRE) to 'ItsASquare/Add_y_reg[17]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[17]' (FDRE) to 'ItsASquare/Add_y_reg[16]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[16]' (FDRE) to 'ItsASquare/Add_y_reg[15]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[15]' (FDRE) to 'ItsASquare/Add_y_reg[14]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[14]' (FDRE) to 'ItsASquare/Add_y_reg[13]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[13]' (FDRE) to 'ItsASquare/Add_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[12]' (FDRE) to 'ItsASquare/Add_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[11]' (FDRE) to 'ItsASquare/Add_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[30]' (FDRE) to 'ItsASquare/Add_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[31]' (FDRE) to 'ItsASquare/Add_x_reg[29]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[29]' (FDRE) to 'ItsASquare/Add_x_reg[28]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[28]' (FDRE) to 'ItsASquare/Add_x_reg[27]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[27]' (FDRE) to 'ItsASquare/Add_x_reg[26]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[26]' (FDRE) to 'ItsASquare/Add_x_reg[25]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[25]' (FDRE) to 'ItsASquare/Add_x_reg[24]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[24]' (FDRE) to 'ItsASquare/Add_x_reg[23]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[23]' (FDRE) to 'ItsASquare/Add_x_reg[22]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[22]' (FDRE) to 'ItsASquare/Add_x_reg[21]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[21]' (FDRE) to 'ItsASquare/Add_x_reg[20]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[20]' (FDRE) to 'ItsASquare/Add_x_reg[19]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[19]' (FDRE) to 'ItsASquare/Add_x_reg[18]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[18]' (FDRE) to 'ItsASquare/Add_x_reg[17]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[17]' (FDRE) to 'ItsASquare/Add_x_reg[16]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[16]' (FDRE) to 'ItsASquare/Add_x_reg[15]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[15]' (FDRE) to 'ItsASquare/Add_x_reg[14]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[14]' (FDRE) to 'ItsASquare/Add_x_reg[13]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[13]' (FDRE) to 'ItsASquare/Add_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[12]' (FDRE) to 'ItsASquare/Add_x_reg[11]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[11]' (FDRE) to 'ItsASquare/Add_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ItsASquare/Add_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[1]' (FDRE) to 'ItsASquare/Add_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[2]' (FDRE) to 'ItsASquare/Add_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[3]' (FDRE) to 'ItsASquare/Add_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[4]' (FDRE) to 'ItsASquare/Add_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[5]' (FDRE) to 'ItsASquare/Add_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[6]' (FDRE) to 'ItsASquare/Add_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[7]' (FDRE) to 'ItsASquare/Add_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[8]' (FDRE) to 'ItsASquare/Add_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_y_reg[9]' (FDRE) to 'ItsASquare/Add_y_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ItsASquare/Add_x_reg[0] )
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[1]' (FDRE) to 'ItsASquare/Add_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[2]' (FDRE) to 'ItsASquare/Add_x_reg[3]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[3]' (FDRE) to 'ItsASquare/Add_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[4]' (FDRE) to 'ItsASquare/Add_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[5]' (FDRE) to 'ItsASquare/Add_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[6]' (FDRE) to 'ItsASquare/Add_x_reg[7]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[7]' (FDRE) to 'ItsASquare/Add_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[8]' (FDRE) to 'ItsASquare/Add_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/Add_x_reg[9]' (FDRE) to 'ItsASquare/Add_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'ItsASquare/blueOut_reg' (FDS) to 'ItsASquare/greenOut_reg'
WARNING: [Synth 8-3332] Sequential element (ItsASquare/Add_x_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ItsASquare/Add_y_reg[0]) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'VGA_THING/blueOut_reg' (FD) to 'VGA_THING/greenOut_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK_Converter/clkOut' to pin 'CLK_Converter/bbstub_clkOut/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 744.840 ; gain = 488.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 768.117 ; gain = 511.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clkConverter25 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clkConverter25 |     1|
|2     |CARRY4         |    80|
|3     |LUT1           |     4|
|4     |LUT2           |    29|
|5     |LUT3           |   157|
|6     |LUT4           |    33|
|7     |LUT5           |    36|
|8     |LUT6           |    50|
|9     |FDRE           |   176|
|10    |OBUF           |     5|
+------+---------------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   571|
|2     |  ItsASquare |SpriteRender |   465|
|3     |  VGA_THING  |VGA          |   100|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 771.688 ; gain = 177.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 771.688 ; gain = 515.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 771.688 ; gain = 526.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/hammi/OneDrive/Documenten/SchoolFPGA/SpriteBallThing/SpriteBallThing.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 771.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 17 23:37:45 2018...
