Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'icr_sel' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'imm' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.MUX_alu_2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.add_pc
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.MUX_2_1_PC
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.MUX_3_1_RET
Compiling module xil_defaultlib.C_U
Compiling module xil_defaultlib.Clock_div
Compiling module xil_defaultlib.MUX_clk
Compiling module xil_defaultlib.interrupt_pending
Compiling module xil_defaultlib.MUX_ICR
Compiling module xil_defaultlib.debounce_interrupt
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
