==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xtea.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xtea.cpp:47:7) to (xtea.cpp:44:23) in function 'xtea'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xtea.cpp:77:7) to (xtea.cpp:75:21) in function 'xtea'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 184.430 ; gain = 92.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xtea' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.842 seconds; current allocated memory: 109.708 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 110.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/word0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/word1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/key0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/key1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/key2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/key3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/result0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xtea/result1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xtea' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtea'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 111.066 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 185.039 ; gain = 92.828
INFO: [VHDL 208-304] Generating VHDL RTL for xtea.
INFO: [VLOG 209-307] Generating Verilog RTL for xtea.
INFO: [HLS 200-112] Total elapsed time: 36.165 seconds; peak allocated memory: 111.066 MB.
