{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448907413077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448907413077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:16:52 2015 " "Processing started: Mon Nov 30 13:16:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448907413077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448907413077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448907413077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_slow.vho M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_slow.vho in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907415908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_slow.vho M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_slow.vho in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907417809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_fast.vho M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_fast.vho in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907419789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image.vho M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image.vho in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907421355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_85c_vhd_slow.sdo in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907422705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_7_1200mv_0c_vhd_slow.sdo in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907424016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_min_1200mv_0c_vhd_fast.sdo in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907424816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_with_hw_test_image_vhd.sdo M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/ simulation " "Generated file vga_with_hw_test_image_vhd.sdo in folder \"M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907425626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448907425996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:17:05 2015 " "Processing ended: Mon Nov 30 13:17:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448907425996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448907425996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448907425996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448907425996 ""}
