Fitter report for the_project
Thu Oct 20 16:21:35 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |testbench3|altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 20 16:21:35 2016     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; the_project                               ;
; Top-level Entity Name              ; testbench3                                ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE115F29C7                             ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 4,345 / 114,480 ( 4 % )                   ;
;     Total combinational functions  ; 2,139 / 114,480 ( 2 % )                   ;
;     Dedicated logic registers      ; 3,169 / 114,480 ( 3 % )                   ;
; Total registers                    ; 3169                                      ;
; Total pins                         ; 19 / 529 ( 4 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 37,552 / 3,981,312 ( < 1 % )              ;
; Embedded Multiplier 9-bit elements ; 16 / 532 ( 3 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP4CE115F29C7
Default Value : 

Option        : Minimum Core Junction Temperature
Setting       : 0
Default Value : 

Option        : Maximum Core Junction Temperature
Setting       : 85
Default Value : 

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Device I/O Standard
Setting       : 2.5 V
Default Value : 

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Perform Clocking Topology Analysis During Routing
Setting       : Off
Default Value : Off

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Optimize Hold Timing
Setting       : All Paths
Default Value : All Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : SSN Optimization
Setting       : Off
Default Value : Off

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate full fit report during ECO compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Allow Single-ended Buffer for Differential-XSTL Input
Setting       : Off
Default Value : Off

Option        : Treat Bidirectional Pin as Output Pin
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Fitter Effort
Setting       : Auto Fit
Default Value : Auto Fit

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Logic Cell Insertion - Logic Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Register Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Reserve all unused pins
Setting       : As input tri-stated with weak pull-up
Default Value : As input tri-stated with weak pull-up

Option        : Synchronizer Identification
Setting       : Off
Default Value : Off

Option        : Enable Beneficial Skew Optimization
Setting       : On
Default Value : On

Option        : Optimize Design for Metastability
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off

Option        : Enable input tri-state on active configuration pins in user mode
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 3.32        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  16.7%      ;
;     5-6 processors         ;  11.1%      ;
;     7-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDR[0]  ; Missing drive strength and slew rate ;
; LEDR[1]  ; Missing drive strength and slew rate ;
; LEDR[2]  ; Missing drive strength and slew rate ;
; LEDR[3]  ; Missing drive strength and slew rate ;
; LEDR[4]  ; Missing drive strength and slew rate ;
; LEDR[5]  ; Missing drive strength and slew rate ;
; LEDR[6]  ; Missing drive strength and slew rate ;
; LEDR[7]  ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; LEDR[9]  ; Missing drive strength and slew rate ;
; LEDR[10] ; Missing drive strength and slew rate ;
; LEDR[11] ; Missing drive strength and slew rate ;
; LEDR[12] ; Missing drive strength and slew rate ;
; LEDR[13] ; Missing drive strength and slew rate ;
; LEDR[14] ; Missing drive strength and slew rate ;
; LEDR[15] ; Missing drive strength and slew rate ;
; LEDR[16] ; Missing drive strength and slew rate ;
; LEDR[17] ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Ignored Assignments                                                            ;
+--------------------------------------------------------------------------------+
Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCDAT
Ignored Value  : PIN_D2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCLRCK
Ignored Value  : PIN_C2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_BCLK
Ignored Value  : PIN_F2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACDAT
Ignored Value  : PIN_D1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACLRCK
Ignored Value  : PIN_E3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_XCK
Ignored Value  : PIN_E1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK2_50
Ignored Value  : PIN_AG14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK3_50
Ignored Value  : PIN_AG15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[0]
Ignored Value  : PIN_R6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[10]
Ignored Value  : PIN_R5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[11]
Ignored Value  : PIN_AA5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[12]
Ignored Value  : PIN_Y7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[1]
Ignored Value  : PIN_V8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[2]
Ignored Value  : PIN_U8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[3]
Ignored Value  : PIN_P1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[4]
Ignored Value  : PIN_V5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[5]
Ignored Value  : PIN_W8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[6]
Ignored Value  : PIN_W7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[7]
Ignored Value  : PIN_AA7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[8]
Ignored Value  : PIN_Y5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[9]
Ignored Value  : PIN_Y6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_BA[0]
Ignored Value  : PIN_U7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_BA[1]
Ignored Value  : PIN_R4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CAS_N
Ignored Value  : PIN_V7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CKE
Ignored Value  : PIN_AA6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CLK
Ignored Value  : PIN_AE5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CS_N
Ignored Value  : PIN_T4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[0]
Ignored Value  : PIN_U2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[1]
Ignored Value  : PIN_W4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[2]
Ignored Value  : PIN_K8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[3]
Ignored Value  : PIN_N8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[0]
Ignored Value  : PIN_W3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[10]
Ignored Value  : PIN_AB1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[11]
Ignored Value  : PIN_AA3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[12]
Ignored Value  : PIN_AB2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[13]
Ignored Value  : PIN_AC1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[14]
Ignored Value  : PIN_AB3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[15]
Ignored Value  : PIN_AC2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[16]
Ignored Value  : PIN_M8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[17]
Ignored Value  : PIN_L8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[18]
Ignored Value  : PIN_P2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[19]
Ignored Value  : PIN_N3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[1]
Ignored Value  : PIN_W2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[20]
Ignored Value  : PIN_N4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[21]
Ignored Value  : PIN_M4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[22]
Ignored Value  : PIN_M7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[23]
Ignored Value  : PIN_L7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[24]
Ignored Value  : PIN_U5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[25]
Ignored Value  : PIN_R7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[26]
Ignored Value  : PIN_R1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[27]
Ignored Value  : PIN_R2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[28]
Ignored Value  : PIN_R3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[29]
Ignored Value  : PIN_T3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[2]
Ignored Value  : PIN_V4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[30]
Ignored Value  : PIN_U4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[31]
Ignored Value  : PIN_U1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[3]
Ignored Value  : PIN_W1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[4]
Ignored Value  : PIN_V3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[5]
Ignored Value  : PIN_V2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[6]
Ignored Value  : PIN_V1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[7]
Ignored Value  : PIN_U3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[8]
Ignored Value  : PIN_Y3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[9]
Ignored Value  : PIN_Y4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_RAS_N
Ignored Value  : PIN_U6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_WE_N
Ignored Value  : PIN_V6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EEP_I2C_SCLK
Ignored Value  : PIN_D14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EEP_I2C_SDAT
Ignored Value  : PIN_E14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_GTX_CLK
Ignored Value  : PIN_A17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_INT_N
Ignored Value  : PIN_A21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_LINK100
Ignored Value  : PIN_C14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_MDC
Ignored Value  : PIN_C20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_MDIO
Ignored Value  : PIN_B21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RST_N
Ignored Value  : PIN_C19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_CLK
Ignored Value  : PIN_A15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_COL
Ignored Value  : PIN_E15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_CRS
Ignored Value  : PIN_D15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[0]
Ignored Value  : PIN_C16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[1]
Ignored Value  : PIN_D16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[2]
Ignored Value  : PIN_D17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[3]
Ignored Value  : PIN_C15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DV
Ignored Value  : PIN_C17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_ER
Ignored Value  : PIN_D18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_CLK
Ignored Value  : PIN_B17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[0]
Ignored Value  : PIN_C18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[1]
Ignored Value  : PIN_D19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[2]
Ignored Value  : PIN_A19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[3]
Ignored Value  : PIN_B19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_EN
Ignored Value  : PIN_A18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_ER
Ignored Value  : PIN_B18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_GTX_CLK
Ignored Value  : PIN_C23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_INT_N
Ignored Value  : PIN_D24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_LINK100
Ignored Value  : PIN_D13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_MDC
Ignored Value  : PIN_D23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_MDIO
Ignored Value  : PIN_D25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RST_N
Ignored Value  : PIN_D22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_CLK
Ignored Value  : PIN_B15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_COL
Ignored Value  : PIN_B22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_CRS
Ignored Value  : PIN_D20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[0]
Ignored Value  : PIN_B23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[1]
Ignored Value  : PIN_C21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[2]
Ignored Value  : PIN_A23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[3]
Ignored Value  : PIN_D21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DV
Ignored Value  : PIN_A22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_ER
Ignored Value  : PIN_C24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_CLK
Ignored Value  : PIN_C22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[0]
Ignored Value  : PIN_C25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[1]
Ignored Value  : PIN_A26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[2]
Ignored Value  : PIN_B26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[3]
Ignored Value  : PIN_C26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_EN
Ignored Value  : PIN_B25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_ER
Ignored Value  : PIN_A25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ENETCLK_25
Ignored Value  : PIN_A14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[0]
Ignored Value  : PIN_J10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[1]
Ignored Value  : PIN_J14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[2]
Ignored Value  : PIN_H13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[3]
Ignored Value  : PIN_H14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[4]
Ignored Value  : PIN_F14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[5]
Ignored Value  : PIN_E10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[6]
Ignored Value  : PIN_D9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[0]
Ignored Value  : PIN_AG12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[10]
Ignored Value  : PIN_AE9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[11]
Ignored Value  : PIN_AF9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[12]
Ignored Value  : PIN_AA10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[13]
Ignored Value  : PIN_AD8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[14]
Ignored Value  : PIN_AC8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[15]
Ignored Value  : PIN_Y10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[16]
Ignored Value  : PIN_AA8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[17]
Ignored Value  : PIN_AH12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[18]
Ignored Value  : PIN_AC12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[19]
Ignored Value  : PIN_AD12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[1]
Ignored Value  : PIN_AH7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[20]
Ignored Value  : PIN_AE10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[21]
Ignored Value  : PIN_AD10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[22]
Ignored Value  : PIN_AD11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[2]
Ignored Value  : PIN_Y13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[3]
Ignored Value  : PIN_Y14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[4]
Ignored Value  : PIN_Y12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[5]
Ignored Value  : PIN_AA13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[6]
Ignored Value  : PIN_AA12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[7]
Ignored Value  : PIN_AB13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[8]
Ignored Value  : PIN_AB12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[9]
Ignored Value  : PIN_AB10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_CE_N
Ignored Value  : PIN_AG7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[0]
Ignored Value  : PIN_AH8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[1]
Ignored Value  : PIN_AF10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[2]
Ignored Value  : PIN_AG10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[3]
Ignored Value  : PIN_AH10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[4]
Ignored Value  : PIN_AF11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[5]
Ignored Value  : PIN_AG11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[6]
Ignored Value  : PIN_AH11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[7]
Ignored Value  : PIN_AF12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_OE_N
Ignored Value  : PIN_AG8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_RST_N
Ignored Value  : PIN_AE11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_RY
Ignored Value  : PIN_Y1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_WE_N
Ignored Value  : PIN_AC10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_WP_N
Ignored Value  : PIN_AE12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[0]
Ignored Value  : PIN_AB22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[10]
Ignored Value  : PIN_AC19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[11]
Ignored Value  : PIN_AF16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[12]
Ignored Value  : PIN_AD19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[13]
Ignored Value  : PIN_AF15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[14]
Ignored Value  : PIN_AF24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[15]
Ignored Value  : PIN_AE21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[16]
Ignored Value  : PIN_AF25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[17]
Ignored Value  : PIN_AC22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[18]
Ignored Value  : PIN_AE22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[19]
Ignored Value  : PIN_AF21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[1]
Ignored Value  : PIN_AC15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[20]
Ignored Value  : PIN_AF22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[21]
Ignored Value  : PIN_AD22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[22]
Ignored Value  : PIN_AG25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[23]
Ignored Value  : PIN_AD25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[24]
Ignored Value  : PIN_AH25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[25]
Ignored Value  : PIN_AE25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[26]
Ignored Value  : PIN_AG22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[27]
Ignored Value  : PIN_AE24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[28]
Ignored Value  : PIN_AH22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[29]
Ignored Value  : PIN_AF26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[2]
Ignored Value  : PIN_AB21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[30]
Ignored Value  : PIN_AE20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[31]
Ignored Value  : PIN_AG23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[32]
Ignored Value  : PIN_AF20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[33]
Ignored Value  : PIN_AH26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[34]
Ignored Value  : PIN_AH23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[35]
Ignored Value  : PIN_AG26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[3]
Ignored Value  : PIN_Y17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[4]
Ignored Value  : PIN_AC21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[5]
Ignored Value  : PIN_Y16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[6]
Ignored Value  : PIN_AD21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[7]
Ignored Value  : PIN_AE16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[8]
Ignored Value  : PIN_AD15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[9]
Ignored Value  : PIN_AE15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[0]
Ignored Value  : PIN_G18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[1]
Ignored Value  : PIN_F22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[2]
Ignored Value  : PIN_E17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[3]
Ignored Value  : PIN_L26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[4]
Ignored Value  : PIN_L25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[5]
Ignored Value  : PIN_J22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[6]
Ignored Value  : PIN_H22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[0]
Ignored Value  : PIN_M24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[1]
Ignored Value  : PIN_Y22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[2]
Ignored Value  : PIN_W21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[3]
Ignored Value  : PIN_W22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[4]
Ignored Value  : PIN_W25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[5]
Ignored Value  : PIN_U23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[6]
Ignored Value  : PIN_U24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[0]
Ignored Value  : PIN_AA25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[1]
Ignored Value  : PIN_AA26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[2]
Ignored Value  : PIN_Y25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[3]
Ignored Value  : PIN_W26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[4]
Ignored Value  : PIN_Y26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[5]
Ignored Value  : PIN_W27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[6]
Ignored Value  : PIN_W28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[0]
Ignored Value  : PIN_V21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[1]
Ignored Value  : PIN_U21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[2]
Ignored Value  : PIN_AB20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[3]
Ignored Value  : PIN_AA21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[4]
Ignored Value  : PIN_AD24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[5]
Ignored Value  : PIN_AF23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[6]
Ignored Value  : PIN_Y19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[0]
Ignored Value  : PIN_AB19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[1]
Ignored Value  : PIN_AA19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[2]
Ignored Value  : PIN_AG21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[3]
Ignored Value  : PIN_AH21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[4]
Ignored Value  : PIN_AE19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[5]
Ignored Value  : PIN_AF19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[6]
Ignored Value  : PIN_AE18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[0]
Ignored Value  : PIN_AD18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[1]
Ignored Value  : PIN_AC18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[2]
Ignored Value  : PIN_AB18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[3]
Ignored Value  : PIN_AH19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[4]
Ignored Value  : PIN_AG19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[5]
Ignored Value  : PIN_AF18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[6]
Ignored Value  : PIN_AH18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[0]
Ignored Value  : PIN_AA17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[1]
Ignored Value  : PIN_AB16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[2]
Ignored Value  : PIN_AA16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[3]
Ignored Value  : PIN_AB17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[4]
Ignored Value  : PIN_AB15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[5]
Ignored Value  : PIN_AA15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[6]
Ignored Value  : PIN_AC17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[0]
Ignored Value  : PIN_AD17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[1]
Ignored Value  : PIN_AE17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[2]
Ignored Value  : PIN_AG17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[3]
Ignored Value  : PIN_AH17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[4]
Ignored Value  : PIN_AF17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[5]
Ignored Value  : PIN_AG18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[6]
Ignored Value  : PIN_AA14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN0
Ignored Value  : PIN_AH15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_N1
Ignored Value  : PIN_J28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_N2
Ignored Value  : PIN_Y28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_P1
Ignored Value  : PIN_J27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_P2
Ignored Value  : PIN_Y27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT0
Ignored Value  : PIN_AD28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_N1
Ignored Value  : PIN_G24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_N2
Ignored Value  : PIN_V24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_P1
Ignored Value  : PIN_G23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_P2
Ignored Value  : PIN_V23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[0]
Ignored Value  : PIN_AE26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[1]
Ignored Value  : PIN_AE28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[2]
Ignored Value  : PIN_AE27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[3]
Ignored Value  : PIN_AF27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[0]
Ignored Value  : PIN_F25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[10]
Ignored Value  : PIN_U26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[11]
Ignored Value  : PIN_L22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[12]
Ignored Value  : PIN_N26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[13]
Ignored Value  : PIN_P26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[14]
Ignored Value  : PIN_R21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[15]
Ignored Value  : PIN_R23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[16]
Ignored Value  : PIN_T22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[1]
Ignored Value  : PIN_C27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[2]
Ignored Value  : PIN_E26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[3]
Ignored Value  : PIN_G26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[4]
Ignored Value  : PIN_H26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[5]
Ignored Value  : PIN_K26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[6]
Ignored Value  : PIN_L24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[7]
Ignored Value  : PIN_M26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[8]
Ignored Value  : PIN_R26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[9]
Ignored Value  : PIN_T26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[0]
Ignored Value  : PIN_F24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[10]
Ignored Value  : PIN_U25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[11]
Ignored Value  : PIN_L21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[12]
Ignored Value  : PIN_N25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[13]
Ignored Value  : PIN_P25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[14]
Ignored Value  : PIN_P21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[15]
Ignored Value  : PIN_R22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[16]
Ignored Value  : PIN_T21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[1]
Ignored Value  : PIN_D26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[2]
Ignored Value  : PIN_F26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[3]
Ignored Value  : PIN_G25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[4]
Ignored Value  : PIN_H25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[5]
Ignored Value  : PIN_K25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[6]
Ignored Value  : PIN_L23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[7]
Ignored Value  : PIN_M25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[8]
Ignored Value  : PIN_R25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[9]
Ignored Value  : PIN_T25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[0]
Ignored Value  : PIN_D28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[10]
Ignored Value  : PIN_J26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[11]
Ignored Value  : PIN_L28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[12]
Ignored Value  : PIN_V26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[13]
Ignored Value  : PIN_R28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[14]
Ignored Value  : PIN_U28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[15]
Ignored Value  : PIN_V28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[16]
Ignored Value  : PIN_V22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[1]
Ignored Value  : PIN_E28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[2]
Ignored Value  : PIN_F28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[3]
Ignored Value  : PIN_G28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[4]
Ignored Value  : PIN_K28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[5]
Ignored Value  : PIN_M28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[6]
Ignored Value  : PIN_K22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[7]
Ignored Value  : PIN_H24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[8]
Ignored Value  : PIN_J24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[9]
Ignored Value  : PIN_P28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[0]
Ignored Value  : PIN_D27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[10]
Ignored Value  : PIN_J25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[11]
Ignored Value  : PIN_L27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[12]
Ignored Value  : PIN_V25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[13]
Ignored Value  : PIN_R27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[14]
Ignored Value  : PIN_U27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[15]
Ignored Value  : PIN_V27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[16]
Ignored Value  : PIN_U22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[1]
Ignored Value  : PIN_E27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[2]
Ignored Value  : PIN_F27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[3]
Ignored Value  : PIN_G27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[4]
Ignored Value  : PIN_K27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[5]
Ignored Value  : PIN_M27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[6]
Ignored Value  : PIN_K21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[7]
Ignored Value  : PIN_H23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[8]
Ignored Value  : PIN_J23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[9]
Ignored Value  : PIN_P27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SCLK
Ignored Value  : PIN_B7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SDAT
Ignored Value  : PIN_A8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_RXD
Ignored Value  : PIN_Y15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[0]
Ignored Value  : PIN_M23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[1]
Ignored Value  : PIN_M21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[2]
Ignored Value  : PIN_N21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[3]
Ignored Value  : PIN_R24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_BLON
Ignored Value  : PIN_L6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[0]
Ignored Value  : PIN_L3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[1]
Ignored Value  : PIN_L1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[2]
Ignored Value  : PIN_L2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[3]
Ignored Value  : PIN_K7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[4]
Ignored Value  : PIN_K1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[5]
Ignored Value  : PIN_K2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[6]
Ignored Value  : PIN_M3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[7]
Ignored Value  : PIN_M5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_EN
Ignored Value  : PIN_L4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_ON
Ignored Value  : PIN_L5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RS
Ignored Value  : PIN_M2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RW
Ignored Value  : PIN_M1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[0]
Ignored Value  : PIN_E21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[1]
Ignored Value  : PIN_E22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[2]
Ignored Value  : PIN_E25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[3]
Ignored Value  : PIN_E24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[4]
Ignored Value  : PIN_H21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[5]
Ignored Value  : PIN_G20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[6]
Ignored Value  : PIN_G22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[7]
Ignored Value  : PIN_G21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[8]
Ignored Value  : PIN_F17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[0]
Ignored Value  : PIN_H7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[1]
Ignored Value  : PIN_C3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_CS_N
Ignored Value  : PIN_A3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[0]
Ignored Value  : PIN_J6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[10]
Ignored Value  : PIN_G1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[11]
Ignored Value  : PIN_G2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[12]
Ignored Value  : PIN_G3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[13]
Ignored Value  : PIN_F1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[14]
Ignored Value  : PIN_F3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[15]
Ignored Value  : PIN_G4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[1]
Ignored Value  : PIN_K4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[2]
Ignored Value  : PIN_J5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[3]
Ignored Value  : PIN_K3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[4]
Ignored Value  : PIN_J4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[5]
Ignored Value  : PIN_J3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[6]
Ignored Value  : PIN_J7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[7]
Ignored Value  : PIN_H6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[8]
Ignored Value  : PIN_H3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[9]
Ignored Value  : PIN_H4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DREQ[0]
Ignored Value  : PIN_J1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_INT
Ignored Value  : PIN_D5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RD_N
Ignored Value  : PIN_B3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RST_N
Ignored Value  : PIN_C5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_WR_N
Ignored Value  : PIN_A4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK
Ignored Value  : PIN_G6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK2
Ignored Value  : PIN_G5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT
Ignored Value  : PIN_H5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT2
Ignored Value  : PIN_F5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CLK
Ignored Value  : PIN_AE13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CMD
Ignored Value  : PIN_AD14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[0]
Ignored Value  : PIN_AE14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[1]
Ignored Value  : PIN_AF13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[2]
Ignored Value  : PIN_AB14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[3]
Ignored Value  : PIN_AC14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_WP_N
Ignored Value  : PIN_AF14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SMA_CLKIN
Ignored Value  : PIN_AH14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SMA_CLKOUT
Ignored Value  : PIN_AE23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[0]
Ignored Value  : PIN_AB7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[10]
Ignored Value  : PIN_AF2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[11]
Ignored Value  : PIN_AD3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[12]
Ignored Value  : PIN_AB4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[13]
Ignored Value  : PIN_AC3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[14]
Ignored Value  : PIN_AA4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[15]
Ignored Value  : PIN_AB11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[16]
Ignored Value  : PIN_AC11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[17]
Ignored Value  : PIN_AB9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[18]
Ignored Value  : PIN_AB8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[19]
Ignored Value  : PIN_T8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[1]
Ignored Value  : PIN_AD7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[2]
Ignored Value  : PIN_AE7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[3]
Ignored Value  : PIN_AC7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[4]
Ignored Value  : PIN_AB6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[5]
Ignored Value  : PIN_AE6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[6]
Ignored Value  : PIN_AB5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[7]
Ignored Value  : PIN_AC5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[8]
Ignored Value  : PIN_AF5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[9]
Ignored Value  : PIN_T7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_CE_N
Ignored Value  : PIN_AF8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[0]
Ignored Value  : PIN_AH3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[10]
Ignored Value  : PIN_AE2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[11]
Ignored Value  : PIN_AE1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[12]
Ignored Value  : PIN_AE3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[13]
Ignored Value  : PIN_AE4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[14]
Ignored Value  : PIN_AF3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[15]
Ignored Value  : PIN_AG3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[1]
Ignored Value  : PIN_AF4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[2]
Ignored Value  : PIN_AG4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[3]
Ignored Value  : PIN_AH4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[4]
Ignored Value  : PIN_AF6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[5]
Ignored Value  : PIN_AG6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[6]
Ignored Value  : PIN_AH6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[7]
Ignored Value  : PIN_AF7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[8]
Ignored Value  : PIN_AD1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[9]
Ignored Value  : PIN_AD2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_LB_N
Ignored Value  : PIN_AD4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_OE_N
Ignored Value  : PIN_AD5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_UB_N
Ignored Value  : PIN_AC4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_WE_N
Ignored Value  : PIN_AE8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[0]
Ignored Value  : PIN_AB28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[10]
Ignored Value  : PIN_AC24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[11]
Ignored Value  : PIN_AB24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[12]
Ignored Value  : PIN_AB23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[13]
Ignored Value  : PIN_AA24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[14]
Ignored Value  : PIN_AA23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[15]
Ignored Value  : PIN_AA22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[16]
Ignored Value  : PIN_Y24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[17]
Ignored Value  : PIN_Y23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[1]
Ignored Value  : PIN_AC28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[2]
Ignored Value  : PIN_AC27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[3]
Ignored Value  : PIN_AD27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[4]
Ignored Value  : PIN_AB27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[5]
Ignored Value  : PIN_AC26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[6]
Ignored Value  : PIN_AD26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[7]
Ignored Value  : PIN_AB26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[8]
Ignored Value  : PIN_AC25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[9]
Ignored Value  : PIN_AB25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_CLK27
Ignored Value  : PIN_B14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[0]
Ignored Value  : PIN_E8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[1]
Ignored Value  : PIN_A7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[2]
Ignored Value  : PIN_D8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[3]
Ignored Value  : PIN_C7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[4]
Ignored Value  : PIN_D7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[5]
Ignored Value  : PIN_D6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[6]
Ignored Value  : PIN_E7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[7]
Ignored Value  : PIN_F7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_HS
Ignored Value  : PIN_E5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_RESET_N
Ignored Value  : PIN_G7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_VS
Ignored Value  : PIN_E4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_CTS
Ignored Value  : PIN_J13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_RTS
Ignored Value  : PIN_G14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_RXD
Ignored Value  : PIN_G12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_TXD
Ignored Value  : PIN_G9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_BLANK_N
Ignored Value  : PIN_F11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[0]
Ignored Value  : PIN_B10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[1]
Ignored Value  : PIN_A10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[2]
Ignored Value  : PIN_C11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[3]
Ignored Value  : PIN_B11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[4]
Ignored Value  : PIN_A11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[5]
Ignored Value  : PIN_C12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[6]
Ignored Value  : PIN_D11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[7]
Ignored Value  : PIN_D12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_CLK
Ignored Value  : PIN_A12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[0]
Ignored Value  : PIN_G8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[1]
Ignored Value  : PIN_G11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[2]
Ignored Value  : PIN_F8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[3]
Ignored Value  : PIN_H12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[4]
Ignored Value  : PIN_C8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[5]
Ignored Value  : PIN_B8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[6]
Ignored Value  : PIN_F10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[7]
Ignored Value  : PIN_C9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_HS
Ignored Value  : PIN_G13
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[0]
Ignored Value  : PIN_E12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[1]
Ignored Value  : PIN_E11
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[2]
Ignored Value  : PIN_D10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[3]
Ignored Value  : PIN_F12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[4]
Ignored Value  : PIN_G10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[5]
Ignored Value  : PIN_J12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[6]
Ignored Value  : PIN_H8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[7]
Ignored Value  : PIN_H10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_SYNC_N
Ignored Value  : PIN_C10
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_VS
Ignored Value  : PIN_C13
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCDAT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCLRCK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_BCLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACDAT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACLRCK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_XCK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK2_50
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK3_50
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_ADDR[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_BA[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_BA[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CAS_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CKE
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_CS_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQM[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[16]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[17]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[18]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[19]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[20]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[21]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[22]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[23]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[24]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[25]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[26]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[27]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[28]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[29]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[30]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[31]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_DQ[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_RAS_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : DRAM_WE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EEP_I2C_SCLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EEP_I2C_SDAT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_GTX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_INT_N
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_LINK100
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_MDC
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_MDIO
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RST_N
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_COL
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_CRS
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DATA[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_DV
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_RX_ER
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_DATA[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_EN
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET0_TX_ER
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_GTX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_INT_N
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_LINK100
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_MDC
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_MDIO
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RST_N
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_COL
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_CRS
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DATA[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_DV
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_RX_ER
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_CLK
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_DATA[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_EN
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENET1_TX_ER
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : ENETCLK_25
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : EX_IO[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[16]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[17]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[18]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[19]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[20]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[21]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[22]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_ADDR[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_CE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_DQ[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_OE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_RST_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_RY
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_WE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : FL_WP_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[16]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[17]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[18]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[19]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[20]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[21]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[22]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[23]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[24]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[25]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[26]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[27]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[28]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[29]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[30]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[31]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[32]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[33]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[34]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[35]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[4]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[5]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX0[6]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[4]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[5]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX1[6]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[4]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[5]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX2[6]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX3[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX4[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX5[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX6[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HEX7[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN0
Ignored Value  : 3.0-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_N1
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_N2
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_P1
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKIN_P2
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT0
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_N1
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_N2
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_P1
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_CLKOUT_P2
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_D[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[0]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[10]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[11]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[12]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[13]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[14]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[15]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[16]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[1]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[2]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[3]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[4]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[5]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[6]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[7]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[8]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_N[9]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[0]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[10]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[11]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[12]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[13]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[14]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[15]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[16]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[1]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[2]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[3]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[4]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[5]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[6]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[7]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[8]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_RX_D_P[9]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[0]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[10]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[11]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[12]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[13]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[14]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[15]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[16]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[1]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[2]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[3]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[4]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[5]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[6]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[7]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[8]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_N[9]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[0]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[10]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[11]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[12]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[13]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[14]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[15]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[16]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[1]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[2]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[3]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[4]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[5]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[6]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[7]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[8]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : HSMC_TX_D_P[9]
Ignored Value  : LVDS
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SCLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : I2C_SDAT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_RXD
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : KEY[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_BLON
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_DATA[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_EN
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_ON
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LCD_RW
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[4]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[5]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[6]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[7]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : LEDG[8]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_ADDR[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_CS_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_DATA[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_INT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RD_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_RST_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : OTG_WR_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK2
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT2
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_CMD
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_DAT[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SD_WP_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SMA_CLKIN
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SMA_CLKOUT
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[16]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[17]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[18]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[19]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_ADDR[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_CE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[10]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[11]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[12]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[13]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[14]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[15]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[8]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_DQ[9]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_LB_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_OE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_UB_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SRAM_WE_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[0]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[10]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[11]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[12]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[13]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[14]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[15]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[16]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[17]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[1]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[2]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[3]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[4]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[5]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[6]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[7]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[8]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : SW[9]
Ignored Value  : 2.5 V
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_CLK27
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_HS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_RESET_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_VS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_CTS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_RTS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_RXD
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : UART_TXD
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_BLANK_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_B[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_CLK
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_G[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_HS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[0]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[1]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[2]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[3]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[4]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[5]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[6]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_R[7]
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_SYNC_N
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Standard
Ignored Entity : 
Ignored From   : 
Ignored To     : VGA_VS
Ignored Value  : 3.3-V LVTTL
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : HEX0
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : HEX1
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : HEX2
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : HEX3[0]
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : HEX3[1]
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : KEY
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment

Name           : I/O Maximum Toggle Rate
Ignored Entity : testbench3
Ignored From   : 
Ignored To     : SW
Ignored Value  : 0 MHz
Ignored Source : QSF Assignment
+--------------------------------------------------------------------------------+



+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5763 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5763 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : sld_hub:auto_hub
Partition Type               : Auto-generated
Netlist Type Used            : Post-Synthesis
Preservation Level Used      : N/A
Netlist Type Requested       : Post-Synthesis
Preservation Level Requested : N/A
Contents                     : sld_hub:auto_hub

Partition Name               : sld_signaltap:auto_signaltap_0
Partition Type               : Auto-generated
Netlist Type Used            : Post-Synthesis
Preservation Level Used      : N/A
Netlist Type Requested       : Post-Synthesis
Preservation Level Requested : N/A
Contents                     : sld_signaltap:auto_signaltap_0

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
# Nodes                 : 1305
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File

Partition Name          : sld_hub:auto_hub
# Nodes                 : 178
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Post-Synthesis

Partition Name          : sld_signaltap:auto_signaltap_0
# Nodes                 : 4270
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Post-Synthesis

Partition Name          : hard_block:auto_generated_inst
# Nodes                 : 10
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File
+--------------------------------------------------------------------------------+



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /acct/sagerje/Downloads/master/611work/quartus_work/the_project.pin.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Total logic elements                        ; 4,345 / 114,480 ( 4 % )                                                                ;
;     -- Combinational with no register       ; 1176                                                                                   ;
;     -- Register only                        ; 2206                                                                                   ;
;     -- Combinational with a register        ; 963                                                                                    ;
;                                             ;                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 1118                                                                                   ;
;     -- 3 input functions                    ; 770                                                                                    ;
;     -- <=2 input functions                  ; 251                                                                                    ;
;     -- Register only                        ; 2206                                                                                   ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 1723                                                                                   ;
;     -- arithmetic mode                      ; 416                                                                                    ;
;                                             ;                                                                                        ;
; Total registers*                            ; 3,169 / 117,053 ( 3 % )                                                                ;
;     -- Dedicated logic registers            ; 3,169 / 114,480 ( 3 % )                                                                ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )                                                                      ;
;                                             ;                                                                                        ;
; Total LABs:  partially or completely used   ; 333 / 7,155 ( 5 % )                                                                    ;
; User inserted logic elements                ; 0                                                                                      ;
; Virtual pins                                ; 0                                                                                      ;
; I/O pins                                    ; 19 / 529 ( 4 % )                                                                       ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                                                                         ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                         ;
;                                             ;                                                                                        ;
; Global signals                              ; 3                                                                                      ;
; M9Ks                                        ; 11 / 432 ( 3 % )                                                                       ;
; Total block memory bits                     ; 37,552 / 3,981,312 ( < 1 % )                                                           ;
; Total block memory implementation bits      ; 101,376 / 3,981,312 ( 3 % )                                                            ;
; Embedded Multiplier 9-bit elements          ; 16 / 532 ( 3 % )                                                                       ;
; PLLs                                        ; 0 / 4 ( 0 % )                                                                          ;
; Global clocks                               ; 3 / 20 ( 15 % )                                                                        ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                          ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                                                                           ;
; Peak interconnect usage (total/H/V)         ; 13% / 15% / 10%                                                                        ;
; Maximum fan-out node                        ; CLOCK_50~inputclkctrl                                                                  ;
; Maximum fan-out                             ; 2049                                                                                   ;
; Highest non-global fan-out signal           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena ;
; Highest non-global fan-out                  ; 729                                                                                    ;
; Total fan-out                               ; 17148                                                                                  ;
; Average fan-out                             ; 2.48                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
sld_hub:auto_hub               : Low
sld_signaltap:auto_signaltap_0 : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 1045 / 114480 ( < 1 % )
sld_hub:auto_hub               : 113 / 114480 ( < 1 % )
sld_signaltap:auto_signaltap_0 : 3187 / 114480 ( 3 % )
hard_block:auto_generated_inst : 0 / 114480 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 995
sld_hub:auto_hub               : 40
sld_signaltap:auto_signaltap_0 : 141
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 0
sld_hub:auto_hub               : 8
sld_signaltap:auto_signaltap_0 : 2198
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 50
sld_hub:auto_hub               : 65
sld_signaltap:auto_signaltap_0 : 848
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 453
sld_hub:auto_hub               : 42
sld_signaltap:auto_signaltap_0 : 623
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 421
sld_hub:auto_hub               : 41
sld_signaltap:auto_signaltap_0 : 308
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 171
sld_hub:auto_hub               : 22
sld_signaltap:auto_signaltap_0 : 58
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 0
sld_hub:auto_hub               : 8
sld_signaltap:auto_signaltap_0 : 2198
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 671
sld_hub:auto_hub               : 101
sld_signaltap:auto_signaltap_0 : 951
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 374
sld_hub:auto_hub               : 4
sld_signaltap:auto_signaltap_0 : 38
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 50
sld_hub:auto_hub               : 73
sld_signaltap:auto_signaltap_0 : 3046
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 50 / 114480 ( < 1 % )
sld_hub:auto_hub               : 73 / 114480 ( < 1 % )
sld_signaltap:auto_signaltap_0 : 3046 / 114480 ( 3 % )
hard_block:auto_generated_inst : 0 / 114480 ( 0 % )

Statistic                      :     -- I/O registers
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 89 / 7155 ( 1 % )
sld_hub:auto_hub               : 12 / 7155 ( < 1 % )
sld_signaltap:auto_signaltap_0 : 254 / 7155 ( 4 % )
hard_block:auto_generated_inst : 0 / 7155 ( 0 % )

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 19
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 16 / 532 ( 3 % )
sld_hub:auto_hub               : 0 / 532 ( 0 % )
sld_signaltap:auto_signaltap_0 : 0 / 532 ( 0 % )
hard_block:auto_generated_inst : 0 / 532 ( 0 % )

Statistic                      : Total memory bits
Top                            : 7344
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 30208
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 36864
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 64512
hard_block:auto_generated_inst : 0

Statistic                      : JTAG
Top                            : 1 / 1 ( 100 % )
sld_hub:auto_hub               : 0 / 1 ( 0 % )
sld_signaltap:auto_signaltap_0 : 0 / 1 ( 0 % )
hard_block:auto_generated_inst : 0 / 1 ( 0 % )

Statistic                      : M9K
Top                            : 4 / 432 ( < 1 % )
sld_hub:auto_hub               : 0 / 432 ( 0 % )
sld_signaltap:auto_signaltap_0 : 7 / 432 ( 1 % )
hard_block:auto_generated_inst : 0 / 432 ( 0 % )

Statistic                      : Clock control block
Top                            : 2 / 24 ( 8 % )
sld_hub:auto_hub               : 0 / 24 ( 0 % )
sld_signaltap:auto_signaltap_0 : 1 / 24 ( 4 % )
hard_block:auto_generated_inst : 0 / 24 ( 0 % )

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 1
sld_hub:auto_hub               : 111
sld_signaltap:auto_signaltap_0 : 3639
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Input Connections
Top                            : 0
sld_hub:auto_hub               : 82
sld_signaltap:auto_signaltap_0 : 3259
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 3638
sld_hub:auto_hub               : 112
sld_signaltap:auto_signaltap_0 : 1
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Connections
Top                            : 64
sld_hub:auto_hub               : 111
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 7761
sld_hub:auto_hub               : 689
sld_signaltap:auto_signaltap_0 : 13411
hard_block:auto_generated_inst : 5

Statistic                      :     -- Registered Connections
Top                            : 156
sld_hub:auto_hub               : 502
sld_signaltap:auto_signaltap_0 : 7989
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 0
sld_hub:auto_hub               : 103
sld_signaltap:auto_signaltap_0 : 3536
hard_block:auto_generated_inst : 0

Statistic                      :     -- sld_hub:auto_hub
Top                            : 103
sld_hub:auto_hub               : 16
sld_signaltap:auto_signaltap_0 : 104
hard_block:auto_generated_inst : 0

Statistic                      :     -- sld_signaltap:auto_signaltap_0
Top                            : 3536
sld_hub:auto_hub               : 104
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 4
sld_hub:auto_hub               : 18
sld_signaltap:auto_signaltap_0 : 529
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports
Top                            : 255
sld_hub:auto_hub               : 36
sld_signaltap:auto_signaltap_0 : 482
hard_block:auto_generated_inst : 0

Statistic                      :     -- Bidir Ports
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
sld_hub:auto_hub               : 4
sld_signaltap:auto_signaltap_0 : 201
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
sld_hub:auto_hub               : 26
sld_signaltap:auto_signaltap_0 : 1
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
sld_hub:auto_hub               : 
sld_signaltap:auto_signaltap_0 : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
sld_hub:auto_hub               : 1
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 35
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
sld_hub:auto_hub               : 0
sld_signaltap:auto_signaltap_0 : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
sld_hub:auto_hub               : 1
sld_signaltap:auto_signaltap_0 : 40
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
sld_hub:auto_hub               : 14
sld_signaltap:auto_signaltap_0 : 473
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                      : CLOCK_50
Pin #                     : Y2
I/O Bank                  : 2
X coordinate              : 0
Y coordinate              : 36
Z coordinate              : 14
Combinational Fan-Out     : 2049
Registered Fan-Out        : 0
Global                    : yes
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 3.3-V LVTTL
Termination Control Block : --
Location assigned by      : User
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                        : LEDR[0]
Pin #                       : G19
I/O Bank                    : 7
X coordinate                : 69
Y coordinate                : 73
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[10]
Pin #                       : J15
I/O Bank                    : 7
X coordinate                : 60
Y coordinate                : 73
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[11]
Pin #                       : H16
I/O Bank                    : 7
X coordinate                : 65
Y coordinate                : 73
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[12]
Pin #                       : J16
I/O Bank                    : 7
X coordinate                : 65
Y coordinate                : 73
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[13]
Pin #                       : H17
I/O Bank                    : 7
X coordinate                : 67
Y coordinate                : 73
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[14]
Pin #                       : F15
I/O Bank                    : 7
X coordinate                : 58
Y coordinate                : 73
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[15]
Pin #                       : G15
I/O Bank                    : 7
X coordinate                : 65
Y coordinate                : 73
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[16]
Pin #                       : G16
I/O Bank                    : 7
X coordinate                : 67
Y coordinate                : 73
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[17]
Pin #                       : H15
I/O Bank                    : 7
X coordinate                : 60
Y coordinate                : 73
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[1]
Pin #                       : F19
I/O Bank                    : 7
X coordinate                : 94
Y coordinate                : 73
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[2]
Pin #                       : E19
I/O Bank                    : 7
X coordinate                : 94
Y coordinate                : 73
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[3]
Pin #                       : F21
I/O Bank                    : 7
X coordinate                : 107
Y coordinate                : 73
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[4]
Pin #                       : F18
I/O Bank                    : 7
X coordinate                : 87
Y coordinate                : 73
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[5]
Pin #                       : E18
I/O Bank                    : 7
X coordinate                : 87
Y coordinate                : 73
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[6]
Pin #                       : J19
I/O Bank                    : 7
X coordinate                : 72
Y coordinate                : 73
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[7]
Pin #                       : H19
I/O Bank                    : 7
X coordinate                : 72
Y coordinate                : 73
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[8]
Pin #                       : J17
I/O Bank                    : 7
X coordinate                : 69
Y coordinate                : 73
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[9]
Pin #                       : G17
I/O Bank                    : 7
X coordinate                : 83
Y coordinate                : 73
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                ;
+--------------------------------------------------------------------------------+
Location         : F4
Pin Name         : DIFFIO_L5n, DATA1, ASDO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_ASDO_DATA1~
Pin Type         : Dual Purpose Pin

Location         : E2
Pin Name         : DIFFIO_L8p, FLASH_nCE, nCSO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_FLASH_nCE_nCSO~
Pin Type         : Dual Purpose Pin

Location         : M6
Pin Name         : nSTATUS
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P3
Pin Name         : DCLK
Reserved As      : As output driving ground
User Signal Name : ~ALTERA_DCLK~
Pin Type         : Dual Purpose Pin

Location         : N7
Pin Name         : DATA0
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_DATA0~
Pin Type         : Dual Purpose Pin

Location         : P4
Pin Name         : nCONFIG
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P7
Pin Name         : TDI
Reserved As      : -
User Signal Name : altera_reserved_tdi
Pin Type         : JTAG Pin

Location         : P5
Pin Name         : TCK
Reserved As      : -
User Signal Name : altera_reserved_tck
Pin Type         : JTAG Pin

Location         : P8
Pin Name         : TMS
Reserved As      : -
User Signal Name : altera_reserved_tms
Pin Type         : JTAG Pin

Location         : P6
Pin Name         : TDO
Reserved As      : -
User Signal Name : altera_reserved_tdo
Pin Type         : JTAG Pin

Location         : R8
Pin Name         : nCE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P24
Pin Name         : CONF_DONE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : N22
Pin Name         : MSEL0
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P23
Pin Name         : MSEL1
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : M22
Pin Name         : MSEL2
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P22
Pin Name         : MSEL3
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : P28
Pin Name         : DIFFIO_R23n, nCEO
Reserved As      : Use as programming pin
User Signal Name : ~ALTERA_nCEO~
Pin Type         : Dual Purpose Pin
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 4 / 56 ( 7 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 1 / 63 ( 2 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 0 / 73 ( 0 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 0 / 71 ( 0 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 5
Usage         : 0 / 65 ( 0 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 6
Usage         : 1 / 58 ( 2 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 7
Usage         : 18 / 72 ( 25 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 8
Usage         : 0 / 71 ( 0 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A2
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A3
Pad Number      : 535
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A4
Pad Number      : 532
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A5
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A6
Pad Number      : 504
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A7
Pad Number      : 501
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A8
Pad Number      : 517
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A10
Pad Number      : 491
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A11
Pad Number      : 487
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A12
Pad Number      : 482
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A13
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A14
Pad Number      : 472
I/O Bank        : 8
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A15
Pad Number      : 470
I/O Bank        : 7
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A17
Pad Number      : 462
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A18
Pad Number      : 442
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A19
Pad Number      : 440
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A20
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A21
Pad Number      : 425
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A22
Pad Number      : 423
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A23
Pad Number      : 412
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A24
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A25
Pad Number      : 405
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A26
Pad Number      : 404
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A27
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA3
Pad Number      : 102
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA4
Pad Number      : 101
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA5
Pad Number      : 119
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA6
Pad Number      : 118
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA7
Pad Number      : 120
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA8
Pad Number      : 154
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA10
Pad Number      : 155
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA11
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA12
Pad Number      : 188
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA13
Pad Number      : 190
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA14
Pad Number      : 191
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA15
Pad Number      : 213
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA16
Pad Number      : 211
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA17
Pad Number      : 241
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA18
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA19
Pad Number      : 264
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA21
Pad Number      : 269
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA22
Pad Number      : 275
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA23
Pad Number      : 280
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA24
Pad Number      : 279
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA25
Pad Number      : 294
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA26
Pad Number      : 293
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA28
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB1
Pad Number      : 86
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB2
Pad Number      : 85
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB3
Pad Number      : 99
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB4
Pad Number      : 121
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB5
Pad Number      : 127
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB6
Pad Number      : 126
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB7
Pad Number      : 152
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB8
Pad Number      : 148
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB9
Pad Number      : 147
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB10
Pad Number      : 173
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB11
Pad Number      : 164
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB12
Pad Number      : 180
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB13
Pad Number      : 181
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB14
Pad Number      : 192
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB15
Pad Number      : 214
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB16
Pad Number      : 212
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB17
Pad Number      : 242
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB18
Pad Number      : 254
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB19
Pad Number      : 253
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB20
Pad Number      : 257
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB21
Pad Number      : 266
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB22
Pad Number      : 265
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB23
Pad Number      : 276
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB24
Pad Number      : 274
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB25
Pad Number      : 292
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB26
Pad Number      : 291
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB27
Pad Number      : 296
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB28
Pad Number      : 295
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC1
Pad Number      : 94
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC2
Pad Number      : 93
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC3
Pad Number      : 95
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC4
Pad Number      : 125
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC5
Pad Number      : 124
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC7
Pad Number      : 144
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC8
Pad Number      : 153
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC10
Pad Number      : 174
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC11
Pad Number      : 185
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC12
Pad Number      : 179
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC14
Pad Number      : 195
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC15
Pad Number      : 203
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC17
Pad Number      : 221
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC18
Pad Number      : 240
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC19
Pad Number      : 247
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC21
Pad Number      : 258
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC22
Pad Number      : 267
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC24
Pad Number      : 273
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC25
Pad Number      : 272
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC26
Pad Number      : 282
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC27
Pad Number      : 290
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC28
Pad Number      : 289
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD1
Pad Number      : 98
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD2
Pad Number      : 97
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD3
Pad Number      : 96
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD4
Pad Number      : 130
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD5
Pad Number      : 128
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD6
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD7
Pad Number      : 134
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD8
Pad Number      : 143
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD10
Pad Number      : 149
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD11
Pad Number      : 186
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD12
Pad Number      : 182
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD13
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD14
Pad Number      : 196
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD15
Pad Number      : 204
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD17
Pad Number      : 222
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD18
Pad Number      : 237
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD19
Pad Number      : 248
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD20
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD21
Pad Number      : 259
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD22
Pad Number      : 268
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD23
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD24
Pad Number      : 260
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD25
Pad Number      : 255
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD26
Pad Number      : 281
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD27
Pad Number      : 286
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD28
Pad Number      : 285
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE1
Pad Number      : 106
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE2
Pad Number      : 105
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE3
Pad Number      : 122
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE4
Pad Number      : 132
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE5
Pad Number      : 135
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE6
Pad Number      : 129
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE7
Pad Number      : 158
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE8
Pad Number      : 161
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE9
Pad Number      : 163
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE10
Pad Number      : 165
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE11
Pad Number      : 171
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE12
Pad Number      : 169
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE13
Pad Number      : 177
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE14
Pad Number      : 183
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE15
Pad Number      : 205
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE16
Pad Number      : 209
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE17
Pad Number      : 215
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE18
Pad Number      : 225
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE19
Pad Number      : 231
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE20
Pad Number      : 235
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE21
Pad Number      : 238
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE22
Pad Number      : 251
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE23
Pad Number      : 261
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE24
Pad Number      : 256
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE25
Pad Number      : 243
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE26
Pad Number      : 278
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE27
Pad Number      : 284
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE28
Pad Number      : 283
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF2
Pad Number      : 123
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF3
Pad Number      : 138
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF4
Pad Number      : 131
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF5
Pad Number      : 136
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF6
Pad Number      : 139
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF7
Pad Number      : 159
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF8
Pad Number      : 162
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF9
Pad Number      : 160
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF10
Pad Number      : 166
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF11
Pad Number      : 172
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF12
Pad Number      : 170
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF13
Pad Number      : 178
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF14
Pad Number      : 184
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF15
Pad Number      : 206
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF16
Pad Number      : 210
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF17
Pad Number      : 216
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF18
Pad Number      : 226
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF19
Pad Number      : 232
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF20
Pad Number      : 236
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF21
Pad Number      : 239
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF22
Pad Number      : 252
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF23
Pad Number      : 262
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF24
Pad Number      : 233
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF25
Pad Number      : 234
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF26
Pad Number      : 244
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF27
Pad Number      : 277
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF28
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG3
Pad Number      : 133
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG4
Pad Number      : 141
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG6
Pad Number      : 145
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG7
Pad Number      : 150
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG8
Pad Number      : 156
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG10
Pad Number      : 167
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG11
Pad Number      : 175
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG12
Pad Number      : 193
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG14
Pad Number      : 199
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG15
Pad Number      : 201
I/O Bank        : 4
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG17
Pad Number      : 207
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG18
Pad Number      : 217
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG19
Pad Number      : 219
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG21
Pad Number      : 223
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG22
Pad Number      : 227
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG23
Pad Number      : 229
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG25
Pad Number      : 245
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG26
Pad Number      : 270
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG28
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH2
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH3
Pad Number      : 137
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH4
Pad Number      : 142
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH5
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH6
Pad Number      : 146
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH7
Pad Number      : 151
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH8
Pad Number      : 157
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH10
Pad Number      : 168
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH11
Pad Number      : 176
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH12
Pad Number      : 194
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH13
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH14
Pad Number      : 200
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH15
Pad Number      : 202
I/O Bank        : 4
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH17
Pad Number      : 208
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH18
Pad Number      : 218
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH19
Pad Number      : 220
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH20
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH21
Pad Number      : 224
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH22
Pad Number      : 228
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH23
Pad Number      : 230
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH24
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH25
Pad Number      : 246
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH26
Pad Number      : 271
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH27
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B3
Pad Number      : 534
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B4
Pad Number      : 533
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B6
Pad Number      : 505
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B7
Pad Number      : 502
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B8
Pad Number      : 518
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B10
Pad Number      : 492
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B11
Pad Number      : 488
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B14
Pad Number      : 473
I/O Bank        : 8
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B15
Pad Number      : 471
I/O Bank        : 7
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B17
Pad Number      : 463
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B18
Pad Number      : 443
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B19
Pad Number      : 441
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B21
Pad Number      : 426
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B22
Pad Number      : 424
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B23
Pad Number      : 413
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B25
Pad Number      : 406
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B26
Pad Number      : 401
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B28
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C2
Pad Number      : 1
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C3
Pad Number      : 543
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C4
Pad Number      : 539
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C5
Pad Number      : 538
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C6
Pad Number      : 536
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C7
Pad Number      : 521
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C8
Pad Number      : 519
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C9
Pad Number      : 510
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C10
Pad Number      : 495
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C11
Pad Number      : 508
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C12
Pad Number      : 478
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C13
Pad Number      : 474
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C14
Pad Number      : 476
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C15
Pad Number      : 468
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C16
Pad Number      : 460
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C17
Pad Number      : 438
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C18
Pad Number      : 429
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C19
Pad Number      : 435
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C20
Pad Number      : 431
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C21
Pad Number      : 422
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C22
Pad Number      : 418
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C23
Pad Number      : 415
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C24
Pad Number      : 416
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C25
Pad Number      : 411
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C26
Pad Number      : 400
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C27
Pad Number      : 382
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C28
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D1
Pad Number      : 3
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D2
Pad Number      : 2
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D4
Pad Number      : 540
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D5
Pad Number      : 537
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D6
Pad Number      : 524
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D7
Pad Number      : 522
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D8
Pad Number      : 520
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D9
Pad Number      : 511
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D10
Pad Number      : 496
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D11
Pad Number      : 509
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D12
Pad Number      : 479
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D13
Pad Number      : 475
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D14
Pad Number      : 477
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D15
Pad Number      : 469
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D16
Pad Number      : 461
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D17
Pad Number      : 439
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D18
Pad Number      : 430
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D19
Pad Number      : 436
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D20
Pad Number      : 432
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D21
Pad Number      : 419
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D22
Pad Number      : 402
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D23
Pad Number      : 414
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D24
Pad Number      : 417
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D25
Pad Number      : 410
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D26
Pad Number      : 383
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D27
Pad Number      : 381
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D28
Pad Number      : 380
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E1
Pad Number      : 17
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E2
Pad Number      : 16
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : E3
Pad Number      : 7
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E4
Pad Number      : 541
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E5
Pad Number      : 542
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E6
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E7
Pad Number      : 523
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E8
Pad Number      : 526
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E10
Pad Number      : 516
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E11
Pad Number      : 499
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E12
Pad Number      : 497
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E13
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E14
Pad Number      : 486
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E15
Pad Number      : 467
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E17
Pad Number      : 456
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E18
Pad Number      : 427
I/O Bank        : 7
Pin Name/Usage  : LEDR[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E19
Pad Number      : 421
I/O Bank        : 7
Pin Name/Usage  : LEDR[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E20
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E21
Pad Number      : 407
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E22
Pad Number      : 403
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E23
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E24
Pad Number      : 433
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E25
Pad Number      : 434
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E26
Pad Number      : 378
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E27
Pad Number      : 375
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E28
Pad Number      : 374
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F1
Pad Number      : 19
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F2
Pad Number      : 18
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F3
Pad Number      : 8
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F4
Pad Number      : 10
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : F5
Pad Number      : 9
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F7
Pad Number      : 531
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F8
Pad Number      : 527
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F10
Pad Number      : 512
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F11
Pad Number      : 500
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F12
Pad Number      : 498
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F14
Pad Number      : 485
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F15
Pad Number      : 466
I/O Bank        : 7
Pin Name/Usage  : LEDR[14]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F17
Pad Number      : 455
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F18
Pad Number      : 428
I/O Bank        : 7
Pin Name/Usage  : LEDR[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F19
Pad Number      : 420
I/O Bank        : 7
Pin Name/Usage  : LEDR[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F21
Pad Number      : 408
I/O Bank        : 7
Pin Name/Usage  : LEDR[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F22
Pad Number      : 409
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F24
Pad Number      : 396
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F25
Pad Number      : 395
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F26
Pad Number      : 379
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F27
Pad Number      : 373
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F28
Pad Number      : 372
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G1
Pad Number      : 26
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G2
Pad Number      : 25
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G3
Pad Number      : 13
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G4
Pad Number      : 12
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G5
Pad Number      : 6
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G6
Pad Number      : 5
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G7
Pad Number      : 530
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G8
Pad Number      : 528
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G9
Pad Number      : 525
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G10
Pad Number      : 513
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G11
Pad Number      : 506
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G12
Pad Number      : 503
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G13
Pad Number      : 493
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G14
Pad Number      : 484
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G15
Pad Number      : 457
I/O Bank        : 7
Pin Name/Usage  : LEDR[15]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 453
I/O Bank        : 7
Pin Name/Usage  : LEDR[16]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G17
Pad Number      : 437
I/O Bank        : 7
Pin Name/Usage  : LEDR[9]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G18
Pad Number      : 452
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G19
Pad Number      : 451
I/O Bank        : 7
Pin Name/Usage  : LEDR[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G20
Pad Number      : 444
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G21
Pad Number      : 445
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G22
Pad Number      : 449
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G23
Pad Number      : 398
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G24
Pad Number      : 397
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G25
Pad Number      : 393
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G26
Pad Number      : 392
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G27
Pad Number      : 367
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G28
Pad Number      : 366
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H3
Pad Number      : 15
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H4
Pad Number      : 14
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H5
Pad Number      : 20
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H6
Pad Number      : 11
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H7
Pad Number      : 4
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H8
Pad Number      : 529
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 514
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H11
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H12
Pad Number      : 507
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H13
Pad Number      : 494
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H14
Pad Number      : 480
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H15
Pad Number      : 464
I/O Bank        : 7
Pin Name/Usage  : LEDR[17]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H16
Pad Number      : 459
I/O Bank        : 7
Pin Name/Usage  : LEDR[11]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H17
Pad Number      : 454
I/O Bank        : 7
Pin Name/Usage  : LEDR[13]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H18
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H19
Pad Number      : 446
I/O Bank        : 7
Pin Name/Usage  : LEDR[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H21
Pad Number      : 448
I/O Bank        : 7
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H22
Pad Number      : 399
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H23
Pad Number      : 391
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H24
Pad Number      : 390
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H25
Pad Number      : 377
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H26
Pad Number      : 376
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H28
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J1
Pad Number      : 64
I/O Bank        : 1
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J3
Pad Number      : 23
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J4
Pad Number      : 22
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J5
Pad Number      : 36
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J6
Pad Number      : 35
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J7
Pad Number      : 37
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J8
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL3
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J10
Pad Number      : 515
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J12
Pad Number      : 490
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J13
Pad Number      : 489
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J14
Pad Number      : 481
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J15
Pad Number      : 465
I/O Bank        : 7
Pin Name/Usage  : LEDR[10]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J16
Pad Number      : 458
I/O Bank        : 7
Pin Name/Usage  : LEDR[12]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J17
Pad Number      : 450
I/O Bank        : 7
Pin Name/Usage  : LEDR[8]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J19
Pad Number      : 447
I/O Bank        : 7
Pin Name/Usage  : LEDR[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J22
Pad Number      : 394
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J23
Pad Number      : 387
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J24
Pad Number      : 386
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J25
Pad Number      : 365
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J26
Pad Number      : 364
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J27
Pad Number      : 338
I/O Bank        : 6
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J28
Pad Number      : 337
I/O Bank        : 6
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K1
Pad Number      : 28
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K2
Pad Number      : 27
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K3
Pad Number      : 30
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K4
Pad Number      : 29
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K7
Pad Number      : 38
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K8
Pad Number      : 39
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K21
Pad Number      : 389
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K22
Pad Number      : 388
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K24
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K25
Pad Number      : 371
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K26
Pad Number      : 370
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K27
Pad Number      : 362
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K28
Pad Number      : 361
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L1
Pad Number      : 49
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L2
Pad Number      : 48
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L3
Pad Number      : 32
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L4
Pad Number      : 31
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L5
Pad Number      : 21
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L6
Pad Number      : 43
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L7
Pad Number      : 42
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L8
Pad Number      : 40
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L21
Pad Number      : 385
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L22
Pad Number      : 384
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L23
Pad Number      : 360
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L24
Pad Number      : 359
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L25
Pad Number      : 369
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L26
Pad Number      : 363
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L27
Pad Number      : 358
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L28
Pad Number      : 357
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M1
Pad Number      : 51
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M2
Pad Number      : 50
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M3
Pad Number      : 34
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M4
Pad Number      : 33
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M5
Pad Number      : 41
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M6
Pad Number      : 24
I/O Bank        : 1
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M7
Pad Number      : 47
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M8
Pad Number      : 46
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M21
Pad Number      : 368
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M22
Pad Number      : 342
I/O Bank        : 6
Pin Name/Usage  : ^MSEL2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M23
Pad Number      : 344
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M24
Pad Number      : 347
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M25
Pad Number      : 356
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M26
Pad Number      : 355
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M27
Pad Number      : 354
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M28
Pad Number      : 353
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N3
Pad Number      : 45
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N4
Pad Number      : 44
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N7
Pad Number      : 56
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : N8
Pad Number      : 54
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N21
Pad Number      : 348
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N22
Pad Number      : 340
I/O Bank        : 6
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N24
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N25
Pad Number      : 352
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N26
Pad Number      : 351
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N28
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P1
Pad Number      : 53
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P2
Pad Number      : 52
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P3
Pad Number      : 55
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DCLK~
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : P4
Pad Number      : 57
I/O Bank        : 1
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P5
Pad Number      : 59
I/O Bank        : 1
Pin Name/Usage  : altera_reserved_tck
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P6
Pad Number      : 61
I/O Bank        : 1
Pin Name/Usage  : altera_reserved_tdo
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P7
Pad Number      : 58
I/O Bank        : 1
Pin Name/Usage  : altera_reserved_tdi
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P8
Pad Number      : 60
I/O Bank        : 1
Pin Name/Usage  : altera_reserved_tms
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P21
Pad Number      : 334
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P22
Pad Number      : 343
I/O Bank        : 6
Pin Name/Usage  : ^MSEL3
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P23
Pad Number      : 341
I/O Bank        : 6
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P24
Pad Number      : 339
I/O Bank        : 6
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P25
Pad Number      : 346
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P26
Pad Number      : 345
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P27
Pad Number      : 350
I/O Bank        : 6
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P28
Pad Number      : 349
I/O Bank        : 6
Pin Name/Usage  : ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R1
Pad Number      : 68
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R2
Pad Number      : 67
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R3
Pad Number      : 73
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R4
Pad Number      : 74
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R5
Pad Number      : 77
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R6
Pad Number      : 70
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R7
Pad Number      : 69
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R8
Pad Number      : 62
I/O Bank        : 1
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R21
Pad Number      : 333
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R22
Pad Number      : 332
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R23
Pad Number      : 331
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R24
Pad Number      : 330
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R25
Pad Number      : 327
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R26
Pad Number      : 326
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R27
Pad Number      : 329
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R28
Pad Number      : 328
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T3
Pad Number      : 76
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T4
Pad Number      : 75
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T7
Pad Number      : 78
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T8
Pad Number      : 100
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T21
Pad Number      : 325
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T22
Pad Number      : 324
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T24
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T25
Pad Number      : 323
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T26
Pad Number      : 322
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T28
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U1
Pad Number      : 80
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U2
Pad Number      : 79
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U3
Pad Number      : 71
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U4
Pad Number      : 72
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U5
Pad Number      : 90
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U6
Pad Number      : 89
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U7
Pad Number      : 103
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U8
Pad Number      : 104
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U21
Pad Number      : 319
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U22
Pad Number      : 313
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U23
Pad Number      : 305
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U24
Pad Number      : 316
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U25
Pad Number      : 315
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U26
Pad Number      : 314
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U27
Pad Number      : 318
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U28
Pad Number      : 317
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V1
Pad Number      : 84
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V2
Pad Number      : 83
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V3
Pad Number      : 82
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V4
Pad Number      : 81
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V5
Pad Number      : 108
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V6
Pad Number      : 107
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V7
Pad Number      : 110
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V8
Pad Number      : 109
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V21
Pad Number      : 311
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V22
Pad Number      : 312
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V23
Pad Number      : 309
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V24
Pad Number      : 308
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V25
Pad Number      : 307
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V26
Pad Number      : 306
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V27
Pad Number      : 304
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V28
Pad Number      : 303
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W1
Pad Number      : 88
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W2
Pad Number      : 87
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W3
Pad Number      : 112
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W4
Pad Number      : 111
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W7
Pad Number      : 115
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W8
Pad Number      : 116
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W21
Pad Number      : 310
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W22
Pad Number      : 321
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W24
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W25
Pad Number      : 300
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W26
Pad Number      : 299
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W27
Pad Number      : 301
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W28
Pad Number      : 302
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y1
Pad Number      : 66
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y2
Pad Number      : 65
I/O Bank        : 2
Pin Name/Usage  : CLOCK_50
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y3
Pad Number      : 92
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y4
Pad Number      : 91
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y5
Pad Number      : 114
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y6
Pad Number      : 113
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y7
Pad Number      : 117
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y8
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y10
Pad Number      : 140
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y12
Pad Number      : 187
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y13
Pad Number      : 189
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y14
Pad Number      : 197
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y15
Pad Number      : 198
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y16
Pad Number      : 250
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y17
Pad Number      : 249
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y19
Pad Number      : 263
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL4
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y22
Pad Number      : 320
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y23
Pad Number      : 288
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y24
Pad Number      : 287
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y25
Pad Number      : 298
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y26
Pad Number      : 297
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y27
Pad Number      : 336
I/O Bank        : 5
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y28
Pad Number      : 335
I/O Bank        : 5
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |testbench3
Logic Cells                : 4345 (132)
Dedicated Logic Registers  : 3169 (50)
I/O Registers              : 0 (0)
Memory Bits                : 37552
M9Ks                       : 11
DSP Elements               : 16
DSP 9x9                    : 0
DSP 18x18                  : 8
Pins                       : 19
Virtual Pins               : 0
LUT-Only LCs               : 1176 (82)
Register-Only LCs          : 2206 (0)
LUT/Register LCs           : 963 (50)
Full Hierarchy Name        : |testbench3
Library Name               : 

Compilation Hierarchy Node :    |altsyncram:testvectors_rtl_0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 7344
M9Ks                       : 4
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|altsyncram:testvectors_rtl_0
Library Name               : 

Compilation Hierarchy Node :       |altsyncram_6i71:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 7344
M9Ks                       : 4
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated
Library Name               : 

Compilation Hierarchy Node :    |alu:dut|
Logic Cells                : 913 (742)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 16
DSP 9x9                    : 0
DSP 18x18                  : 8
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 913 (742)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|alu:dut
Library Name               : 

Compilation Hierarchy Node :       |lpm_mult:Mult0|
Logic Cells                : 92 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 92 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|alu:dut|lpm_mult:Mult0
Library Name               : 

Compilation Hierarchy Node :          |mult_46t:auto_generated|
Logic Cells                : 92 (92)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 92 (92)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|alu:dut|lpm_mult:Mult0|mult_46t:auto_generated
Library Name               : 

Compilation Hierarchy Node :       |lpm_mult:Mult1|
Logic Cells                : 79 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 79 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|alu:dut|lpm_mult:Mult1
Library Name               : 

Compilation Hierarchy Node :          |mult_7dt:auto_generated|
Logic Cells                : 79 (79)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 79 (79)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated
Library Name               : 

Compilation Hierarchy Node :    |sld_hub:auto_hub|
Logic Cells                : 113 (72)
Dedicated Logic Registers  : 73 (45)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 40 (27)
Register-Only LCs          : 8 (8)
LUT/Register LCs           : 65 (40)
Full Hierarchy Name        : |testbench3|sld_hub:auto_hub
Library Name               : 

Compilation Hierarchy Node :       |sld_rom_sr:hub_info_reg|
Logic Cells                : 21 (21)
Dedicated Logic Registers  : 9 (9)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (12)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |testbench3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg
Library Name               : 

Compilation Hierarchy Node :       |sld_shadow_jsm:shadow_jsm|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 19 (19)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 19 (19)
Full Hierarchy Name        : |testbench3|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm
Library Name               : 

Compilation Hierarchy Node :    |sld_signaltap:auto_signaltap_0|
Logic Cells                : 3187 (1)
Dedicated Logic Registers  : 3046 (0)
I/O Registers              : 0 (0)
Memory Bits                : 30208
M9Ks                       : 7
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 141 (1)
Register-Only LCs          : 2198 (0)
LUT/Register LCs           : 848 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0
Library Name               : 

Compilation Hierarchy Node :       |sld_signaltap_impl:sld_signaltap_body|
Logic Cells                : 3186 (1455)
Dedicated Logic Registers  : 3046 (1442)
I/O Registers              : 0 (0)
Memory Bits                : 30208
M9Ks                       : 7
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 140 (13)
Register-Only LCs          : 2198 (1432)
LUT/Register LCs           : 848 (7)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
Library Name               : 

Compilation Hierarchy Node :          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|
Logic Cells                : 48 (46)
Dedicated Logic Registers  : 46 (46)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (0)
Register-Only LCs          : 31 (31)
LUT/Register LCs           : 16 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem
Library Name               : 

Compilation Hierarchy Node :             |lpm_decode:wdecoder|
Logic Cells                : 2 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder
Library Name               : 

Compilation Hierarchy Node :                |decode_dvf:auto_generated|
Logic Cells                : 2 (2)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated
Library Name               : 

Compilation Hierarchy Node :             |lpm_mux:mux|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 15 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux
Library Name               : 

Compilation Hierarchy Node :                |mux_ssc:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated
Library Name               : 

Compilation Hierarchy Node :          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 30208
M9Ks                       : 7
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram
Library Name               : 

Compilation Hierarchy Node :             |altsyncram_m124:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 30208
M9Ks                       : 7
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated
Library Name               : 

Compilation Hierarchy Node :          |lpm_shiftreg:segment_offset_config_deserialize|
Logic Cells                : 7 (7)
Dedicated Logic Registers  : 7 (7)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize
Library Name               : 

Compilation Hierarchy Node :          |lpm_shiftreg:status_register|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 17 (17)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register
Library Name               : 

Compilation Hierarchy Node :          |sld_buffer_manager:sld_buffer_manager_inst|
Logic Cells                : 67 (67)
Dedicated Logic Registers  : 44 (44)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 20 (20)
Register-Only LCs          : 7 (7)
LUT/Register LCs           : 40 (40)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
Library Name               : 

Compilation Hierarchy Node :          |sld_ela_control:ela_control|
Logic Cells                : 1276 (1)
Dedicated Logic Registers  : 1196 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 79 (0)
Register-Only LCs          : 722 (0)
LUT/Register LCs           : 475 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control
Library Name               : 

Compilation Hierarchy Node :             |lpm_shiftreg:trigger_config_deserialize|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize
Library Name               : 

Compilation Hierarchy Node :             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|
Logic Cells                : 1181 (0)
Dedicated Logic Registers  : 1180 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 709 (0)
LUT/Register LCs           : 472 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm
Library Name               : 

Compilation Hierarchy Node :                |lpm_shiftreg:trigger_condition_deserialize|
Logic Cells                : 708 (708)
Dedicated Logic Registers  : 708 (708)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 473 (473)
LUT/Register LCs           : 235 (235)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize
Library Name               : 

Compilation Hierarchy Node :                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|
Logic Cells                : 708 (0)
Dedicated Logic Registers  : 472 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 236 (0)
LUT/Register LCs           : 472 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1
Library Name               : 

Compilation Hierarchy Node :                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 2 (2)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1
Library Name               : 

Compilation Hierarchy Node :             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|
Logic Cells                : 90 (80)
Dedicated Logic Registers  : 11 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 79 (79)
Register-Only LCs          : 9 (0)
LUT/Register LCs           : 2 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity
Library Name               : 

Compilation Hierarchy Node :                |lpm_shiftreg:trigger_config_deserialize|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 9 (9)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize
Library Name               : 

Compilation Hierarchy Node :          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|
Logic Cells                : 302 (10)
Dedicated Logic Registers  : 286 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (10)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 286 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst
Library Name               : 

Compilation Hierarchy Node :             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|
Logic Cells                : 10 (0)
Dedicated Logic Registers  : 8 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter
Library Name               : 

Compilation Hierarchy Node :                |cntr_7ii:auto_generated|
Logic Cells                : 10 (10)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated
Library Name               : 

Compilation Hierarchy Node :             |lpm_counter:read_pointer_counter|
Logic Cells                : 7 (0)
Dedicated Logic Registers  : 7 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 7 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter
Library Name               : 

Compilation Hierarchy Node :                |cntr_i6j:auto_generated|
Logic Cells                : 7 (7)
Dedicated Logic Registers  : 7 (7)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated
Library Name               : 

Compilation Hierarchy Node :             |lpm_counter:status_advance_pointer_counter|
Logic Cells                : 6 (0)
Dedicated Logic Registers  : 4 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter
Library Name               : 

Compilation Hierarchy Node :                |cntr_egi:auto_generated|
Logic Cells                : 6 (6)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated
Library Name               : 

Compilation Hierarchy Node :             |lpm_counter:status_read_pointer_counter|
Logic Cells                : 3 (0)
Dedicated Logic Registers  : 1 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter
Library Name               : 

Compilation Hierarchy Node :                |cntr_23j:auto_generated|
Logic Cells                : 3 (3)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated
Library Name               : 

Compilation Hierarchy Node :             |lpm_shiftreg:info_data_shift_out|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 15 (15)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out
Library Name               : 

Compilation Hierarchy Node :             |lpm_shiftreg:ram_data_shift_out|
Logic Cells                : 236 (236)
Dedicated Logic Registers  : 236 (236)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 236 (236)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out
Library Name               : 

Compilation Hierarchy Node :             |lpm_shiftreg:status_data_shift_out|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 15 (15)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out
Library Name               : 

Compilation Hierarchy Node :          |sld_rom_sr:crc_rom_sr|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 11 (11)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |testbench3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
Library Name               : 
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : LEDR[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[16]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : LEDR[17]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : CLOCK_50
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : CLOCK_50
Pad To Core Index   :  
Setting             :  
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : CLOCK_50
Location                  : PIN_Y2
Fan-Out                   : 2049
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : altera_internal_jtag~TCKUTAP
Location                  : JTAG_X1_Y37_N0
Fan-Out                   : 1138
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : altera_internal_jtag~TMSUTAP
Location                  : JTAG_X1_Y37_N0
Fan-Out                   : 23
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|clr_reg
Location                  : FF_X26_Y39_N17
Fan-Out                   : 30
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|irf_reg[1][0]~3
Location                  : LCCOMB_X27_Y39_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|irf_reg[1][4]
Location                  : FF_X30_Y39_N23
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|irf_reg[1][7]
Location                  : FF_X30_Y39_N21
Fan-Out                   : 24
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|irsr_reg[0]~2
Location                  : LCCOMB_X28_Y39_N22
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|shadow_irf_reg[1][0]~2
Location                  : LCCOMB_X30_Y39_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16
Location                  : LCCOMB_X27_Y37_N24
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10
Location                  : LCCOMB_X28_Y37_N20
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9
Location                  : LCCOMB_X28_Y37_N26
Fan-Out                   : 5
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Location                  : FF_X26_Y39_N19
Fan-Out                   : 15
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Location                  : FF_X26_Y39_N11
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
Location                  : FF_X26_Y39_N15
Fan-Out                   : 45
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
Location                  : FF_X28_Y39_N9
Fan-Out                   : 12
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|virtual_ir_dr_scan_proc~0
Location                  : LCCOMB_X26_Y39_N8
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|virtual_ir_scan_reg
Location                  : FF_X25_Y39_N17
Fan-Out                   : 25
Usage                     : Async. clear, Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1
Location                  : LCCOMB_X31_Y38_N6
Fan-Out                   : 15
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0
Location                  : LCCOMB_X31_Y38_N24
Fan-Out                   : 15
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed
Location                  : FF_X32_Y35_N17
Fan-Out                   : 10
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data
Location                  : LCCOMB_X32_Y37_N0
Fan-Out                   : 21
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
Location                  : FF_X24_Y39_N17
Fan-Out                   : 1042
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4
Location                  : LCCOMB_X32_Y37_N22
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0
Location                  : LCCOMB_X32_Y37_N24
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0
Location                  : LCCOMB_X29_Y38_N28
Fan-Out                   : 1
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Location                  : LCCOMB_X29_Y38_N22
Fan-Out                   : 8
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated|counter_reg_bit[7]~0
Location                  : LCCOMB_X30_Y38_N20
Fan-Out                   : 8
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0
Location                  : LCCOMB_X29_Y38_N14
Fan-Out                   : 4
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0
Location                  : LCCOMB_X29_Y38_N26
Fan-Out                   : 1
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena
Location                  : LCCOMB_X30_Y38_N30
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11
Location                  : LCCOMB_X27_Y38_N4
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11
Location                  : LCCOMB_X26_Y38_N30
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0
Location                  : LCCOMB_X31_Y39_N22
Fan-Out                   : 18
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena
Location                  : LCCOMB_X31_Y39_N20
Fan-Out                   : 729
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                                 : CLOCK_50
Location                             : PIN_Y2
Fan-Out                              : 2049
Fan-Out Using Intentional Clock Skew : 0
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK4
Enable Signal Source Name            : --

Name                                 : altera_internal_jtag~TCKUTAP
Location                             : JTAG_X1_Y37_N0
Fan-Out                              : 1138
Fan-Out Using Intentional Clock Skew : 0
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK3
Enable Signal Source Name            : --

Name                                 : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
Location                             : FF_X24_Y39_N17
Fan-Out                              : 1042
Fan-Out Using Intentional Clock Skew : 0
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK2
Enable Signal Source Name            : --
+--------------------------------------------------------------------------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 729     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                       ; 237     ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a69                                                                                                                                                                                    ; 117     ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a68                                                                                                                                                                                    ; 114     ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a73                                                                                                                                                                                    ; 88      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a74                                                                                                                                                                                    ; 86      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a75                                                                                                                                                                                    ; 86      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a72                                                                                                                                                                                    ; 81      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a71                                                                                                                                                                                    ; 66      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a111                                                                                                                                                                                   ; 64      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a70                                                                                                                                                                                    ; 58      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; 45      ;
; alu:dut|Selector31~1                                                                                                                                                                                                                                         ; 32      ;
; alu:dut|Selector31~0                                                                                                                                                                                                                                         ; 32      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                     ; 30      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; 29      ;
; alu:dut|Mux23~0                                                                                                                                                                                                                                              ; 29      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                         ; 25      ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                               ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                 ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                            ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 21      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a76                                                                                                                                                                                    ; 21      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                          ; 20      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a110                                                                                                                                                                                   ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; alu:dut|ShiftLeft0~0                                                                                                                                                                                                                                         ; 18      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a80                                                                                                                                                                                    ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 15      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                             ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a81                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a82                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a83                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a86                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a87                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a88                                                                                                                                                                                    ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a103                                                                                                                                                                                   ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a104                                                                                                                                                                                   ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a105                                                                                                                                                                                   ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a107                                                                                                                                                                                   ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a108                                                                                                                                                                                   ; 15      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a109                                                                                                                                                                                   ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a96                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a97                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a98                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a99                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a84                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a85                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a89                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a90                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a91                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a92                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a93                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a94                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a95                                                                                                                                                                                    ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a100                                                                                                                                                                                   ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a101                                                                                                                                                                                   ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a102                                                                                                                                                                                   ; 14      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a106                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                               ; 13      ;
; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                 ; 13      ;
; alu:dut|Mux23~3                                                                                                                                                                                                                                              ; 13      ;
; alu:dut|Mux23~2                                                                                                                                                                                                                                              ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~0                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                     ; 11      ;
; alu:dut|Mux31~5                                                                                                                                                                                                                                              ; 11      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a143                                                                                                                                                                                   ; 11      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a112                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a113                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a114                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a115                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a116                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a117                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a118                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a119                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a120                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a121                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a122                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a123                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a124                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a125                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a126                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a127                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a128                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a129                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a130                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a131                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a132                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a133                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a134                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a135                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a136                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a137                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a138                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a139                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a140                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a141                                                                                                                                                                                   ; 10      ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a142                                                                                                                                                                                   ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                               ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                 ; 9       ;
; alu:dut|ShiftRight0~34                                                                                                                                                                                                                                       ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated|counter_reg_bit[7]~0 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~1                                                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                            ; 8       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                             ; 8       ;
; alu:dut|Mux3~1                                                                                                                                                                                                                                               ; 8       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a77                                                                                                                                                                                    ; 8       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a78                                                                                                                                                                                    ; 8       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a79                                                                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                            ; 7       ;
; alu:dut|Mux9~5                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux9~4                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux9~3                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux9~2                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux9~1                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux9~0                                                                                                                                                                                                                                               ; 7       ;
; alu:dut|Mux23~5                                                                                                                                                                                                                                              ; 7       ;
; alu:dut|Mux23~4                                                                                                                                                                                                                                              ; 7       ;
; alu:dut|Mux23~1                                                                                                                                                                                                                                              ; 7       ;
; vectornum[5]                                                                                                                                                                                                                                                 ; 7       ;
; vectornum[4]                                                                                                                                                                                                                                                 ; 7       ;
; vectornum[3]                                                                                                                                                                                                                                                 ; 7       ;
; vectornum[2]                                                                                                                                                                                                                                                 ; 7       ;
; vectornum[1]                                                                                                                                                                                                                                                 ; 7       ;
; vectornum[0]                                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ; 6       ;
; alu:dut|Mux27~13                                                                                                                                                                                                                                             ; 6       ;
; alu:dut|Mux27~6                                                                                                                                                                                                                                              ; 6       ;
; alu:dut|Mux4~3                                                                                                                                                                                                                                               ; 6       ;
; alu:dut|Mux4~2                                                                                                                                                                                                                                               ; 6       ;
; alu:dut|ShiftRight1~33                                                                                                                                                                                                                                       ; 6       ;
; alu:dut|ShiftLeft0~1                                                                                                                                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ; 5       ;
; alu:dut|ShiftLeft0~15                                                                                                                                                                                                                                        ; 5       ;
; alu:dut|ShiftLeft0~14                                                                                                                                                                                                                                        ; 5       ;
; alu:dut|ShiftRight1~32                                                                                                                                                                                                                                       ; 5       ;
; alu:dut|ShiftLeft0~4                                                                                                                                                                                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; 4       ;
; alu:dut|Mux22~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux23~15                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux24~9                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux25~9                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux26~9                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux27~12                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux28~12                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux0~6                                                                                                                                                                                                                                               ; 4       ;
; alu:dut|Mux1~13                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux29~11                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux28~2                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux2~9                                                                                                                                                                                                                                               ; 4       ;
; alu:dut|Mux3~15                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux4~15                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux5~10                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux6~10                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux7~10                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux4~6                                                                                                                                                                                                                                               ; 4       ;
; alu:dut|Mux4~5                                                                                                                                                                                                                                               ; 4       ;
; alu:dut|Mux8~8                                                                                                                                                                                                                                               ; 4       ;
; alu:dut|Mux9~14                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux10~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux11~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux30~14                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux12~9                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux13~9                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux14~10                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|Mux16~10                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|ShiftLeft0~42                                                                                                                                                                                                                                        ; 4       ;
; alu:dut|Mux17~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|ShiftLeft0~38                                                                                                                                                                                                                                        ; 4       ;
; alu:dut|Mux18~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|ShiftLeft0~33                                                                                                                                                                                                                                        ; 4       ;
; alu:dut|ShiftRight0~46                                                                                                                                                                                                                                       ; 4       ;
; alu:dut|Mux19~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|ShiftLeft0~26                                                                                                                                                                                                                                        ; 4       ;
; alu:dut|Mux20~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|Mux21~8                                                                                                                                                                                                                                              ; 4       ;
; alu:dut|ShiftRight1~23                                                                                                                                                                                                                                       ; 4       ;
; alu:dut|Mux31~15                                                                                                                                                                                                                                             ; 4       ;
; alu:dut|ShiftRight0~13                                                                                                                                                                                                                                       ; 4       ;
; alu:dut|ShiftRight1~9                                                                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[16]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[19]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[27]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[29]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[30]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[31]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[33]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[34]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[39]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[45]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[46]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[47]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[48]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[49]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[50]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[51]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[52]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[53]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[54]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[55]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[56]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[57]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[58]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[59]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[61]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[62]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[64]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[65]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[66]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[67]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[68]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[69]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[70]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[72]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[73]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[74]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[75]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[76]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[77]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[78]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[79]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[80]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[81]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[82]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[83]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[84]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[85]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[86]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[87]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[88]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[89]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[90]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[91]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[92]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[93]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[94]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[95]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[96]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[97]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[98]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[99]                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[100]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[101]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[102]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[103]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[104]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[105]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[106]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[107]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[108]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[109]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[110]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[111]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[112]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[113]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[114]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[115]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[116]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[117]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[118]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[119]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[120]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[121]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[122]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[123]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[124]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[125]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[126]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[127]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[128]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[129]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[130]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[131]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[132]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[133]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[134]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[135]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[136]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[138]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[139]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[140]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[141]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[142]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[143]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[144]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[145]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[146]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[147]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[148]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[449]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[149]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[150]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[151]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[152]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[153]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[154]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[155]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[156]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[157]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[158]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[479]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[159]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[160]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[161]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[162]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[163]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[164]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[165]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[166]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[167]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[168]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[169]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[170]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[171]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[172]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[173]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[174]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[175]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[176]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[177]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[178]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[179]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[180]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[545]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[181]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[182]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[183]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[184]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[557]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[185]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[186]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[187]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[188]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[189]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[190]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[191]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[192]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[193]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[194]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[587]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[195]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[590]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[196]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[197]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[198]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[199]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[200]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[201]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[202]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[203]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[204]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[205]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[206]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[207]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[208]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[209]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[210]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[211]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[212]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[213]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[214]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[215]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[216]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[653]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[217]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[656]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[218]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[219]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[662]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[220]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[221]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[222]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[223]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[224]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[677]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[225]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[680]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[226]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[683]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[227]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[686]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[228]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[689]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[229]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[692]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[230]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[231]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[232]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[701]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[233]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[704]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[234]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[707]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[235]                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; 3       ;
; alu:dut|Mux15~15                                                                                                                                                                                                                                             ; 3       ;
; alu:dut|Mux3~8                                                                                                                                                                                                                                               ; 3       ;
; alu:dut|ShiftRight0~65                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~49                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight0~50                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~45                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftLeft0~41                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight0~47                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~37                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight0~42                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight0~40                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~31                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftLeft0~28                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftLeft0~24                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftLeft0~22                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight0~39                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight0~37                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~21                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight0~32                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight1~26                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|Mux15~4                                                                                                                                                                                                                                              ; 3       ;
; alu:dut|ShiftLeft0~12                                                                                                                                                                                                                                        ; 3       ;
; alu:dut|ShiftRight1~22                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight0~27                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight0~16                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftRight0~14                                                                                                                                                                                                                                       ; 3       ;
; alu:dut|ShiftLeft0~2                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector22~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector23~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector24~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector25~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector26~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector27~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector28~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector0~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector1~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector29~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector2~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector3~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector4~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector5~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector6~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector7~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector8~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector9~0                                                                                                                                                                                                                                          ; 3       ;
; alu:dut|Selector10~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector11~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector30~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector12~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector13~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector14~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector15~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector16~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector17~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector18~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector19~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector20~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector21~0                                                                                                                                                                                                                                         ; 3       ;
; alu:dut|Selector31~2                                                                                                                                                                                                                                         ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a4                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a5                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a6                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a7                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a8                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a9                                                                                                                                                                                     ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a10                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a11                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a12                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a13                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a14                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a15                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a16                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a17                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a18                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a19                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a20                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a21                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a22                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a23                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a24                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a25                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a26                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a27                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a28                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a29                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a30                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a31                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a32                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a33                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a34                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a35                                                                                                                                                                                    ; 3       ;
; vectornum[9]                                                                                                                                                                                                                                                 ; 3       ;
; vectornum[8]                                                                                                                                                                                                                                                 ; 3       ;
; vectornum[7]                                                                                                                                                                                                                                                 ; 3       ;
; vectornum[6]                                                                                                                                                                                                                                                 ; 3       ;
; vectornum[31]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[30]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[29]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[28]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[27]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[26]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[25]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[24]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[23]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[22]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[21]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[20]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[19]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[18]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[17]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[16]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[15]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[14]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[13]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[12]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[11]                                                                                                                                                                                                                                                ; 3       ;
; vectornum[10]                                                                                                                                                                                                                                                ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a37                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a38                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a39                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a40                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a41                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a42                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a43                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a44                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a45                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a46                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a47                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a48                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a49                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a50                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a51                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a52                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a53                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a54                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a55                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a56                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a57                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a58                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a59                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a60                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a61                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a62                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a63                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a64                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a65                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a66                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a67                                                                                                                                                                                    ; 3       ;
; altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ram_block1a36                                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                 ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Fitter RAM Summary                                                             ;
+--------------------------------------------------------------------------------+
Name                        : altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : ROM
Clock Mode                  : Single Clock
Port A Depth                : 51
Port A Width                : 144
Port B Depth                : --
Port B Width                : --
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : --
Port B Output Registers     : --
Size                        : 7344
Implementation Port A Depth : 51
Implementation Port A Width : 144
Implementation Port B Depth : --
Implementation Port B Width : --
Implementation Bits         : 7344
M9Ks                        : 4
MIF                         : db/the_project.ram0_testbench3_755a4701.hdl.mif
Location                    : M9K_X51_Y35_N0, M9K_X51_Y36_N0, M9K_X51_Y37_N0, M9K_X51_Y38_N0

Name                        : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 128
Port A Width                : 236
Port B Depth                : 128
Port B Width                : 236
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 30208
Implementation Port A Depth : 128
Implementation Port A Width : 236
Implementation Port B Depth : 128
Implementation Port B Width : 236
Implementation Bits         : 30208
M9Ks                        : 7
MIF                         : None
Location                    : M9K_X37_Y32_N0, M9K_X51_Y33_N0, M9K_X51_Y34_N0, M9K_X37_Y33_N0, M9K_X37_Y34_N0, M9K_X37_Y40_N0, M9K_X51_Y40_N0
+--------------------------------------------------------------------------------+

Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |testbench3|altsyncram:testvectors_rtl_0|altsyncram_6i71:auto_generated|ALTSYNCRAM                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000011110000111100001111000011111111111111111111111111111111111100000000000000000000000000000000000000000000000011110000111100001111000011110000) (-1703607420) (-252645136) (-150-150-15-10)    ;(000011110000111100001111000011111111000011110000111100001111000000000000000000000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)   ;(111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000111111111111111111111111111111110000) (-20) (-16) (-10)   ;(000011110000111100001111000011111111000011110000111100001111000000000000000100000000000000000000000000000000111111111111111111111111111111110000) (1335326816) (2147483632) (7FFFFFF0)   ;(000011110000111100001111000011110000000000000000000000000000000000000000000100000000000000000000000000000000000011110000111100001111000011110000) (-368280584) (1894838512) (70F0F0F0)   ;(000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(000000000000000000000000000000001111111111111111111111111111111100000000001100000000000000000000000000000000111111111111111111111111111111110000) (-20) (-16) (-10)   ;(000000000000000000000000000000001111111111111111111111111111111100000000001100000000000000000000000000000000111111111111111111111111111111110000) (-20) (-16) (-10)   ;
;8;(000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)    ;(000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000111111111111111111111111111111110000) (1335326816) (2147483632) (7FFFFFF0)   ;(111111111111111111111111111111111111111111111111111111111111111100000000001000000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(000000000000000000000000000000001111111111111111111111111111111100000000001000000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(000000000000000000000000000000000000000000000000000000000000111100000001100000000000000000000000000000000000000000000000000000000000000111100000) (740) (480) (1E0)   ;(000000000000000000000000000000000000000000000000000000000000111100000000100000000000000000000000000000000000000000000000000000000000000011110000) (-1335326476) (-2147483408) (-7-15-15-15-15-15-10)   ;(000000000000000000000000000000000000000000000000000000000000111100000001100100000000000000000000000000000000000000000000000000000000000001110000) (-1335326676) (-2147483536) (-7-15-15-15-15-15-90)   ;(000000000000000000000000000000000000000000000000000000000000111100000000100100000000000000000000000000000000000000000000000000000000000011110000) (360) (240) (F0)   ;
;16;(000000000000000000000000000000000000000000000000000000000000100100000010101000000000000000000000000000000000000000000000000000000000000000100000) (-1335326796) (-2147483616) (-7-15-15-15-15-15-140)    ;(000000000000000000000000000000001111111111111111111111111111011100000010101000000000000000000000000000000000111111111111111111111111111111010000) (-60) (-48) (-30)   ;(000000000000000000000000000000000000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000000011110000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)   ;(000000000000000000000000000011110000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)   ;(111111111111111111111111111111111111111111111111111111111111101100000000110000000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(111111111111111111111111111111111111111111111111111111111111011000000000110000000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)   ;(100000000000000000000000000011110000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;
;24;(000000000000000000000000000011111000000000000000000000000000111100000000110000000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)    ;(000000000000000000000000000011110000000000000000000000000000111100000000110100000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;(000000000000000000000000000000000000000000000000000000000000000100000000110100000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;(000000000000000000000000000000010000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000000000010000000000000000000000000000000100000000010000000000000000000000000000000000000000000000000000000000000000100000) (-1335326796) (-2147483616) (-7-15-15-15-15-15-140)   ;(000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;
;32;(000000000000000000000000000000011111111111111111111111111111101100000000010000000000000000000000000000000000111111111111111111111111111111000000) (1335326756) (2147483584) (7FFFFFC0)    ;(100000000000000000000000000000001111111111111111111111111111111100000000010000000000000000000000000000000000011111111111111111111111111111110000) (1335326816) (2147483632) (7FFFFFF0)   ;(011111111111111111111111111111110000000000000000000000000000000100000000010000000000000000000000000000000000100000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000100000000000000000000000000000000100000000010100000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000001) (1) (1) (01)   ;(000000000000000000000000000000000000000000000000000000000000000100000000010100000000000000000000000000000000111111111111111111111111111111110000) (1335326816) (2147483632) (7FFFFFF0)   ;(011111111111111111111111111111110000000000000000000000000000000100000000010100000000000000000000000000000000011111111111111111111111111111100000) (1335326796) (2147483616) (7FFFFFE0)   ;(011111111111111111111111111111110000000000000000000000000000000100000000010100000000000000000000000000000000011111111111111111111111111111100000) (1335326796) (2147483616) (7FFFFFE0)   ;
;40;(000000000000000000000000000000010000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)    ;(000010000000000000000000000000000000000000000000000000000010000000000000011000000000000000000000000000000001000000000000000000000000000000000001) (-1335326833) (-2147483647) (-7-15-15-15-15-15-15-15)   ;(000000000000111101000010010000000000000000001111010000100100000000000000011000000000000000000000000011101000110101001010010100010000000000000000) (2036334592) (-900661248) (-3-5-10-150000)   ;(000000000000000000000000000000011111111111111111111111111111111100000000011011111111111111111111111111111111111111111111111111111111111111110000) (1335326816) (2147483632) (7FFFFFF0)   ;(111111111111111111111111111111111111111111111111111111111111111100000000011000000000000000000000000000000000000000000000000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000000000010000000000000000000000000000000100000000011100000000000000000000000000000000000000000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;(111100000000000000000000000000010000000000000000000000000000000100000000011100000000000000000000000000000000111100000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;(000000000000000000000000000000011111000000000000000000000000000100000000011100000000000000000000000000000000111100000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)   ;
;48;(111100000000000000000000000000011111000000000000000000000000000100000000011111100001000000000000000000000001111000000000000000000000000000010000) (-1335326816) (-2147483632) (-7-15-15-15-15-15-150)    ;(000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;




+--------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                 ;
+--------------------------------------------------------------------------------+
Statistic           : Simple Multipliers (9-bit)
Number Used         : 0
Available per Block : 2
Maximum Available   : 532

Statistic           : Simple Multipliers (18-bit)
Number Used         : 8
Available per Block : 1
Maximum Available   : 266

Statistic           : Embedded Multiplier Blocks
Number Used         : 8
Available per Block : --
Maximum Available   : 266

Statistic           : Embedded Multiplier 9-bit elements
Number Used         : 16
Available per Block : 2
Maximum Available   : 532

Statistic           : Signed Embedded Multipliers
Number Used         : 1
Available per Block : --
Maximum Available   : --

Statistic           : Unsigned Embedded Multipliers
Number Used         : 5
Available per Block : --
Maximum Available   : --

Statistic           : Mixed Sign Embedded Multipliers
Number Used         : 2
Available per Block : --
Maximum Available   : --

Statistic           : Variable Sign Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Dedicated Input Shift Register Chains
Number Used         : 0
Available per Block : --
Maximum Available   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; DSP Block Details                                                              ;
+--------------------------------------------------------------------------------+
Name                           : alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out4
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X44_Y36_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult3
Mode                           :  
Location                       : DSPMULT_X44_Y36_N0
Sign Representation            : Unsigned
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out6
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X44_Y34_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult5
Mode                           :  
Location                       : DSPMULT_X44_Y34_N0
Sign Representation            : Unsigned
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|w513w[0]
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X44_Y37_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X44_Y37_N0
Sign Representation            : Unsigned
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_out4
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X71_Y35_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult3
Mode                           :  
Location                       : DSPMULT_X71_Y35_N0
Sign Representation            : Mixed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_out6
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X71_Y34_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult5
Mode                           :  
Location                       : DSPMULT_X71_Y34_N0
Sign Representation            : Mixed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|w569w[0]
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X71_Y37_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X71_Y37_N0
Sign Representation            : Unsigned
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X71_Y33_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7
Mode                           :  
Location                       : DSPMULT_X71_Y33_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out8
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X44_Y35_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    alu:dut|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult7
Mode                           :  
Location                       : DSPMULT_X44_Y35_N0
Sign Representation            : Unsigned
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  
+--------------------------------------------------------------------------------+



+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 4,393 / 342,891 ( 1 % ) ;
; C16 interconnects          ; 23 / 10,120 ( < 1 % )   ;
; C4 interconnects           ; 2,327 / 209,544 ( 1 % ) ;
; Direct links               ; 762 / 342,891 ( < 1 % ) ;
; Global clocks              ; 3 / 20 ( 15 % )         ;
; Local interconnects        ; 2,906 / 119,088 ( 2 % ) ;
; R24 interconnects          ; 97 / 9,963 ( < 1 % )    ;
; R4 interconnects           ; 3,862 / 289,782 ( 1 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.05) ; Number of LABs  (Total = 333) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 3                             ;
; 3                                           ; 5                             ;
; 4                                           ; 12                            ;
; 5                                           ; 5                             ;
; 6                                           ; 7                             ;
; 7                                           ; 12                            ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 4                             ;
; 13                                          ; 2                             ;
; 14                                          ; 0                             ;
; 15                                          ; 10                            ;
; 16                                          ; 233                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.47) ; Number of LABs  (Total = 333) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 120                           ;
; 1 Clock                            ; 162                           ;
; 1 Clock enable                     ; 103                           ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 94                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.36) ; Number of LABs  (Total = 333) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 16                            ;
; 2                                            ; 8                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 10                            ;
; 9                                            ; 7                             ;
; 10                                           ; 4                             ;
; 11                                           ; 5                             ;
; 12                                           ; 6                             ;
; 13                                           ; 2                             ;
; 14                                           ; 4                             ;
; 15                                           ; 6                             ;
; 16                                           ; 43                            ;
; 17                                           ; 3                             ;
; 18                                           ; 3                             ;
; 19                                           ; 3                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 6                             ;
; 24                                           ; 9                             ;
; 25                                           ; 16                            ;
; 26                                           ; 30                            ;
; 27                                           ; 34                            ;
; 28                                           ; 31                            ;
; 29                                           ; 26                            ;
; 30                                           ; 9                             ;
; 31                                           ; 7                             ;
; 32                                           ; 18                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.44) ; Number of LABs  (Total = 333) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 58                            ;
; 2                                               ; 47                            ;
; 3                                               ; 35                            ;
; 4                                               ; 59                            ;
; 5                                               ; 8                             ;
; 6                                               ; 15                            ;
; 7                                               ; 18                            ;
; 8                                               ; 5                             ;
; 9                                               ; 17                            ;
; 10                                              ; 31                            ;
; 11                                              ; 5                             ;
; 12                                              ; 1                             ;
; 13                                              ; 6                             ;
; 14                                              ; 2                             ;
; 15                                              ; 9                             ;
; 16                                              ; 12                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.44) ; Number of LABs  (Total = 333) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 39                            ;
; 3                                            ; 7                             ;
; 4                                            ; 31                            ;
; 5                                            ; 37                            ;
; 6                                            ; 0                             ;
; 7                                            ; 5                             ;
; 8                                            ; 27                            ;
; 9                                            ; 18                            ;
; 10                                           ; 9                             ;
; 11                                           ; 32                            ;
; 12                                           ; 14                            ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 22                            ;
; 16                                           ; 10                            ;
; 17                                           ; 4                             ;
; 18                                           ; 6                             ;
; 19                                           ; 1                             ;
; 20                                           ; 14                            ;
; 21                                           ; 7                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 9                             ;
; 33                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------+
; I/O Rules Details                                                              ;
+--------------------------------------------------------------------------------+
Status            : Pass
ID                : IO_000001
Category          : Capacity Checks
Rule Description  : Number of pins in an I/O bank should not exceed the number of locations available.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000002
Category          : Capacity Checks
Rule Description  : Number of clocks in an I/O bank should not exceed the number of clocks available.
Severity          : Critical
Information       : No Global Signal assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000003
Category          : Capacity Checks
Rule Description  : Number of pins in a Vrefgroup should not exceed the number of locations available.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000004
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should support the requested VCCIO.
Severity          : Critical
Information       : No IOBANK_VCCIO assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000005
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VREF values.
Severity          : Critical
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000006
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VCCIO values.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000007
Category          : Valid Location Checks
Rule Description  : Checks for unavailable locations.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000008
Category          : Valid Location Checks
Rule Description  : Checks for reserved locations.
Severity          : Critical
Information       : No reserved LogicLock region found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000009
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O standard.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000010
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O direction.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000011
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000012
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000013
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000014
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000015
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000018
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000019
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000020
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000021
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000022
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000023
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the Open Drain value.
Severity          : Critical
Information       : No open drain assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000024
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O direction should support the On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000026
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Current Strength should not be used at the same time.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000027
Category          : I/O Properties Checks for One I/O
Rule Description  : Weak Pull Up and Bus Hold should not be used at the same time.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000045
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000046
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000047
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Slew Rate should not be used at the same time.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000033
Category          : Electromigration Checks
Rule Description  : Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000034
Category          : SI Related Distance Checks
Rule Description  : Single-ended outputs should be 5 LAB row(s) away from a differential I/O.
Severity          : High
Information       : No Differential I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000042
Category          : SI Related SSO Limit Checks
Rule Description  : No more than 20 outputs are allowed in a VREF group when VREF is being read from.
Severity          : High
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : OCT rules are checked but not reported.
Severity          : None
Information       : ----
Area              : On Chip Termination
Extra Information : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Rules Matrix                                                               ;
+--------------------------------------------------------------------------------+
Pin/Rules : Total Pass
IO_000001 : 19
IO_000002 : 0
IO_000003 : 19
IO_000004 : 0
IO_000005 : 0
IO_000006 : 23
IO_000007 : 19
IO_000008 : 0
IO_000009 : 23
IO_000010 : 23
IO_000011 : 0
IO_000012 : 18
IO_000013 : 0
IO_000014 : 0
IO_000015 : 1
IO_000018 : 0
IO_000019 : 18
IO_000020 : 1
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 18
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 23
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Unchecked
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Inapplicable
IO_000001 : 4
IO_000002 : 23
IO_000003 : 4
IO_000004 : 23
IO_000005 : 23
IO_000006 : 0
IO_000007 : 4
IO_000008 : 23
IO_000009 : 0
IO_000010 : 0
IO_000011 : 23
IO_000012 : 5
IO_000013 : 23
IO_000014 : 23
IO_000015 : 22
IO_000018 : 23
IO_000019 : 5
IO_000020 : 22
IO_000021 : 23
IO_000022 : 23
IO_000023 : 23
IO_000024 : 5
IO_000026 : 23
IO_000027 : 23
IO_000045 : 23
IO_000046 : 23
IO_000047 : 23
IO_000033 : 0
IO_000034 : 23
IO_000042 : 23

Pin/Rules : Total Fail
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : LEDR[0]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[1]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[2]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[3]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[4]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[5]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[6]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[7]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[8]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[9]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[10]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[11]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[12]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[13]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[14]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[15]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[16]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : LEDR[17]
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : CLOCK_50
IO_000001 : Pass
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : altera_reserved_tms
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : altera_reserved_tck
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : altera_reserved_tdi
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : altera_reserved_tdo
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Oct 20 16:21:16 2016
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Critical Warning (332012): Synopsys Design Constraints File file not found: 'the_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)


