INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.srcs/sources_1/new/tb_LDPC_Encoder_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LDPC_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
