#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56edad0ce450 .scope module, "dram_controller" "dram_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "M2_AXI4_AWID";
    .port_info 3 /INPUT 32 "M2_AXI4_AWADDR";
    .port_info 4 /INPUT 8 "M2_AXI4_AWLEN";
    .port_info 5 /INPUT 3 "M2_AXI4_AWSIZE";
    .port_info 6 /INPUT 2 "M2_AXI4_AWBURST";
    .port_info 7 /INPUT 1 "M2_AXI4_AWVALID";
    .port_info 8 /OUTPUT 1 "M2_AXI4_AWREADY";
    .port_info 9 /INPUT 32 "M2_AXI4_WDATA";
    .port_info 10 /INPUT 4 "M2_AXI4_WSTRB";
    .port_info 11 /INPUT 1 "M2_AXI4_WLAST";
    .port_info 12 /INPUT 1 "M2_AXI4_WVALID";
    .port_info 13 /OUTPUT 1 "M2_AXI4_WREADY";
    .port_info 14 /OUTPUT 4 "M2_AXI4_BID";
    .port_info 15 /OUTPUT 2 "M2_AXI4_BRESP";
    .port_info 16 /OUTPUT 1 "M2_AXI4_BVALID";
    .port_info 17 /INPUT 1 "M2_AXI4_BREADY";
    .port_info 18 /INPUT 4 "M2_AXI4_ARID";
    .port_info 19 /INPUT 32 "M2_AXI4_ARADDR";
    .port_info 20 /INPUT 8 "M2_AXI4_ARLEN";
    .port_info 21 /INPUT 3 "M2_AXI4_ARSIZE";
    .port_info 22 /INPUT 2 "M2_AXI4_ARBURST";
    .port_info 23 /INPUT 1 "M2_AXI4_ARVALID";
    .port_info 24 /OUTPUT 1 "M2_AXI4_ARREADY";
    .port_info 25 /OUTPUT 4 "M2_AXI4_RID";
    .port_info 26 /OUTPUT 32 "M2_AXI4_RDATA";
    .port_info 27 /OUTPUT 2 "M2_AXI4_RRESP";
    .port_info 28 /OUTPUT 1 "M2_AXI4_RLAST";
    .port_info 29 /OUTPUT 1 "M2_AXI4_RVALID";
    .port_info 30 /INPUT 1 "M2_AXI4_RREADY";
    .port_info 31 /OUTPUT 1 "dram_ck";
    .port_info 32 /OUTPUT 1 "dram_cs";
    .port_info 33 /OUTPUT 1 "dram_we";
    .port_info 34 /OUTPUT 1 "dram_ras";
    .port_info 35 /OUTPUT 1 "dram_cas";
    .port_info 36 /OUTPUT 14 "dram_addr";
    .port_info 37 /OUTPUT 3 "dram_ba";
    .port_info 38 /INOUT 32 "dram_dq";
    .port_info 39 /OUTPUT 4 "dram_dm";
    .port_info 40 /OUTPUT 1 "dram_dqs";
P_0x56edad0ce5e0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x56edad0ce620 .param/l "AXI4_ID_WIDTH" 0 2 2, +C4<00000000000000000000000000000100>;
P_0x56edad0ce660 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x56edad0ce6a0 .param/l "IDLE" 1 2 77, C4<000>;
P_0x56edad0ce6e0 .param/l "RADDR_PHASE" 1 2 81, C4<100>;
P_0x56edad0ce720 .param/l "RDATA_PHASE" 1 2 82, C4<101>;
P_0x56edad0ce760 .param/l "WDATA_PHASE" 1 2 78, C4<001>;
P_0x56edad0ce7a0 .param/l "WRESP_PHASE" 1 2 80, C4<011>;
P_0x56edad0ce7e0 .param/l "WWAIT" 1 2 79, C4<010>;
o0x74db5437d018 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56edad0c68e0_0 .net "M2_AXI4_ARADDR", 31 0, o0x74db5437d018;  0 drivers
o0x74db5437d048 .functor BUFZ 2, c4<zz>; HiZ drive
v0x56edad10ac00_0 .net "M2_AXI4_ARBURST", 1 0, o0x74db5437d048;  0 drivers
o0x74db5437d078 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x56edad10ace0_0 .net "M2_AXI4_ARID", 3 0, o0x74db5437d078;  0 drivers
o0x74db5437d0a8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x56edad10add0_0 .net "M2_AXI4_ARLEN", 7 0, o0x74db5437d0a8;  0 drivers
v0x56edad10aeb0_0 .net "M2_AXI4_ARREADY", 0 0, L_0x56edad10e2e0;  1 drivers
o0x74db5437d108 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x56edad10af70_0 .net "M2_AXI4_ARSIZE", 2 0, o0x74db5437d108;  0 drivers
o0x74db5437d138 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10b050_0 .net "M2_AXI4_ARVALID", 0 0, o0x74db5437d138;  0 drivers
o0x74db5437d168 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56edad10b110_0 .net "M2_AXI4_AWADDR", 31 0, o0x74db5437d168;  0 drivers
o0x74db5437d198 .functor BUFZ 2, c4<zz>; HiZ drive
v0x56edad10b1f0_0 .net "M2_AXI4_AWBURST", 1 0, o0x74db5437d198;  0 drivers
o0x74db5437d1c8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x56edad10b2d0_0 .net "M2_AXI4_AWID", 3 0, o0x74db5437d1c8;  0 drivers
o0x74db5437d1f8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x56edad10b3b0_0 .net "M2_AXI4_AWLEN", 7 0, o0x74db5437d1f8;  0 drivers
v0x56edad10b490_0 .var "M2_AXI4_AWREADY", 0 0;
o0x74db5437d258 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x56edad10b550_0 .net "M2_AXI4_AWSIZE", 2 0, o0x74db5437d258;  0 drivers
o0x74db5437d288 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10b630_0 .net "M2_AXI4_AWVALID", 0 0, o0x74db5437d288;  0 drivers
v0x56edad10b6f0_0 .var "M2_AXI4_BID", 3 0;
o0x74db5437d2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10b7d0_0 .net "M2_AXI4_BREADY", 0 0, o0x74db5437d2e8;  0 drivers
v0x56edad10b890_0 .var "M2_AXI4_BRESP", 1 0;
v0x56edad10ba80_0 .var "M2_AXI4_BVALID", 0 0;
v0x56edad10bb40_0 .var "M2_AXI4_RDATA", 31 0;
v0x56edad10bc20_0 .var "M2_AXI4_RID", 3 0;
v0x56edad10bd00_0 .var "M2_AXI4_RLAST", 0 0;
o0x74db5437d408 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10bdc0_0 .net "M2_AXI4_RREADY", 0 0, o0x74db5437d408;  0 drivers
v0x56edad10be80_0 .var "M2_AXI4_RRESP", 1 0;
v0x56edad10bf60_0 .var "M2_AXI4_RVALID", 0 0;
o0x74db5437d498 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56edad10c020_0 .net "M2_AXI4_WDATA", 31 0, o0x74db5437d498;  0 drivers
o0x74db5437d4c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10c100_0 .net "M2_AXI4_WLAST", 0 0, o0x74db5437d4c8;  0 drivers
v0x56edad10c1c0_0 .var "M2_AXI4_WREADY", 0 0;
o0x74db5437d528 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x56edad10c280_0 .net "M2_AXI4_WSTRB", 3 0, o0x74db5437d528;  0 drivers
o0x74db5437d558 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10c360_0 .net "M2_AXI4_WVALID", 0 0, o0x74db5437d558;  0 drivers
L_0x74db54334018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56edad10c420_0 .net/2u *"_ivl_0", 2 0, L_0x74db54334018;  1 drivers
o0x74db5437d5b8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56edad10c500_0 name=_ivl_4
o0x74db5437d5e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10c5e0_0 .net "clk", 0 0, o0x74db5437d5e8;  0 drivers
v0x56edad10c6a0_0 .var "dram_addr", 13 0;
v0x56edad10c990_0 .var "dram_ba", 2 0;
v0x56edad10ca70_0 .var "dram_cas", 0 0;
v0x56edad10cb30_0 .var "dram_ck", 0 0;
v0x56edad10cbf0_0 .var "dram_cs", 0 0;
v0x56edad10ccb0_0 .var "dram_data_oe", 0 0;
v0x56edad10cd70_0 .var "dram_data_out", 31 0;
v0x56edad10ce50_0 .var "dram_dm", 3 0;
v0x56edad10cf30_0 .net "dram_dq", 31 0, L_0x56edad10e3e0;  1 drivers
v0x56edad10d010_0 .var "dram_dqs", 0 0;
v0x56edad10d0d0_0 .var "dram_ras", 0 0;
v0x56edad10d190_0 .var "dram_we", 0 0;
v0x56edad10d250_0 .var "executed_status", 0 0;
v0x56edad10d310_0 .var "read_addr", 31 0;
v0x56edad10d3f0_0 .var "read_count", 7 0;
v0x56edad10d4d0_0 .var "read_data_valid", 0 0;
v0x56edad10d590_0 .var "read_id", 3 0;
v0x56edad10d670_0 .var "read_len", 7 0;
o0x74db5437d978 .functor BUFZ 1, c4<z>; HiZ drive
v0x56edad10d750_0 .net "rst_n", 0 0, o0x74db5437d978;  0 drivers
v0x56edad10d810_0 .var "state", 2 0;
v0x56edad10d8f0_0 .var "write_addr", 31 0;
v0x56edad10d9d0_0 .var "write_count", 7 0;
v0x56edad10dab0_0 .var "write_id", 3 0;
v0x56edad10db90_0 .var "write_len", 7 0;
E_0x56edad0ddde0/0 .event negedge, v0x56edad10d750_0;
E_0x56edad0ddde0/1 .event posedge, v0x56edad10c5e0_0;
E_0x56edad0ddde0 .event/or E_0x56edad0ddde0/0, E_0x56edad0ddde0/1;
L_0x56edad10e2e0 .cmp/eq 3, v0x56edad10d810_0, L_0x74db54334018;
L_0x56edad10e3e0 .functor MUXZ 32, o0x74db5437d5b8, v0x56edad10cd70_0, v0x56edad10ccb0_0, C4<>;
    .scope S_0x56edad0ce450;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56edad10d250_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x56edad0ce450;
T_1 ;
    %wait E_0x56edad0ddde0;
    %load/vec4 v0x56edad10d750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10cb30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10c1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56edad10b890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56edad10d9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10ca70_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x56edad10c6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10bf60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56edad10be80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10bd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56edad10d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d4d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56edad10cb30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d250_0, 0;
T_1.2 ;
    %load/vec4 v0x56edad10cb30_0;
    %inv;
    %assign/vec4 v0x56edad10cb30_0, 0;
    %load/vec4 v0x56edad10d810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10bf60_0, 0;
    %load/vec4 v0x56edad10b630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v0x56edad10b490_0;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x56edad10b2d0_0;
    %assign/vec4 v0x56edad10dab0_0, 0;
    %load/vec4 v0x56edad10b110_0;
    %assign/vec4 v0x56edad10d8f0_0, 0;
    %load/vec4 v0x56edad10b3b0_0;
    %assign/vec4 v0x56edad10db90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56edad10d9d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10b490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10c1c0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x56edad10b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x56edad10ace0_0;
    %assign/vec4 v0x56edad10d590_0, 0;
    %load/vec4 v0x56edad0c68e0_0;
    %assign/vec4 v0x56edad10d310_0, 0;
    %load/vec4 v0x56edad10add0_0;
    %assign/vec4 v0x56edad10d670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56edad10d3f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x56edad10c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d250_0, 0;
    %load/vec4 v0x56edad10d8f0_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x56edad10c6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10c990_0, 0;
    %load/vec4 v0x56edad10c020_0;
    %assign/vec4 v0x56edad10cd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10ccb0_0, 0;
    %load/vec4 v0x56edad10c280_0;
    %inv;
    %assign/vec4 v0x56edad10ce50_0, 0;
    %load/vec4 v0x56edad10d9d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56edad10d9d0_0, 0;
    %load/vec4 v0x56edad10d8f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56edad10d8f0_0, 0;
    %load/vec4 v0x56edad10c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
T_1.18 ;
T_1.16 ;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x56edad10d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10c1c0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
T_1.21 ;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d190_0, 0;
    %load/vec4 v0x56edad10dab0_0;
    %assign/vec4 v0x56edad10b6f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56edad10b890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10ba80_0, 0;
    %load/vec4 v0x56edad10b7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.24, 9;
    %load/vec4 v0x56edad10ba80_0;
    %and;
T_1.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ba80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
T_1.22 ;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ca70_0, 0;
    %load/vec4 v0x56edad10d310_0;
    %parti/s 14, 2, 3;
    %assign/vec4 v0x56edad10c6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10d250_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x56edad10d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v0x56edad10d590_0;
    %assign/vec4 v0x56edad10bc20_0, 0;
    %load/vec4 v0x56edad10cf30_0;
    %assign/vec4 v0x56edad10bb40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56edad10be80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56edad10bf60_0, 0;
    %load/vec4 v0x56edad10d3f0_0;
    %load/vec4 v0x56edad10d670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56edad10bd00_0, 0;
    %load/vec4 v0x56edad10bdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.29, 9;
    %load/vec4 v0x56edad10bf60_0;
    %and;
T_1.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %load/vec4 v0x56edad10d3f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56edad10d3f0_0, 0;
    %load/vec4 v0x56edad10d310_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56edad10d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10d4d0_0, 0;
    %load/vec4 v0x56edad10bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56edad10bd00_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56edad10d810_0, 0;
T_1.31 ;
T_1.27 ;
T_1.25 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dram_controller.v";
