#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb2d2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb6d990 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0xb2b360 .functor NOT 1, L_0xbadd60, C4<0>, C4<0>, C4<0>;
L_0xb2c300 .functor XOR 4, L_0xbad800, L_0xbadae0, C4<0000>, C4<0000>;
L_0xb50a20 .functor XOR 4, L_0xb2c300, L_0xbadc20, C4<0000>, C4<0000>;
v0xb9af90_0 .net *"_ivl_10", 3 0, L_0xbadc20;  1 drivers
v0xb9b090_0 .net *"_ivl_12", 3 0, L_0xb50a20;  1 drivers
v0xb9b170_0 .net *"_ivl_2", 3 0, L_0xbad760;  1 drivers
v0xb9b230_0 .net *"_ivl_4", 3 0, L_0xbad800;  1 drivers
v0xb9b310_0 .net *"_ivl_6", 3 0, L_0xbadae0;  1 drivers
v0xb9b440_0 .net *"_ivl_8", 3 0, L_0xb2c300;  1 drivers
v0xb9b520_0 .net "aaah_dut", 0 0, v0xb9a0a0_0;  1 drivers
v0xb9b5c0_0 .net "aaah_ref", 0 0, L_0xb2b800;  1 drivers
v0xb9b660_0 .net "areset", 0 0, L_0xb2b5a0;  1 drivers
v0xb9b790_0 .net "bump_left", 0 0, v0xb993b0_0;  1 drivers
v0xb9b830_0 .net "bump_right", 0 0, v0xb99450_0;  1 drivers
v0xb9b8d0_0 .var "clk", 0 0;
v0xb9b970_0 .net "dig", 0 0, v0xb99680_0;  1 drivers
v0xb9ba10_0 .net "digging_dut", 0 0, v0xb9a6a0_0;  1 drivers
v0xb9bab0_0 .net "digging_ref", 0 0, L_0xb2be00;  1 drivers
v0xb9bb50_0 .net "ground", 0 0, v0xb99750_0;  1 drivers
v0xb9bbf0_0 .var/2u "stats1", 351 0;
v0xb9bda0_0 .var/2u "strobe", 0 0;
v0xb9be40_0 .net "tb_match", 0 0, L_0xbadd60;  1 drivers
v0xb9bee0_0 .net "tb_mismatch", 0 0, L_0xb2b360;  1 drivers
v0xb9bf80_0 .net "walk_left_dut", 0 0, v0xb9aa60_0;  1 drivers
v0xb9c020_0 .net "walk_left_ref", 0 0, L_0xbac650;  1 drivers
v0xb9c0f0_0 .net "walk_right_dut", 0 0, v0xb9ab20_0;  1 drivers
v0xb9c1c0_0 .net "walk_right_ref", 0 0, L_0xbac970;  1 drivers
v0xb9c290_0 .net "wavedrom_enable", 0 0, v0xb99960_0;  1 drivers
v0xb9c360_0 .net "wavedrom_title", 511 0, v0xb99a00_0;  1 drivers
L_0xbad760 .concat [ 1 1 1 1], L_0xb2be00, L_0xb2b800, L_0xbac970, L_0xbac650;
L_0xbad800 .concat [ 1 1 1 1], L_0xb2be00, L_0xb2b800, L_0xbac970, L_0xbac650;
L_0xbadae0 .concat [ 1 1 1 1], v0xb9a6a0_0, v0xb9a0a0_0, v0xb9ab20_0, v0xb9aa60_0;
L_0xbadc20 .concat [ 1 1 1 1], L_0xb2be00, L_0xb2b800, L_0xbac970, L_0xbac650;
L_0xbadd60 .cmp/eeq 4, L_0xbad760, L_0xb50a20;
S_0xb450d0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0xb6d990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xb45260 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0xb452a0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0xb452e0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0xb45320 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0xb45360 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0xb453a0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0xb2b800 .functor OR 1, L_0xbacc20, L_0xbacf60, C4<0>, C4<0>;
L_0xb2be00 .functor OR 1, L_0xbad280, L_0xbad4c0, C4<0>, C4<0>;
v0xb2f590_0 .net *"_ivl_0", 31 0, L_0xbac4a0;  1 drivers
L_0x7f1d7cca90f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb2f7c0_0 .net *"_ivl_11", 28 0, L_0x7f1d7cca90f0;  1 drivers
L_0x7f1d7cca9138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xb2b3d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f1d7cca9138;  1 drivers
v0xb2b610_0 .net *"_ivl_16", 31 0, L_0xbacb30;  1 drivers
L_0x7f1d7cca9180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb2b870_0 .net *"_ivl_19", 28 0, L_0x7f1d7cca9180;  1 drivers
L_0x7f1d7cca91c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xb2bf50_0 .net/2u *"_ivl_20", 31 0, L_0x7f1d7cca91c8;  1 drivers
v0xb2c410_0 .net *"_ivl_22", 0 0, L_0xbacc20;  1 drivers
v0xb96a80_0 .net *"_ivl_24", 31 0, L_0xbacda0;  1 drivers
L_0x7f1d7cca9210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb96b60_0 .net *"_ivl_27", 28 0, L_0x7f1d7cca9210;  1 drivers
L_0x7f1d7cca9258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xb96c40_0 .net/2u *"_ivl_28", 31 0, L_0x7f1d7cca9258;  1 drivers
L_0x7f1d7cca9060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb96d20_0 .net *"_ivl_3", 28 0, L_0x7f1d7cca9060;  1 drivers
v0xb96e00_0 .net *"_ivl_30", 0 0, L_0xbacf60;  1 drivers
v0xb96ec0_0 .net *"_ivl_34", 31 0, L_0xbad190;  1 drivers
L_0x7f1d7cca92a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb96fa0_0 .net *"_ivl_37", 28 0, L_0x7f1d7cca92a0;  1 drivers
L_0x7f1d7cca92e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xb97080_0 .net/2u *"_ivl_38", 31 0, L_0x7f1d7cca92e8;  1 drivers
L_0x7f1d7cca90a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb97160_0 .net/2u *"_ivl_4", 31 0, L_0x7f1d7cca90a8;  1 drivers
v0xb97240_0 .net *"_ivl_40", 0 0, L_0xbad280;  1 drivers
v0xb97300_0 .net *"_ivl_42", 31 0, L_0xbad420;  1 drivers
L_0x7f1d7cca9330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb973e0_0 .net *"_ivl_45", 28 0, L_0x7f1d7cca9330;  1 drivers
L_0x7f1d7cca9378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xb974c0_0 .net/2u *"_ivl_46", 31 0, L_0x7f1d7cca9378;  1 drivers
v0xb975a0_0 .net *"_ivl_48", 0 0, L_0xbad4c0;  1 drivers
v0xb97660_0 .net *"_ivl_8", 31 0, L_0xbac7e0;  1 drivers
v0xb97740_0 .net "aaah", 0 0, L_0xb2b800;  alias, 1 drivers
v0xb97800_0 .net "areset", 0 0, L_0xb2b5a0;  alias, 1 drivers
v0xb978c0_0 .net "bump_left", 0 0, v0xb993b0_0;  alias, 1 drivers
v0xb97980_0 .net "bump_right", 0 0, v0xb99450_0;  alias, 1 drivers
v0xb97a40_0 .net "clk", 0 0, v0xb9b8d0_0;  1 drivers
v0xb97b00_0 .net "dig", 0 0, v0xb99680_0;  alias, 1 drivers
v0xb97bc0_0 .net "digging", 0 0, L_0xb2be00;  alias, 1 drivers
v0xb97c80_0 .net "ground", 0 0, v0xb99750_0;  alias, 1 drivers
v0xb97d40_0 .var "next", 2 0;
v0xb97e20_0 .var "state", 2 0;
v0xb97f00_0 .net "walk_left", 0 0, L_0xbac650;  alias, 1 drivers
v0xb981d0_0 .net "walk_right", 0 0, L_0xbac970;  alias, 1 drivers
E_0xb406c0 .event posedge, v0xb97800_0, v0xb97a40_0;
E_0xb3f300/0 .event anyedge, v0xb97e20_0, v0xb97c80_0, v0xb97b00_0, v0xb978c0_0;
E_0xb3f300/1 .event anyedge, v0xb97980_0;
E_0xb3f300 .event/or E_0xb3f300/0, E_0xb3f300/1;
L_0xbac4a0 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca9060;
L_0xbac650 .cmp/eq 32, L_0xbac4a0, L_0x7f1d7cca90a8;
L_0xbac7e0 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca90f0;
L_0xbac970 .cmp/eq 32, L_0xbac7e0, L_0x7f1d7cca9138;
L_0xbacb30 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca9180;
L_0xbacc20 .cmp/eq 32, L_0xbacb30, L_0x7f1d7cca91c8;
L_0xbacda0 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca9210;
L_0xbacf60 .cmp/eq 32, L_0xbacda0, L_0x7f1d7cca9258;
L_0xbad190 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca92a0;
L_0xbad280 .cmp/eq 32, L_0xbad190, L_0x7f1d7cca92e8;
L_0xbad420 .concat [ 3 29 0 0], v0xb97e20_0, L_0x7f1d7cca9330;
L_0xbad4c0 .cmp/eq 32, L_0xbad420, L_0x7f1d7cca9378;
S_0xb983d0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0xb6d990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0xb2b5a0 .functor BUFZ 1, v0xb99820_0, C4<0>, C4<0>, C4<0>;
v0xb992f0_0 .net "areset", 0 0, L_0xb2b5a0;  alias, 1 drivers
v0xb993b0_0 .var "bump_left", 0 0;
v0xb99450_0 .var "bump_right", 0 0;
v0xb994f0_0 .net "clk", 0 0, v0xb9b8d0_0;  alias, 1 drivers
L_0x7f1d7cca9018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0xb99590_0 .net "d", 55 0, L_0x7f1d7cca9018;  1 drivers
v0xb99680_0 .var "dig", 0 0;
v0xb99750_0 .var "ground", 0 0;
v0xb99820_0 .var "reset", 0 0;
v0xb998c0_0 .net "tb_match", 0 0, L_0xbadd60;  alias, 1 drivers
v0xb99960_0 .var "wavedrom_enable", 0 0;
v0xb99a00_0 .var "wavedrom_title", 511 0;
E_0xb3f550/0 .event negedge, v0xb97a40_0;
E_0xb3f550/1 .event posedge, v0xb97a40_0;
E_0xb3f550 .event/or E_0xb3f550/0, E_0xb3f550/1;
S_0xb985f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0xb983d0;
 .timescale -12 -12;
v0xb98830_0 .var/2s "i", 31 0;
E_0xb1f9f0 .event posedge, v0xb97a40_0;
S_0xb98930 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0xb983d0;
 .timescale -12 -12;
v0xb98b50_0 .var/2u "arfail", 0 0;
v0xb98c30_0 .var "async", 0 0;
v0xb98cf0_0 .var/2u "datafail", 0 0;
v0xb98d90_0 .var/2u "srfail", 0 0;
E_0xb79dc0 .event negedge, v0xb97a40_0;
TD_tb.stim1.reset_test ;
    %wait E_0xb1f9f0;
    %wait E_0xb1f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb1f9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb79dc0;
    %load/vec4 v0xb998c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb98cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %wait E_0xb1f9f0;
    %load/vec4 v0xb998c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb98b50_0, 0, 1;
    %wait E_0xb1f9f0;
    %load/vec4 v0xb998c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb98d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %load/vec4 v0xb98d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb98b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb98c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb98cf0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb98c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb98e50 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0xb983d0;
 .timescale -12 -12;
v0xb99030_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb99110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0xb983d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb99ba0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0xb6d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0xb6e0f0 .param/l "DIGGING" 0 4 14, C4<11>;
P_0xb6e130 .param/l "FALLING" 0 4 14, C4<10>;
P_0xb6e170 .param/l "WALK_LEFT" 0 4 14, C4<00>;
P_0xb6e1b0 .param/l "WALK_RIGHT" 0 4 14, C4<01>;
v0xb9a0a0_0 .var "aaah", 0 0;
v0xb9a180_0 .net "areset", 0 0, L_0xb2b5a0;  alias, 1 drivers
v0xb9a290_0 .net "bump_left", 0 0, v0xb993b0_0;  alias, 1 drivers
v0xb9a380_0 .net "bump_right", 0 0, v0xb99450_0;  alias, 1 drivers
v0xb9a470_0 .net "clk", 0 0, v0xb9b8d0_0;  alias, 1 drivers
v0xb9a5b0_0 .net "dig", 0 0, v0xb99680_0;  alias, 1 drivers
v0xb9a6a0_0 .var "digging", 0 0;
v0xb9a740_0 .net "ground", 0 0, v0xb99750_0;  alias, 1 drivers
v0xb9a830_0 .var "next_state", 1 0;
v0xb9a980_0 .var "state", 1 0;
v0xb9aa60_0 .var "walk_left", 0 0;
v0xb9ab20_0 .var "walk_right", 0 0;
E_0xb7a0e0/0 .event anyedge, v0xb9a980_0, v0xb97980_0, v0xb97c80_0, v0xb97b00_0;
E_0xb7a0e0/1 .event anyedge, v0xb978c0_0;
E_0xb7a0e0 .event/or E_0xb7a0e0/0, E_0xb7a0e0/1;
S_0xb9ad80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0xb6d990;
 .timescale -12 -12;
E_0xb9af10 .event anyedge, v0xb9bda0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb9bda0_0;
    %nor/r;
    %assign/vec4 v0xb9bda0_0, 0;
    %wait E_0xb9af10;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb983d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb99680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb99750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb99450_0, 0;
    %assign/vec4 v0xb993b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb98c30_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb98930;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %wait E_0xb1f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb99820_0, 0;
    %wait E_0xb79dc0;
    %fork t_1, S_0xb985f0;
    %jmp t_0;
    .scope S_0xb985f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb98830_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xb98830_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0xb1f9f0;
    %load/vec4 v0xb99590_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0xb98830_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb99680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb99750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb99450_0, 0;
    %assign/vec4 v0xb993b0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb98830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb98830_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0xb983d0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb99110;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb3f550;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xb993b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb99450_0, 0;
    %assign/vec4 v0xb99680_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xb99750_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb99820_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb450d0;
T_5 ;
Ewait_0 .event/or E_0xb3f300, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb97e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xb97c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0xb97b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xb978c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xb97c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0xb97b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0xb97980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb97d40_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xb97c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xb97c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xb97c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xb97c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0xb97d40_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xb450d0;
T_6 ;
    %wait E_0xb406c0;
    %load/vec4 v0xb97800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb97e20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb97d40_0;
    %assign/vec4 v0xb97e20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb99ba0;
T_7 ;
    %wait E_0xb406c0;
    %load/vec4 v0xb9a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb9a980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb9aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb9a6a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xb9a830_0;
    %assign/vec4 v0xb9a980_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb99ba0;
T_8 ;
    %wait E_0xb7a0e0;
    %load/vec4 v0xb9a980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb9aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a6a0_0, 0, 1;
    %load/vec4 v0xb9a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0xb9a740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xb9a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9aa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb9ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a6a0_0, 0, 1;
    %load/vec4 v0xb9a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0xb9a740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0xb9a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
T_8.17 ;
T_8.15 ;
T_8.13 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0xb9a980_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb9aa60_0, 0, 1;
    %load/vec4 v0xb9a980_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb9ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb9a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a6a0_0, 0, 1;
    %load/vec4 v0xb9a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0xb9a980_0;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
T_8.19 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0xb9a980_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb9aa60_0, 0, 1;
    %load/vec4 v0xb9a980_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb9ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9a0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb9a6a0_0, 0, 1;
    %load/vec4 v0xb9a740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb9a830_0, 0, 2;
T_8.21 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xb6d990;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb9bda0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xb6d990;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xb9b8d0_0;
    %inv;
    %store/vec4 v0xb9b8d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xb6d990;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb994f0_0, v0xb9bee0_0, v0xb9b8d0_0, v0xb9b660_0, v0xb9b790_0, v0xb9b830_0, v0xb9bb50_0, v0xb9b970_0, v0xb9c020_0, v0xb9bf80_0, v0xb9c1c0_0, v0xb9c0f0_0, v0xb9b5c0_0, v0xb9b520_0, v0xb9bab0_0, v0xb9ba10_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xb6d990;
T_12 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xb6d990;
T_13 ;
    %wait E_0xb3f550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb9bbf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
    %load/vec4 v0xb9be40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb9bbf0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xb9c020_0;
    %load/vec4 v0xb9c020_0;
    %load/vec4 v0xb9bf80_0;
    %xor;
    %load/vec4 v0xb9c020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xb9c1c0_0;
    %load/vec4 v0xb9c1c0_0;
    %load/vec4 v0xb9c0f0_0;
    %xor;
    %load/vec4 v0xb9c1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.8 ;
    %load/vec4 v0xb9b5c0_0;
    %load/vec4 v0xb9b5c0_0;
    %load/vec4 v0xb9b520_0;
    %xor;
    %load/vec4 v0xb9b5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.14 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.12 ;
    %load/vec4 v0xb9bab0_0;
    %load/vec4 v0xb9bab0_0;
    %load/vec4 v0xb9ba10_0;
    %xor;
    %load/vec4 v0xb9bab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.18 ;
    %load/vec4 v0xb9bbf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb9bbf0_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/lemmings3/iter0/response2/top_module.sv";
