
‚
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12default:default2
XDC2default:defaultZ1-11
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
372default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
˜
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
™
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
•
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
Ž/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc2default:default28
$tutorial_i/processing_system7_0/inst2default:defaultZ20-848
«
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
Ž/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc2default:default28
$tutorial_i/processing_system7_0/inst2default:defaultZ20-847
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc2default:default20
tutorial_i/zed_hdmi_iic_0/U02default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc2default:default20
tutorial_i/zed_hdmi_iic_0/U02default:defaultZ20-847
»
$Parsing XDC File [%s] for cell '%s'
848*designutils2µ
 /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc2default:default2?
+tutorial_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
Ä
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2µ
 /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc2default:default2?
+tutorial_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2»
¦/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc2default:default2?
+tutorial_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
Ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2»
¦/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc2default:default2?
+tutorial_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
x/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc2default:default2-
tutorial_i/clk_wiz_0/inst2default:defaultZ20-848
ë
%Done setting XDC timing constraints.
35*timing2Ž
x/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc2default:default2
562default:default8@Z38-35
Þ
Deriving generated clocks
2*timing2Ž
x/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc2default:default2
562default:default8@Z38-2
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
x/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc2default:default2-
tutorial_i/clk_wiz_0/inst2default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc2default:default2-
tutorial_i/clk_wiz_0/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc2default:default2-
tutorial_i/clk_wiz_0/inst2default:defaultZ20-847
’
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
z/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc2default:default2=
)tutorial_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
›
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
z/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc2default:default2=
)tutorial_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
Ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2—
‚/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc2default:default2A
-tutorial_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2—
‚/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc2default:default2A
-tutorial_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
¥
$Parsing XDC File [%s] for cell '%s'
848*designutils2
ˆ/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc2default:default2A
-tutorial_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-848
®
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
ˆ/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc2default:default2A
-tutorial_i/zed_hdmi_display/proc_sys_reset/U02default:defaultZ20-847
³
Parsing XDC File [%s]
179*designutils2}
i/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-179
¼
Finished Parsing XDC File [%s]
178*designutils2}
i/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc2default:defaultZ20-178
š
$Parsing XDC File [%s] for cell '%s'
848*designutils2–
/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc2default:default2=
)tutorial_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-848
£
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2–
/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc2default:default2=
)tutorial_i/zed_hdmi_display/axi_vdma_0/U02default:defaultZ20-847
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2¤
/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc2default:default2F
2tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-848
º
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¤
/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc2default:default2F
2tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst2default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2œ
‡/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc2default:default2@
,tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-848
¬
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2œ
‡/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc2default:default2@
,tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
y/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc2default:default29
%tutorial_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
y/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc2default:default29
%tutorial_i/zed_hdmi_display/v_tc_0/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2œ
‡/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc2default:default2@
,tutorial_i/zed_hdmi_display/v_cresample_1/U02default:defaultZ20-848
¬
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2œ
‡/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc2default:default2@
,tutorial_i/zed_hdmi_display/v_cresample_1/U02default:defaultZ20-847
À
Parsing XDC File [%s]
179*designutils2‰
u/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6034-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc2default:defaultZ20-179
É
Finished Parsing XDC File [%s]
178*designutils2‰
u/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6034-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
ï
!Unisim Transformation Summary:
%s111*project2²
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:302default:default2
00:00:322default:default2
1413.3162default:default2
707.7932default:defaultZ17-268


End Record