Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/ECE281_Lab1_Orner/Orner_display_en_Orner_display_en_sch_tb_isim_beh.exe -prj C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/ECE281_Lab1_Orner/Orner_display_en_Orner_display_en_sch_tb_beh.prj work.Orner_display_en_Orner_display_en_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/ECE281_Lab1_Orner/Orner_display_en.vhf" into library work
Parsing VHDL file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/ECE281_Lab1_Orner/Orner_display_en_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity INV4_MXILINX_Orner_display_en [inv4_mxilinx_orner_display_en_de...]
Compiling architecture behavioral of entity Orner_display_en [orner_display_en_default]
Compiling architecture behavioral of entity orner_display_en_orner_display_e...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/ECE281_Lab1_Orner/Orner_display_en_Orner_display_en_sch_tb_isim_beh.exe
Fuse Memory Usage: 46368 KB
Fuse CPU Usage: 764 ms
