library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
-- library UNISIM;
-- use UNISIM.VComponents.all;

entity Counter is
    Port ( clk : in STD_LOGIC;
           count : out STD_LOGIC_VECTOR (3 downto 0);
           rst : in STD_LOGIC;
           en : in STD_LOGIC;
           duty : out unsigned(STD_LOGIC_VECTOR (3 downto 0)));
end Counter;

architecture Behavioral of Counter is

signal sig_count : STD_LOGIC_VECTOR (3 downto 0);

begin
process (clk)
begin
   if clk='1' and clk'event then
      if rst='1' then
         sig_count <= (others => '0');
         duty <= (others => '0');
      elsif en='1' then
         sig_count <= sig_count + 1;
      end if;
   end if;
    
end process;

count <= sig_count;
duty <= sig_count;  -- potÅ™eba upravit

end Behavioral;
