[appendix]
== Extension summary

[#rvyi_ext_name, reftext="{rvyi_ext_name}"]
=== {rvyi_ext_name}

An {cheri_base_ext_name} core imports _all_ instructions from RVI and also from
{rvyi_ext_name} which adds new instructions for CHERI functionality.

{cheri_base_ext_name} implies {rvyi_ext_name}.

.{rvyi_ext_name} instruction extension
[#{rvyi_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyi_file_name}.adoc[]
|==============================================================================

[#rvyi_mod_ext_name, reftext="{rvyi_mod_ext_name}"]
=== {rvyi_mod_ext_name}

{rvyi_mod_ext_name} is there list of instructions which are _modified_ by adding CHERI functionality.

.{rvyi_mod_ext_name} instruction extension
[#{{rvyi_mod_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyi_mod_file_name}.adoc[]
|==============================================================================

[#rvyi_sentry_ext_name, reftext="{rvyi_sentry_ext_name}"]
=== {rvyi_sentry_ext_name}

{rvyi_sentry_ext_name} adds the sentry capability type.

.{rvyi_sentry_ext_name} instruction extension
[#{rvyi_sentry_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyi_sentry_file_name}.adoc[]
|==============================================================================

[#rvyc_ext_name, reftext="{rvyc_ext_name}"]
=== {rvyc_ext_name}

An {cheri_base_ext_name} core which supports Zca should also support {rvyc_ext_name}.

{rvyc_ext_name} is incompatible with Zcf (RV32) and Zcd (RV64).

.{rvyc_ext_name} instruction extension
[#{rvyc_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyc_file_name}.adoc[]
|==============================================================================

ifdef::cheri_standalone_spec[]
<<<
//this has all been integrated into the relevant chapter
=== RV32 / {cheri_base32_ext_name} RVC load/store mapping summary

include::rv32c_mapping_table.adoc[]

<<<
=== RV64 / {cheri_base64_ext_name} RVC load/store mapping summary

include::rv64c_mapping_table.adoc[]

endif::[]

include::insns/load_16bit_cap_sprel.adoc[]
include::insns/store_16bit_cap_sprel.adoc[]

<<<

[#rvyc_mod_ext_name, reftext="{rvyc_mod_ext_name}"]
=== {rvyc_mod_ext_name}

An {cheri_base_ext_name} core which supports Zca must also support {rvyc_mod_ext_name} which _modifies_ the behavior of some instructions.

NOTE: {C_MV_CAP_LC} is renamed from `c.mv` to avoid ambiguity in disassembly.

.{rvyc_mod_ext_name} instruction extension
[#{rvyc_mod_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyc_mod_file_name}.adoc[]
|==============================================================================

include::insns/addi16sp_16bit.adoc[]
include::insns/addi4spn_16bit.adoc[]
include::insns/cmv_16bit.adoc[]
include::insns/jr_16bit.adoc[]
include::insns/jal_16bit.adoc[]
include::insns/jalr_16bit.adoc[]

<<<

[#rvyalrsc_ext_name, reftext="{rvyalrsc_ext_name}"]
=== {rvyalrsc_ext_name}

Specifying {cheri_base_ext_name} and Zalrsc gives {rvyalrsc_ext_name} functionality, which adds atomic capability load and store instructions.

.{rvyalrsc_ext_name} instruction extension
[#{rvyalrsc_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyalrsc_file_name}.adoc[]
|==============================================================================

include::insns/load_res_cap_32bit.adoc[]
include::insns/store_cond_cap_32bit.adoc[]

[#rvyaamo_ext_name, reftext="{rvyaamo_ext_name}"]
=== {rvyaamo_ext_name}

Specifying {cheri_base_ext_name} and Zaamo gives {rvyaamo_ext_name} functionality, which adds atomic capability swap.

.{rvyaamo_ext_name} instruction extension
[#{rvyaamo_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyaamo_file_name}.adoc[]
|==============================================================================

include::insns/amoswap_32bit_cap.adoc[]

<<<

[#rvyh_ext_name, reftext="{rvyh_ext_name}"]
=== {rvyh_ext_name}

Specifying {cheri_base_ext_name} and "H" gives {rvyh_ext_name} functionality, which adds virtualized capability load and store instructions.

While HLVX.* only requires execute permission in the PTE, the authorizing CHERI capability must grant <<r_perm>>.

.{rvyh_ext_name} instruction extension
[#{rvyh_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyh_file_name}.adoc[]
|==============================================================================

include::insns/hypv-virt-load-cap.adoc[]
include::insns/hypv-virt-store-cap.adoc[]

<<<

[#rvyba_ext_name, reftext="{rvyba_ext_name}"]
=== {rvyba_ext_name}

Specifying {cheri_base_ext_name} and Zba gives {rvyba_ext_name} functionality, which adds more instructions.

.{rvyba_ext_name} instruction extension
[#{rvyba_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyba_file_name}.adoc[]
|==============================================================================

NOTE: There is no {cheri_base_ext_name} equivalent for `add.uw` as only having the integer version is sufficient.

[#rvycbom_ext_name, reftext="{rvycbom_ext_name}"]
=== {rvycbom_ext_name}

Specifying {cheri_base_ext_name} and Zicbom gives {rvycbom_ext_name} functionality, which extends the checking.

.{rvycbom_ext_name} instruction extension
[#{rvycbom_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvycbom_file_name}.adoc[]
|==============================================================================

include::insns/cbo.clean.adoc[]
include::insns/cbo.flush.adoc[]
include::insns/cbo.inval.adoc[]

<<<

[#rvycboz_ext_name, reftext="{rvycboz_ext_name}"]
=== {rvycboz_ext_name}

Specifying {cheri_base_ext_name} and Zicboz gives {rvycboz_ext_name} functionality, which extends the checking.

.{rvycboz_ext_name} instruction extension
[#{rvycboz_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvycboz_file_name}.adoc[]
|==============================================================================

include::insns/cbo.zero.adoc[]

<<<

[#rvycbop_ext_name, reftext="{rvycbop_ext_name}"]
=== {rvycbop_ext_name}

Specifying {cheri_base_ext_name} and Zicbop gives {rvycbop_ext_name} functionality, which extends the checking.

.{rvycbop_ext_name} instruction extension
[#{rvycbop_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvycbop_file_name}.adoc[]
|==============================================================================

include::insns/prefetch.i.adoc[]
include::insns/prefetch.r.adoc[]
include::insns/prefetch.w.adoc[]

<<<

[#rvyi_default_ext_name, reftext="{rvyi_default_ext_name}"]
=== {rvyi_default_ext_name}

An {cheri_base_ext_name} core which supports {rvyi_default_ext_name} adds the instructions in <<{rvyi_default_file_name}>>.

.{rvyi_default_ext_name} instruction extension
[#{rvyi_default_file_name}]
[width="100%",options=header,cols="3,1,1,1,4"]
|==============================================================================
include::generated/{rvyi_default_file_name}.adoc[]
|==============================================================================

include::insns/scmode_32bit.adoc[]

include::insns/gcmode_32bit.adoc[]

include::insns/modesw_32bit.adoc[]

<<<

=== {cheri_base_ext_name} Privileged and Debug ISA

#these need moving#

include::insns/mret_sret.adoc[]
include::insns/dret.adoc[]

<<<

[appendix]
[#clen_csr_summary]
== Capability Width CSR Summary

.CSRs aliased and extended to capability width
[#aliased_CSRs]
[width="100%",options=header,cols="1,1,1"]
|==============================================================================
include::generated/csr_aliases_table_body.adoc[]
|==============================================================================

.Action taken on writing to extended CSRs
[#extended_CSR_writing]
[width="100%",options=header,cols="1,2,2"]
|==============================================================================
include::generated/csr_alias_action_table_body.adoc[]
|==============================================================================

^*^ The vector range check is to ensure that vectored entry to the handler is within bounds of the capability written to `__x__tvec`.
  The check on writing must include the lowest (0 offset) and highest possible offset (e.g., 64 * MXLEN bits where HICAUSE=16).

XLEN bits of extended YLEN-wide CSRs are written when executing
<<CSRRWI_CHERI>>, <<CSRRC_CHERI>>, <<CSRRS_CHERI>>, <<CSRRCI_CHERI>> or <<CSRRSI_CHERI>> regardless of the
CHERI execution mode. When using <<CSRRW_CHERI>>, YLEN bits are written when the
CHERI execution mode is {cheri_cap_mode_name} and XLEN bits are written when
the mode is {cheri_int_mode_name}; therefore, writing XLEN bits with <<CSRRW_CHERI>>
is only possible when {cheri_default_ext_name} is implemented.

.Action taken on writing to YLEN-wide CSRs
[#new_cap_CSR_writing]
[width="100%",options=header,cols="1,2,2"]
|==============================================================================
include::generated/new_csr_write_action_table_body.adoc[]
|==============================================================================

XLEN bits of YLEN-wide CSRs added in {cheri_default_ext_name} are
written when executing <<CSRRWI_CHERI>>, <<CSRRC_CHERI>>, <<CSRRS_CHERI>>, <<CSRRCI_CHERI>> or
<<CSRRSI_CHERI>> regardless of the CHERI execution mode. YLEN bits are always written
when using <<CSRRW_CHERI>> regardless of the CHERI execution mode.

NOTE: Implementations which allow misa.C to be writable need to legalize `__x__epc`
 on _reading_ if the misa.C value has changed since the value was written as this
 can cause the read value of bit [1] to change state.

.YLEN-wide CSRs storing code pointers or data pointers
[#CSR_exevectors]
[width="100%",options=header,cols="1,1,1,1"]
|==============================================================================
include::generated/csr_exevectors_table_body.adoc[]
|==============================================================================

Some CSRs store code pointers or data pointers as shown in xref:CSR_exevectors[xrefstyle=short].
These are WARL CSRs that do not need to store full 64-bit addresses on RV64, and so need not be capable
of holding all possible invalid addresses. Prior to writing an invalid address to these CSRs,
the address must be converted to another invalid address that the CSR is capable of holding.
CSRs that store fewer address bits are also subject to the invalid address
check in <<section_invalid_addr_conv>> on writing.

xref:all_capability_CSRs[xrefstyle=short] shows all YLEN-wide CSRs.

.All YLEN-wide CSRs.
[#all_capability_CSRs]
[width="100%",options=header,cols="2,1,1,2,2,4"]
|==============================================================================
include::generated/csr_permission_table_body.adoc[]
|==============================================================================
