INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/MouseTransmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseTransmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/MouseReceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseReceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/MouseMasterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseMasterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/MouseTransceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MouseTransceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/imports/Downloads/seg7decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/Mouse_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mouse_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sources_1/new/seg7_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/trans_tb.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/receiver_tb.v:86]
WARNING: [VRFC 10-1581] illegal format specifier   for display [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/receiver_tb.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/imports/Mouse_Interface/Mouse_Interface.srcs/sim_1/new/MasterSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MasterSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_tb
WARNING: [VRFC 10-1581] illegal format specifier   for display [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/rom_tb.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/ram_tb.v:58]
WARNING: [VRFC 10-1581] illegal format specifier   for display [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/ram_tb.v:53]
WARNING: [VRFC 10-1581] illegal format specifier   for display [/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/ram_tb.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.srcs/sim_1/new/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tommyj/AMD_FPGA/Mouse_Interface_2015/Mouse_Interface_2015.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
