Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: lab5_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab5_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\ipcore_dir\singenerator.v" into library work
Parsing module <singenerator>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\sineMaker.v" into library work
Parsing module <sineMaker>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\lab5_top_module.v" into library work
Parsing module <lab5_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab5_top_module>.
WARNING:HDLCompiler:413 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\lab5_top_module.v" Line 44: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:1016 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\sineMaker.v" Line 67: Port phase_out is not connected to this instance

Elaborating module <sineMaker>.
WARNING:HDLCompiler:872 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\sineMaker.v" Line 49: Using initial value of daccmd since it is never assigned

Elaborating module <singenerator>.

Elaborating module <da2dac>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab5_top_module>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\lab5_top_module.v".
        periodClockValue = 25000000
        ENDVAL = 41
    Found 32-bit register for signal <currentVal>.
    Found 1-bit register for signal <dacDINA>.
    Found 32-bit adder for signal <currentVal[31]_GND_1_o_add_32_OUT> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lab5_top_module> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <sineMaker>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\sineMaker.v".
        clock25mhz = 2
        clock50mhz = 1
INFO:Xst:3210 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\sineMaker.v" line 67: Output port <phase_out> of the instance <M2> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <comState>.
    Found 12-bit register for signal <digitalData>.
    Found 1-bit register for signal <dacdav>.
    Found finite state machine <FSM_0> for signal <comState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <sineMaker> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab5\lab5\da2dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found 64x6-bit Read Only RAM for signal <dacstate[5]_PWR_5_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <da2dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Registers                                            : 15
 1-bit register                                        : 9
 12-bit register                                       : 1
 32-bit register                                       : 4
 6-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/singenerator.ngc>.
Loading core <singenerator> for timing and area information for instance <M2>.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <da2dac>.
INFO:Xst:3231 - The small RAM <Mram_dacstate[5]_PWR_5_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dacstate[5]_GND_5_o_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <da2dac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <T1/FSM_0> on signal <comState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <lab5_top_module> ...

Optimizing unit <sineMaker> ...

Optimizing unit <da2dac> ...
WARNING:Xst:1293 - FF/Latch <currentVal_31> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_30> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_29> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_28> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_27> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_26> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_25> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_24> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_23> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_22> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_21> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_20> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_19> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_6> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_7> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_8> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_9> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_10> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_11> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_12> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_13> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_14> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_15> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_16> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_17> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <currentVal_18> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_18> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_19> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_20> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_21> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_22> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_23> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_24> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_25> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_26> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_27> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_28> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_29> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_30> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_31> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_1> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_2> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_3> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_0> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_1> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_2> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_3> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_4> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_5> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_6> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_7> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_8> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_9> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_10> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_11> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_12> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_13> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_14> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_15> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_16> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M1/clkq_17> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_22> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_23> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_24> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_25> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_26> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_27> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_28> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_29> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_30> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_31> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_31> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_30> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_29> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_28> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_27> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_26> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tpClock/clkq_25> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_4> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_5> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_6> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_7> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_8> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_9> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_10> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_11> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_12> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_13> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_14> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_15> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_16> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_17> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_18> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_19> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_20> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T1/M0/clkq_21> has a constant value of 0 in block <lab5_top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <T1/comState_FSM_FFd1> in Unit <lab5_top_module> is equivalent to the following FF/Latch, which will be removed : <T1/dacdav> 
INFO:Xst:2261 - The FF/Latch <tpClock/clkq_0> in Unit <lab5_top_module> is equivalent to the following 2 FFs/Latches, which will be removed : <T1/M0/clkq_0> <T1/M1/sclclk> 
INFO:Xst:2261 - The FF/Latch <tpClock/clkq_1> in Unit <lab5_top_module> is equivalent to the following FF/Latch, which will be removed : <T1/M0/sclclk> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5_top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab5_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 438
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 56
#      LUT2                        : 83
#      LUT3                        : 15
#      LUT4                        : 13
#      LUT5                        : 9
#      LUT6                        : 31
#      MUXCY                       : 109
#      MUXF7                       : 10
#      VCC                         : 2
#      XORCY                       : 102
# FlipFlops/Latches                : 220
#      FD                          : 147
#      FDE                         : 65
#      FDR                         : 1
#      FDRE                        : 5
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 74
#      RAM128X1D                   : 74
# Shift Registers                  : 49
#      SRLC16E                     : 49
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             219  out of  54576     0%  
 Number of Slice LUTs:                  557  out of  27288     2%  
    Number used as Logic:               212  out of  27288     0%  
    Number used as Memory:              345  out of   6408     5%  
       Number used as RAM:              296
       Number used as SRL:               49

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    635
   Number with an unused Flip Flop:     416  out of    635    65%  
   Number with an unused LUT:            78  out of    635    12%  
   Number of fully used LUT-FF pairs:   141  out of    635    22%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    218     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 41    |
tpClock/sclclk                     | NONE(currentVal_0)     | 6     |
tpClock/clkq_0                     | NONE(T1/M3/dacsck)     | 10    |
tpClock/clkq_1                     | BUFG                   | 286   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.472ns (Maximum Frequency: 182.750MHz)
   Minimum input arrival time before clock: 3.320ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'tpClock/sclclk'
  Clock period: 3.402ns (frequency: 293.966MHz)
  Total number of paths / destination ports: 65 / 6
-------------------------------------------------------------------------
Delay:               3.402ns (Levels of Logic = 5)
  Source:            currentVal_0 (FF)
  Destination:       currentVal_3 (FF)
  Source Clock:      tpClock/sclclk rising
  Destination Clock: tpClock/sclclk rising

  Data Path: currentVal_0 to currentVal_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.447   0.650  currentVal_0 (currentVal_0)
     INV:I->O              1   0.206   0.000  Madd_currentVal[31]_GND_1_o_add_32_OUT_lut<0>_INV_0 (Madd_currentVal[31]_GND_1_o_add_32_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_currentVal[31]_GND_1_o_add_32_OUT_cy<0> (Madd_currentVal[31]_GND_1_o_add_32_OUT_cy<0>)
     XORCY:CI->O           2   0.180   0.617  Madd_currentVal[31]_GND_1_o_add_32_OUT_xor<1> (currentVal[31]_GND_1_o_add_32_OUT<1>)
     LUT2:I1->O            2   0.205   0.617  currentVal[31]_GND_1_o_equal_34_o<31>_SW0 (N5)
     LUT6:I5->O            1   0.205   0.000  Mmux_currentVal[31]_GND_1_o_mux_34_OUT281 (currentVal[31]_GND_1_o_mux_34_OUT<5>)
     FDRE:D                    0.102          currentVal_5
    ----------------------------------------
    Total                      3.402ns (1.517ns logic, 1.885ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.472ns (frequency: 182.750MHz)
  Total number of paths / destination ports: 14264 / 41
-------------------------------------------------------------------------
Delay:               5.472ns (Levels of Logic = 29)
  Source:            tpClock/clkq_0 (FF)
  Destination:       tpClock/sclclk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: tpClock/clkq_0 to tpClock/sclclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  tpClock/clkq_0 (tpClock/clkq_0)
     INV:I->O              1   0.206   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22> (tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22>)
     XORCY:CI->O           2   0.180   0.961  tpClock/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<23> (tpClock/clkq[31]_GND_2_o_add_1_OUT<23>)
     LUT5:I0->O            1   0.203   0.000  tpClock/Mcompar_n0001_lut<3> (tpClock/Mcompar_n0001_lut<3>)
     MUXCY:S->O            1   0.172   0.000  tpClock/Mcompar_n0001_cy<3> (tpClock/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  tpClock/Mcompar_n0001_cy<4> (tpClock/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          26   0.258   1.206  tpClock/Mcompar_n0001_cy<5> (tpClock/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          tpClock/sclclk
    ----------------------------------------
    Total                      5.472ns (2.397ns logic, 3.075ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tpClock/clkq_0'
  Clock period: 3.847ns (frequency: 259.933MHz)
  Total number of paths / destination ports: 90 / 14
-------------------------------------------------------------------------
Delay:               3.847ns (Levels of Logic = 3)
  Source:            T1/M3/dacstate_2 (FF)
  Destination:       T1/M3/dacout (FF)
  Source Clock:      tpClock/clkq_0 rising
  Destination Clock: tpClock/clkq_0 rising

  Data Path: T1/M3/dacstate_2 to T1/M3/dacout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.684  T1/M3/dacstate_2 (T1/M3/dacstate_2)
     LUT2:I1->O            9   0.205   1.194  T1/M3/Mmux_dacstate[5]_GND_5_o_mux_2_OUT31 (T1/M3/dacstate[5]_GND_5_o_mux_2_OUT<2>)
     LUT6:I0->O            1   0.203   0.808  T1/M3/Mmux__n0207_71 (T1/M3/Mmux__n0207_71)
     LUT6:I3->O            1   0.205   0.000  T1/M3/dacstate[5]_GND_5_o_mux_2_OUT<4>1 (T1/M3/_n0207)
     FDE:D                     0.102          T1/M3/dacout
    ----------------------------------------
    Total                      3.847ns (1.162ns logic, 2.685ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tpClock/clkq_1'
  Clock period: 2.754ns (frequency: 363.042MHz)
  Total number of paths / destination ports: 1845 / 720
-------------------------------------------------------------------------
Delay:               2.754ns (Levels of Logic = 2)
  Source:            T1/M2/blk0000012a (FF)
  Destination:       T1/M2/blk0000011d (FF)
  Source Clock:      tpClock/clkq_1 rising
  Destination Clock: tpClock/clkq_1 rising

  Data Path: T1/M2/blk0000012a to T1/M2/blk0000011d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.218  blk0000012a (sig00000111)
     LUT6:I4->O            1   0.203   0.580  blk000000b6 (sig0000006a)
     LUT3:I2->O            1   0.205   0.000  blk0000017d (sig0000012a)
     FD:D                      0.102          blk0000011d
    ----------------------------------------
    Total                      2.754ns (0.957ns logic, 1.797ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tpClock/sclclk'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              3.320ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       currentVal_0 (FF)
  Destination Clock: tpClock/sclclk rising

  Data Path: SW<1> to currentVal_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  SW_1_IBUF (SW_1_IBUF)
     LUT2:I0->O            6   0.203   0.744  GND_1_o_GND_1_o_AND_27_o1 (GND_1_o_GND_1_o_AND_27_o)
     FDSE:S                    0.430          currentVal_0
    ----------------------------------------
    Total                      3.320ns (1.855ns logic, 1.465ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tpClock/sclclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            currentVal_5 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      tpClock/sclclk rising

  Data Path: currentVal_5 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.650  currentVal_5 (currentVal_5)
     OBUF:I->O                 2.571          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tpClock/clkq_0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            T1/M3/dacsck (FF)
  Destination:       dacCLK (PAD)
  Source Clock:      tpClock/clkq_0 rising

  Data Path: T1/M3/dacsck to dacCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  T1/M3/dacsck (T1/M3/dacsck)
     OBUF:I->O                 2.571          dacCLK_OBUF (dacCLK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dacDINA (FF)
  Destination:       dacDINA (PAD)
  Source Clock:      CLK rising

  Data Path: dacDINA to dacDINA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  dacDINA (dacDINA_OBUF)
     OBUF:I->O                 2.571          dacDINA_OBUF (dacDINA)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.472|         |         |         |
tpClock/clkq_0 |    1.765|         |         |         |
tpClock/clkq_1 |    1.913|         |         |         |
tpClock/sclclk |    2.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tpClock/clkq_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.420|         |         |         |
tpClock/clkq_0 |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tpClock/clkq_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tpClock/clkq_1 |    2.754|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tpClock/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tpClock/sclclk |    3.402|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.67 secs
 
--> 

Total memory usage is 248724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :    6 (   0 filtered)

