DRM_ERROR,FUNC_0
DRM_INFO,FUNC_1
RADEON_BUF_SWAP_32BIT,VAR_0
RADEON_CP_CSQ_CNTL,VAR_1
RADEON_CP_CSQ_MODE,VAR_2
RADEON_CP_PACKET2,VAR_3
RADEON_CP_RB_BASE,VAR_4
RADEON_CP_RB_CNTL,VAR_5
RADEON_CP_RB_RPTR,VAR_6
RADEON_CP_RB_RPTR_WR,VAR_7
RADEON_CP_RB_WPTR,VAR_8
RADEON_CP_RB_WPTR_DELAY,VAR_9
RADEON_CSQ_PRIBM_INDBM,VAR_10
RADEON_INDIRECT1_START,VAR_11
RADEON_INDIRECT2_START,VAR_12
RADEON_MAX_FETCH,VAR_13
RADEON_RB_BLKSZ,VAR_14
RADEON_RB_BUFSZ,VAR_15
RADEON_RB_NO_UPDATE,VAR_16
RADEON_RB_RPTR_WR_ENA,VAR_17
RADEON_RING_TYPE_GFX_INDEX,VAR_18
RADEON_WB_CP_RPTR_OFFSET,VAR_19
RADEON_WB_SCRATCH_OFFSET,VAR_20
REG_SET,FUNC_2
RREG32,FUNC_3
R_00070C_CP_RB_RPTR_ADDR,VAR_21
R_000770_SCRATCH_UMSK,VAR_22
R_000774_SCRATCH_ADDR,VAR_23
S_00070C_RB_RPTR_ADDR,FUNC_4
WREG32,FUNC_5
drm_order,FUNC_6
pci_set_master,FUNC_7
r100_cp_init_microcode,FUNC_8
r100_cp_load_microcode,FUNC_9
r100_debugfs_cp_init,FUNC_10
radeon_ring_init,FUNC_11
radeon_ring_start,FUNC_12
radeon_ring_supports_scratch_reg,FUNC_13
radeon_ring_test,FUNC_14
radeon_scratch_get,FUNC_15
radeon_ttm_set_active_vram_size,FUNC_16
udelay,FUNC_17
r100_cp_init,FUNC_18
rdev,VAR_24
ring_size,VAR_25
ring,VAR_26
rb_bufsz,VAR_27
rb_blksz,VAR_28
max_fetch,VAR_29
pre_write_timer,VAR_30
pre_write_limit,VAR_31
indirect2_start,VAR_32
indirect1_start,VAR_33
tmp,VAR_34
r,VAR_35
