Analysis & Synthesis report for Sintetizator_frekvencija
Mon Sep 16 22:26:36 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: frequency_selector:a|debounce:a
 13. Parameter Settings for User Entity Instance: frequency_selector:a|debounce:b
 14. Port Connectivity Checks: "bit_manipulator:e|full_adder_23_bit:a"
 15. Port Connectivity Checks: "phase_accumulator:b|delay_23_bit:b"
 16. Port Connectivity Checks: "phase_accumulator:b|full_adder_23_bit:a"
 17. Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:h"
 18. Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:f"
 19. Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e|one_bit_full_adder:\FULL_ADD:22:OTHER_BITS:b"
 20. Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e|one_bit_full_adder:\FULL_ADD:0:FIRST_BIT:a"
 21. Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 16 22:26:36 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Sintetizator_frekvencija                        ;
; Top-level Entity Name              ; frequency_synthesizer                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 58                                              ;
;     Total combinational functions  ; 56                                              ;
;     Dedicated logic registers      ; 44                                              ;
; Total registers                    ; 44                                              ;
; Total pins                         ; 84                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+
; Option                                                                     ; Setting               ; Default Value            ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+
; Device                                                                     ; EP4CE115F29C8         ;                          ;
; Top-level entity name                                                      ; frequency_synthesizer ; Sintetizator_frekvencija ;
; Family name                                                                ; Cyclone IV E          ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                   ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                       ;
; Enable compact report table                                                ; Off                   ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                      ;
; Preserve fewer node names                                                  ; On                    ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                      ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                  ; Auto                     ;
; Safe State Machine                                                         ; Off                   ; Off                      ;
; Extract Verilog State Machines                                             ; On                    ; On                       ;
; Extract VHDL State Machines                                                ; On                    ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                       ;
; Parallel Synthesis                                                         ; On                    ; On                       ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                    ; On                       ;
; Power-Up Don't Care                                                        ; On                    ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                      ;
; Remove Duplicate Registers                                                 ; On                    ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                    ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                      ;
; Optimization Technique                                                     ; Balanced              ; Balanced                 ;
; Carry Chain Length                                                         ; 70                    ; 70                       ;
; Auto Carry Chains                                                          ; On                    ; On                       ;
; Auto Open-Drain Pins                                                       ; On                    ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                      ;
; Auto ROM Replacement                                                       ; On                    ; On                       ;
; Auto RAM Replacement                                                       ; On                    ; On                       ;
; Auto DSP Block Replacement                                                 ; On                    ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                    ; On                       ;
; Strict RAM Replacement                                                     ; Off                   ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                    ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                    ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                      ;
; Auto Resource Sharing                                                      ; Off                   ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                    ; On                       ;
; Report Parameter Settings                                                  ; On                    ; On                       ;
; Report Source Assignments                                                  ; On                    ; On                       ;
; Report Connectivity Checks                                                 ; On                    ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation       ;
; HDL message level                                                          ; Level2                ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                      ;
; Clock MUX Protection                                                       ; On                    ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                      ;
; Block Design Naming                                                        ; Auto                  ; Auto                     ;
; SDC constraint protection                                                  ; Off                   ; Off                      ;
; Synthesis Effort                                                           ; Auto                  ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                       ;
; Synthesis Seed                                                             ; 1                     ; 1                        ;
+----------------------------------------------------------------------------+-----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; sine_completer.vhd               ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/sine_completer.vhd         ;         ;
; quantiser_23_to_6_msb.vhd        ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/quantiser_23_to_6_msb.vhd  ;         ;
; phase_accumulator.vhd            ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/phase_accumulator.vhd      ;         ;
; one_bit_full_adder.vhd           ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/one_bit_full_adder.vhd     ;         ;
; noise_generator_17_bit.vhd       ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/noise_generator_17_bit.vhd ;         ;
; lookup_table.vhd                 ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/lookup_table.vhd           ;         ;
; full_adder_23_bit.vhd            ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/full_adder_23_bit.vhd      ;         ;
; frequency_synthesizer.vhd        ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/frequency_synthesizer.vhd  ;         ;
; frequency_selector.vhd           ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/frequency_selector.vhd     ;         ;
; dithering.vhd                    ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/dithering.vhd              ;         ;
; delay_23_bit.vhd                 ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/delay_23_bit.vhd           ;         ;
; delay_1_bit_i.vhd                ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/delay_1_bit_i.vhd          ;         ;
; delay_1_bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/delay_1_bit.vhd            ;         ;
; debounce.vhd                     ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/debounce.vhd               ;         ;
; bit_manipulator.vhd              ; yes             ; User VHDL File  ; C:/Users/Asus/Desktop/Sintetizator frekvencija VHDL/bit_manipulator.vhd        ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 58              ;
;                                             ;                 ;
; Total combinational functions               ; 56              ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 10              ;
;     -- 3 input functions                    ; 3               ;
;     -- <=2 input functions                  ; 43              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 20              ;
;     -- arithmetic mode                      ; 36              ;
;                                             ;                 ;
; Total registers                             ; 44              ;
;     -- Dedicated logic registers            ; 44              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 84              ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Maximum fan-out node                        ; OSC_50[0]~input ;
; Maximum fan-out                             ; 48              ;
; Total fan-out                               ; 396             ;
; Average fan-out                             ; 1.46            ;
+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                    ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------+--------------+
; |frequency_synthesizer     ; 56 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 84   ; 0            ; |frequency_synthesizer                                 ; work         ;
;    |frequency_selector:a|  ; 56 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequency_synthesizer|frequency_selector:a            ; work         ;
;       |debounce:a|         ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequency_synthesizer|frequency_selector:a|debounce:a ; work         ;
;       |debounce:b|         ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequency_synthesizer|frequency_selector:a|debounce:b ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-------------------------------------------------------------------+--------------------+
; Register name                                                     ; Reason for Removal ;
+-------------------------------------------------------------------+--------------------+
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:0:y:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:1:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:2:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:3:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:4:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:5:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:6:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:7:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:8:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:9:x:aa|s_q  ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:10:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:11:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:12:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:13:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:14:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:15:x:aa|s_q ; Lost fanout        ;
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:16:x:aa|s_q ; Lost fanout        ;
; Total Number of Removed Registers = 17                            ;                    ;
+-------------------------------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal ; Registers Removed due to This Register                            ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+
; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:0:y:aa|s_q ; Lost Fanouts       ; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:2:x:aa|s_q, ;
;                                                                  ;                    ; dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:16:x:aa|s_q ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 44    ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |frequency_synthesizer|frequency_selector:a|debounce:b|count[16] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |frequency_synthesizer|frequency_selector:a|debounce:a|count[0]  ;
; 1:1                ; 6 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |frequency_synthesizer|dithering:c|Y[17]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_selector:a|debounce:a ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
; stable_time    ; 10       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequency_selector:a|debounce:b ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
; stable_time    ; 10       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_manipulator:e|full_adder_23_bit:a"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; x1[22..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x2[22..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y1[22..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_accumulator:b|delay_23_bit:b"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_accumulator:b|full_adder_23_bit:a"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:h" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; x2[8..7]   ; Input ; Info     ; Stuck at VCC                         ;
; x2[22..15] ; Input ; Info     ; Stuck at GND                         ;
; x2[13..9]  ; Input ; Info     ; Stuck at GND                         ;
; x2[6..4]   ; Input ; Info     ; Stuck at GND                         ;
; x2[2..1]   ; Input ; Info     ; Stuck at GND                         ;
; x2[14]     ; Input ; Info     ; Stuck at VCC                         ;
; x2[3]      ; Input ; Info     ; Stuck at VCC                         ;
; x2[0]      ; Input ; Info     ; Stuck at VCC                         ;
+------------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:f" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; x1[22..11] ; Input ; Info     ; Stuck at VCC                         ;
; x1[6..4]   ; Input ; Info     ; Stuck at VCC                         ;
; x1[10..9]  ; Input ; Info     ; Stuck at GND                         ;
; x1[3..2]   ; Input ; Info     ; Stuck at GND                         ;
; x1[8]      ; Input ; Info     ; Stuck at VCC                         ;
; x1[7]      ; Input ; Info     ; Stuck at GND                         ;
; x1[1]      ; Input ; Info     ; Stuck at VCC                         ;
; x1[0]      ; Input ; Info     ; Stuck at GND                         ;
; x2[22..1]  ; Input ; Info     ; Stuck at GND                         ;
; x2[0]      ; Input ; Info     ; Stuck at VCC                         ;
+------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e|one_bit_full_adder:\FULL_ADD:22:OTHER_BITS:b" ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e|one_bit_full_adder:\FULL_ADD:0:FIRST_BIT:a" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_selector:a|full_adder_23_bit:e" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; x2[10..9]  ; Input ; Info     ; Stuck at VCC                         ;
; x2[3..2]   ; Input ; Info     ; Stuck at VCC                         ;
; x2[22..11] ; Input ; Info     ; Stuck at GND                         ;
; x2[6..4]   ; Input ; Info     ; Stuck at GND                         ;
; x2[8]      ; Input ; Info     ; Stuck at GND                         ;
; x2[7]      ; Input ; Info     ; Stuck at VCC                         ;
; x2[1]      ; Input ; Info     ; Stuck at GND                         ;
; x2[0]      ; Input ; Info     ; Stuck at VCC                         ;
+------------+-------+----------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Sep 16 22:26:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sintetizator_frekvencija -c Sintetizator_frekvencija
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sine_completer.vhd
    Info (12022): Found design unit 1: sine_completer-arch_sine_completer
    Info (12023): Found entity 1: sine_completer
Info (12021): Found 2 design units, including 1 entities, in source file quantiser_23_to_6_msb.vhd
    Info (12022): Found design unit 1: quantiser_23_to_6_msb-arch_quantiser_23_to_6_msb
    Info (12023): Found entity 1: quantiser_23_to_6_msb
Info (12021): Found 2 design units, including 1 entities, in source file phase_accumulator.vhd
    Info (12022): Found design unit 1: phase_accumulator-arch_phase_accumulator
    Info (12023): Found entity 1: phase_accumulator
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_full_adder.vhd
    Info (12022): Found design unit 1: one_bit_full_adder-arch_one_bit_full_adder
    Info (12023): Found entity 1: one_bit_full_adder
Info (12021): Found 2 design units, including 1 entities, in source file noise_generator_17_bit.vhd
    Info (12022): Found design unit 1: noise_generator_17_bit-arch_noise_generator_17_bit
    Info (12023): Found entity 1: noise_generator_17_bit
Info (12021): Found 2 design units, including 1 entities, in source file lookup_table.vhd
    Info (12022): Found design unit 1: lookup_table-arch_lookup_table
    Info (12023): Found entity 1: lookup_table
Info (12021): Found 2 design units, including 1 entities, in source file full_adder_23_bit.vhd
    Info (12022): Found design unit 1: full_adder_23_bit-arch_full_adder_23_bit
    Info (12023): Found entity 1: full_adder_23_bit
Info (12021): Found 2 design units, including 1 entities, in source file frequency_synthesizer.vhd
    Info (12022): Found design unit 1: frequency_synthesizer-arch_frequency_synthesizer
    Info (12023): Found entity 1: frequency_synthesizer
Info (12021): Found 2 design units, including 1 entities, in source file frequency_selector.vhd
    Info (12022): Found design unit 1: frequency_selector-arch_frequency_selector
    Info (12023): Found entity 1: frequency_selector
Info (12021): Found 2 design units, including 1 entities, in source file dithering.vhd
    Info (12022): Found design unit 1: dithering-arch_dithering
    Info (12023): Found entity 1: dithering
Info (12021): Found 2 design units, including 1 entities, in source file delay_23_bit.vhd
    Info (12022): Found design unit 1: delay_23_bit-arch_delay_23_bit
    Info (12023): Found entity 1: delay_23_bit
Info (12021): Found 2 design units, including 1 entities, in source file delay_1_bit_i.vhd
    Info (12022): Found design unit 1: delay_1_bit_i-arch_delay_1_bit_i
    Info (12023): Found entity 1: delay_1_bit_i
Info (12021): Found 2 design units, including 1 entities, in source file delay_1_bit.vhd
    Info (12022): Found design unit 1: delay_1_bit-arch_delay_1_bit
    Info (12023): Found entity 1: delay_1_bit
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic
    Info (12023): Found entity 1: debounce
Info (12021): Found 0 design units, including 0 entities, in source file counter.vhd
Info (12021): Found 2 design units, including 1 entities, in source file bit_manipulator.vhd
    Info (12022): Found design unit 1: bit_manipulator-arch_bit_manipulator
    Info (12023): Found entity 1: bit_manipulator
Info (12127): Elaborating entity "frequency_synthesizer" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[17..1]" at frequency_synthesizer.vhd(15)
Info (12128): Elaborating entity "frequency_selector" for hierarchy "frequency_selector:a"
Warning (10540): VHDL Signal Declaration warning at frequency_selector.vhd(59): used explicit default value for signal "s_increment" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at frequency_selector.vhd(60): used explicit default value for signal "s_initial_frequency" because signal was never assigned a value
Warning (10873): Using initial value X (don't care) for net "LEDG[8..2]" at frequency_selector.vhd(5)
Info (12128): Elaborating entity "debounce" for hierarchy "frequency_selector:a|debounce:a"
Info (12128): Elaborating entity "delay_23_bit" for hierarchy "frequency_selector:a|delay_23_bit:c"
Info (12128): Elaborating entity "delay_1_bit" for hierarchy "frequency_selector:a|delay_1_bit:d"
Info (12128): Elaborating entity "full_adder_23_bit" for hierarchy "frequency_selector:a|full_adder_23_bit:e"
Info (12128): Elaborating entity "one_bit_full_adder" for hierarchy "frequency_selector:a|full_adder_23_bit:e|one_bit_full_adder:\FULL_ADD:0:FIRST_BIT:a"
Info (12128): Elaborating entity "phase_accumulator" for hierarchy "phase_accumulator:b"
Warning (10541): VHDL Signal Declaration warning at phase_accumulator.vhd(32): used implicit default value for signal "s_Q" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at phase_accumulator.vhd(33): object "SUM" assigned a value but never read
Info (12128): Elaborating entity "dithering" for hierarchy "dithering:c"
Info (12128): Elaborating entity "noise_generator_17_bit" for hierarchy "dithering:c|noise_generator_17_bit:a"
Info (12128): Elaborating entity "delay_1_bit_i" for hierarchy "dithering:c|noise_generator_17_bit:a|delay_1_bit_i:\a:0:y:aa"
Info (12128): Elaborating entity "quantiser_23_to_6_msb" for hierarchy "quantiser_23_to_6_msb:d"
Info (12128): Elaborating entity "bit_manipulator" for hierarchy "bit_manipulator:e"
Info (12128): Elaborating entity "lookup_table" for hierarchy "lookup_table:f"
Info (12128): Elaborating entity "sine_completer" for hierarchy "sine_completer:g"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_P" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_N" and its non-tri-state driver.
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FPGA_CLK_A_N~synth"
    Warning (13010): Node "FPGA_CLK_A_P~synth"
    Warning (13010): Node "FPGA_CLK_B_P~synth"
    Warning (13010): Node "FPGA_CLK_B_N~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DA[0]" is stuck at GND
    Warning (13410): Pin "DA[1]" is stuck at GND
    Warning (13410): Pin "DA[2]" is stuck at GND
    Warning (13410): Pin "DA[3]" is stuck at GND
    Warning (13410): Pin "DA[4]" is stuck at GND
    Warning (13410): Pin "DA[5]" is stuck at GND
    Warning (13410): Pin "DA[6]" is stuck at GND
    Warning (13410): Pin "DA[7]" is stuck at GND
    Warning (13410): Pin "DA[8]" is stuck at GND
    Warning (13410): Pin "DA[9]" is stuck at GND
    Warning (13410): Pin "DA[10]" is stuck at GND
    Warning (13410): Pin "DA[11]" is stuck at GND
    Warning (13410): Pin "DA[12]" is stuck at GND
    Warning (13410): Pin "DA[13]" is stuck at GND
    Warning (13410): Pin "DB[0]" is stuck at GND
    Warning (13410): Pin "DB[1]" is stuck at GND
    Warning (13410): Pin "DB[2]" is stuck at GND
    Warning (13410): Pin "DB[3]" is stuck at GND
    Warning (13410): Pin "DB[4]" is stuck at GND
    Warning (13410): Pin "DB[5]" is stuck at GND
    Warning (13410): Pin "DB[6]" is stuck at GND
    Warning (13410): Pin "DB[7]" is stuck at GND
    Warning (13410): Pin "DB[8]" is stuck at GND
    Warning (13410): Pin "DB[9]" is stuck at GND
    Warning (13410): Pin "DB[10]" is stuck at GND
    Warning (13410): Pin "DB[11]" is stuck at GND
    Warning (13410): Pin "DB[12]" is stuck at GND
    Warning (13410): Pin "DB[13]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE2_115_dsp_design_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_dsp_design_top -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_dsp_design_top -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_dsp_design_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_dsp_design_top -section_id Top was ignored
Warning (20013): Ignored assignments for entity "main" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity main -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity main -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "OSC_50[1]"
    Warning (15610): No output dependent on input pin "OSC_50[2]"
Info (21057): Implemented 142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 58 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Mon Sep 16 22:26:36 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


