

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i7_l_j7'
================================================================
* Date:           Thu Sep  7 08:25:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i7_l_j7  |      168|      168|        26|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 29 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i7 = alloca i32 1"   --->   Operation 30 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten32"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i7"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j7"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc51.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i8 %indvar_flatten32" [bert_layer.cpp:141]   --->   Operation 37 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln141 = icmp_eq  i8 %indvar_flatten32_load, i8 144" [bert_layer.cpp:141]   --->   Operation 38 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln141_1 = add i8 %indvar_flatten32_load, i8 1" [bert_layer.cpp:141]   --->   Operation 39 'add' 'add_ln141_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc54.i, void %for.inc.i29.preheader.exitStub" [bert_layer.cpp:141]   --->   Operation 40 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j7_load = load i4 %j7" [bert_layer.cpp:142]   --->   Operation 41 'load' 'j7_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i7_load = load i4 %i7" [bert_layer.cpp:141]   --->   Operation 42 'load' 'i7_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %i7_load, i4 1" [bert_layer.cpp:141]   --->   Operation 43 'add' 'add_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln142 = icmp_eq  i4 %j7_load, i4 12" [bert_layer.cpp:142]   --->   Operation 44 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i4 0, i4 %j7_load" [bert_layer.cpp:141]   --->   Operation 45 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%select_ln141_1 = select i1 %icmp_ln142, i4 %add_ln141, i4 %i7_load" [bert_layer.cpp:141]   --->   Operation 46 'select' 'select_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i4 %select_ln141_1" [bert_layer.cpp:141]   --->   Operation 47 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast17_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln141_1, i32 2, i32 3" [bert_layer.cpp:141]   --->   Operation 48 'partselect' 'p_cast17_mid2_v' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln150 = switch i2 %trunc_ln141, void %arrayidx502.i72.case.3, i2 0, void %arrayidx502.i72.case.0, i2 1, void %arrayidx502.i72.case.1, i2 2, void %arrayidx502.i72.case.2" [bert_layer.cpp:150]   --->   Operation 49 'switch' 'switch_ln150' <Predicate = (!icmp_ln141)> <Delay = 0.95>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln142 = add i4 %select_ln141, i4 1" [bert_layer.cpp:142]   --->   Operation 50 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln142 = store i8 %add_ln141_1, i8 %indvar_flatten32" [bert_layer.cpp:142]   --->   Operation 51 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln141_1, i4 %i7" [bert_layer.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln142, i4 %j7" [bert_layer.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc51.i" [bert_layer.cpp:142]   --->   Operation 54 'br' 'br_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %select_ln141_1" [bert_layer.cpp:141]   --->   Operation 55 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln141" [bert_layer.cpp:141]   --->   Operation 56 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:141]   --->   Operation 57 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast17_mid2_v, i4 0" [bert_layer.cpp:144]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast17_mid2_v, i2 0" [bert_layer.cpp:144]   --->   Operation 59 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %tmp_23" [bert_layer.cpp:144]   --->   Operation 60 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln144 = sub i6 %tmp_s, i6 %zext_ln144" [bert_layer.cpp:144]   --->   Operation 61 'sub' 'sub_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i4 %select_ln141" [bert_layer.cpp:144]   --->   Operation 62 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln144 = add i6 %sub_ln144, i6 %zext_ln144_1" [bert_layer.cpp:144]   --->   Operation 63 'add' 'add_ln144' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i6 %add_ln144" [bert_layer.cpp:144]   --->   Operation 64 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 65 'getelementptr' 'v123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 66 'getelementptr' 'v123_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 67 'getelementptr' 'v123_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 68 'getelementptr' 'v123_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%v124_addr = getelementptr i8 %v124, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 69 'getelementptr' 'v124_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%v124_1_addr = getelementptr i8 %v124_1, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 70 'getelementptr' 'v124_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%v124_2_addr = getelementptr i8 %v124_2, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 71 'getelementptr' 'v124_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%v124_3_addr = getelementptr i8 %v124_3, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 72 'getelementptr' 'v124_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%v123_load = load i6 %v123_addr" [bert_layer.cpp:144]   --->   Operation 73 'load' 'v123_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%v123_1_load = load i6 %v123_1_addr" [bert_layer.cpp:144]   --->   Operation 74 'load' 'v123_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%v123_2_load = load i6 %v123_2_addr" [bert_layer.cpp:144]   --->   Operation 75 'load' 'v123_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%v123_3_load = load i6 %v123_3_addr" [bert_layer.cpp:144]   --->   Operation 76 'load' 'v123_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:141]   --->   Operation 77 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%v123_load = load i6 %v123_addr" [bert_layer.cpp:144]   --->   Operation 78 'load' 'v123_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%v123_1_load = load i6 %v123_1_addr" [bert_layer.cpp:144]   --->   Operation 79 'load' 'v123_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%v123_2_load = load i6 %v123_2_addr" [bert_layer.cpp:144]   --->   Operation 80 'load' 'v123_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%v123_3_load = load i6 %v123_3_addr" [bert_layer.cpp:144]   --->   Operation 81 'load' 'v123_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%v76 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v123_load, i32 %v123_1_load, i32 %v123_2_load, i32 %v123_3_load, i2 %trunc_ln141" [bert_layer.cpp:144]   --->   Operation 82 'mux' 'v76' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 83 [16/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 83 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 84 [15/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 84 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 85 [14/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 85 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 86 [13/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 86 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 87 [12/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 87 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 88 [11/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 88 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 89 [10/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 89 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 90 [9/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 90 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 91 [8/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 91 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 92 [7/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 92 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 93 [6/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 93 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 94 [5/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 94 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 95 [4/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 95 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 96 [3/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 96 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%v345_addr = getelementptr i32 %v345, i64 0, i64 %zext_ln141" [bert_layer.cpp:141]   --->   Operation 97 'getelementptr' 'v345_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [2/2] (2.32ns)   --->   "%v345_load = load i4 %v345_addr" [bert_layer.cpp:141]   --->   Operation 98 'load' 'v345_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 99 [2/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 99 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 100 [1/2] (2.32ns)   --->   "%v345_load = load i4 %v345_addr" [bert_layer.cpp:141]   --->   Operation 100 'load' 'v345_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 101 [1/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 101 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %v345_load" [bert_layer.cpp:141]   --->   Operation 102 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [4/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 103 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 104 [3/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 104 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 105 [2/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 105 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 106 [1/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 106 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.88>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %v80" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 107 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 108 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 109 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_34 = trunc i32 %data_V"   --->   Operation 110 'trunc' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 111 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 112 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 113 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 114 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 115 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 116 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.42>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_34, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 117 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 118 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 119 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 120 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 121 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_51 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 122 'shl' 'r_V_51' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 123 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 124 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_51, i32 24, i32 31"   --->   Operation 125 'partselect' 'tmp_24' <Predicate = (!isNeg)> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_24"   --->   Operation 126 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.48>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i7_l_j7_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:143]   --->   Operation 129 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [bert_layer.cpp:142]   --->   Operation 130 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (1.91ns)   --->   "%result_V_5 = sub i8 0, i8 %val"   --->   Operation 131 'sub' 'result_V_5' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_5, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 132 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_2_addr" [bert_layer.cpp:150]   --->   Operation 133 'store' 'store_ln150' <Predicate = (trunc_ln141 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 134 'br' 'br_ln150' <Predicate = (trunc_ln141 == 2)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_1_addr" [bert_layer.cpp:150]   --->   Operation 135 'store' 'store_ln150' <Predicate = (trunc_ln141 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 136 'br' 'br_ln150' <Predicate = (trunc_ln141 == 1)> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_addr" [bert_layer.cpp:150]   --->   Operation 137 'store' 'store_ln150' <Predicate = (trunc_ln141 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 138 'br' 'br_ln150' <Predicate = (trunc_ln141 == 0)> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_3_addr" [bert_layer.cpp:150]   --->   Operation 139 'store' 'store_ln150' <Predicate = (trunc_ln141 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 140 'br' 'br_ln150' <Predicate = (trunc_ln141 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j7') [11]  (0 ns)
	'load' operation ('j7_load', bert_layer.cpp:142) on local variable 'j7' [25]  (0 ns)
	'icmp' operation ('icmp_ln142', bert_layer.cpp:142) [30]  (1.3 ns)
	'select' operation ('select_ln141', bert_layer.cpp:141) [31]  (1.02 ns)
	'add' operation ('add_ln142', bert_layer.cpp:142) [101]  (1.74 ns)
	'store' operation ('store_ln142', bert_layer.cpp:142) of variable 'add_ln142', bert_layer.cpp:142 on local variable 'j7' [104]  (1.59 ns)

 <State 2>: 6.75ns
The critical path consists of the following:
	'sub' operation ('sub_ln144', bert_layer.cpp:144) [44]  (0 ns)
	'add' operation ('add_ln144', bert_layer.cpp:144) [46]  (3.49 ns)
	'getelementptr' operation ('v123_addr', bert_layer.cpp:144) [48]  (0 ns)
	'load' operation ('v123_load', bert_layer.cpp:144) on array 'v123' [58]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('v123_load', bert_layer.cpp:144) on array 'v123' [58]  (3.25 ns)
	'mux' operation ('v76', bert_layer.cpp:144) [62]  (1.83 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v78', bert_layer.cpp:146) [63]  (6.08 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v80', bert_layer.cpp:148) [64]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v80', bert_layer.cpp:148) [64]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v80', bert_layer.cpp:148) [64]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v80', bert_layer.cpp:148) [64]  (5.7 ns)

 <State 24>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [74]  (1.92 ns)
	'select' operation ('ush') [76]  (0.968 ns)

 <State 25>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [79]  (0 ns)
	'select' operation ('val') [84]  (4.42 ns)

 <State 26>: 5.49ns
The critical path consists of the following:
	'sub' operation ('result.V') [85]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [86]  (1.25 ns)
	'store' operation ('store_ln150', bert_layer.cpp:150) of variable 'result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 on array 'v124_1' [92]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
