INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
