
*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 19:29:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top bachelor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1546.047 ; gain = 0.000 ; free physical = 1799 ; free virtual = 23936
INFO: [Netlist 29-17] Analyzing 1043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_1/bachelor_vio_0_1.xdc] for cell 'bachelor_i/vio_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_1/bachelor_vio_0_1.xdc] for cell 'bachelor_i/vio_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.605 ; gain = 0.000 ; free physical = 1710 ; free virtual = 23847
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1894.543 ; gain = 436.871 ; free physical = 1706 ; free virtual = 23843
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2001.879 ; gain = 107.336 ; free physical = 1595 ; free virtual = 23732

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25ce7584d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.801 ; gain = 424.922 ; free physical = 1194 ; free virtual = 23336

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 35f9a0fa91973c7b.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.410 ; gain = 0.000 ; free physical = 851 ; free virtual = 22994
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-179950-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2806.410 ; gain = 0.000 ; free physical = 845 ; free virtual = 22988
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988
Phase 1.1 Core Generation And Design Setup | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988
Phase 1 Initialization | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fefdf3e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18a0ade67

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 845 ; free virtual = 22988
Retarget | Checksum: 18a0ade67
INFO: [Opt 31-389] Phase Retarget created 35 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Retarget, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1786b83c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 844 ; free virtual = 22987
Constant propagation | Checksum: 1786b83c0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.410 ; gain = 0.000 ; free physical = 844 ; free virtual = 22987
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2806.410 ; gain = 0.000 ; free physical = 838 ; free virtual = 22987
Phase 5 Sweep | Checksum: e20374c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2806.410 ; gain = 35.688 ; free physical = 838 ; free virtual = 22987
Sweep | Checksum: e20374c0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 1847 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: e20374c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 838 ; free virtual = 22987
BUFG optimization | Checksum: e20374c0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e20374c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 838 ; free virtual = 22987
Shift Register Optimization | Checksum: e20374c0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e20374c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 838 ; free virtual = 22987
Post Processing Netlist | Checksum: e20374c0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1453db7f5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 837 ; free virtual = 22986

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 22986
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1453db7f5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 837 ; free virtual = 22986
Phase 9 Finalization | Checksum: 1453db7f5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 837 ; free virtual = 22986
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              35  |              41  |                                            104  |
|  Constant propagation         |               0  |               0  |                                            104  |
|  Sweep                        |               0  |               6  |                                           1847  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            112  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1453db7f5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.426 ; gain = 99.703 ; free physical = 837 ; free virtual = 22986

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1453db7f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 22986

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1453db7f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 22986

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 22986
Ending Netlist Obfuscation Task | Checksum: 1453db7f5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 837 ; free virtual = 22986
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2870.426 ; gain = 975.883 ; free physical = 837 ; free virtual = 22986
INFO: [Vivado 12-24828] Executing command : report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
Command: report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 814 ; free virtual = 22960
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 814 ; free virtual = 22960
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 809 ; free virtual = 22957
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 807 ; free virtual = 22955
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 807 ; free virtual = 22955
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 803 ; free virtual = 22951
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2870.426 ; gain = 0.000 ; free physical = 803 ; free virtual = 22951
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.801 ; gain = 0.000 ; free physical = 694 ; free virtual = 22843
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13616355b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.801 ; gain = 0.000 ; free physical = 694 ; free virtual = 22843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.801 ; gain = 0.000 ; free physical = 694 ; free virtual = 22843

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1511eb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2942.809 ; gain = 32.008 ; free physical = 699 ; free virtual = 22845

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 143edb8e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 696 ; free virtual = 22848

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 143edb8e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 696 ; free virtual = 22848
Phase 1 Placer Initialization | Checksum: 143edb8e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 695 ; free virtual = 22848

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1088c64e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 684 ; free virtual = 22839

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12b525d07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 683 ; free virtual = 22838

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12b525d07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 691 ; free virtual = 22846

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 17185d80b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 699 ; free virtual = 22847

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 17185d80b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 699 ; free virtual = 22847

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 55 nets or LUTs. Breaked 0 LUT, combined 55 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 710 ; free virtual = 22857

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             55  |                    55  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             55  |                    55  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e161a2b2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 709 ; free virtual = 22856
Phase 2.5 Global Place Phase2 | Checksum: 19fac2b62

Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 705 ; free virtual = 22853
Phase 2 Global Placement | Checksum: 19fac2b62

Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 705 ; free virtual = 22853

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 156731d82

Time (s): cpu = 00:00:46 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 706 ; free virtual = 22854

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e388cf62

Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 711 ; free virtual = 22859

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ababb778

Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 711 ; free virtual = 22859

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22a5eaf3f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 719 ; free virtual = 22866

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ac51cdf7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22864

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: da7ac9ef

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 716 ; free virtual = 22863

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1595df234

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 716 ; free virtual = 22863
Phase 3 Detail Placement | Checksum: 1595df234

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 715 ; free virtual = 22863

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 165d9b59d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.359 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12a2a31f3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 717 ; free virtual = 22865
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ce68735d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 717 ; free virtual = 22865
Phase 4.1.1.1 BUFG Insertion | Checksum: 165d9b59d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.359. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 188f726a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865
Phase 4.1 Post Commit Optimization | Checksum: 188f726a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 188f726a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 188f726a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865
Phase 4.3 Placer Reporting | Checksum: 188f726a5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 717 ; free virtual = 22865

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 717 ; free virtual = 22865
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f5de96b0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 718 ; free virtual = 22865
Ending Placer Task | Checksum: 12c2860ce

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.852 ; gain = 103.051 ; free physical = 718 ; free virtual = 22865
81 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:15 . Memory (MB): peak = 3013.852 ; gain = 143.426 ; free physical = 717 ; free virtual = 22865
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bachelor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 723 ; free virtual = 22871
INFO: [Vivado 12-24828] Executing command : report_io -file bachelor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 723 ; free virtual = 22871
INFO: [Vivado 12-24828] Executing command : report_utilization -file bachelor_wrapper_utilization_placed.rpt -pb bachelor_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 720 ; free virtual = 22868
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 708 ; free virtual = 22866
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 708 ; free virtual = 22866
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 708 ; free virtual = 22866
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 704 ; free virtual = 22862
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 704 ; free virtual = 22863
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 703 ; free virtual = 22862
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 698 ; free virtual = 22848
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 27.359 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 695 ; free virtual = 22847
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 695 ; free virtual = 22856
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 695 ; free virtual = 22856
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 695 ; free virtual = 22856
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 694 ; free virtual = 22856
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 699 ; free virtual = 22861
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3013.852 ; gain = 0.000 ; free physical = 699 ; free virtual = 22861
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 34dd9354 ConstDB: 0 ShapeSum: e1515a8a RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 1e481172 | NumContArr: 91d40646 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2356e0cf2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3026.789 ; gain = 12.938 ; free physical = 574 ; free virtual = 22730

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2356e0cf2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3026.789 ; gain = 12.938 ; free physical = 574 ; free virtual = 22730

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2356e0cf2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3026.789 ; gain = 12.938 ; free physical = 574 ; free virtual = 22730
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a61456f6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 560 ; free virtual = 22716
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.361 | TNS=0.000  | WHS=-0.202 | THS=-18.909|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8370
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8370
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 173306cd4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22704

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 173306cd4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22704

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 269f12355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 546 ; free virtual = 22701
Phase 4 Initial Routing | Checksum: 269f12355

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 546 ; free virtual = 22701

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.778 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 186535aa7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.778 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 297d3e39e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707
Phase 5 Rip-up And Reroute | Checksum: 297d3e39e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 297d3e39e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 297d3e39e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707
Phase 6 Delay and Skew Optimization | Checksum: 297d3e39e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.893 | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2072a8259

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707
Phase 7 Post Hold Fix | Checksum: 2072a8259

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.851455 %
  Global Horizontal Routing Utilization  = 1.33097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2072a8259

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2072a8259

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 550 ; free virtual = 22706

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29168edb6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 548 ; free virtual = 22704

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29168edb6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 548 ; free virtual = 22704

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.893 | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29168edb6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 548 ; free virtual = 22704
Total Elapsed time in route_design: 29.19 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bf1aba06

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 548 ; free virtual = 22704
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bf1aba06

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 548 ; free virtual = 22704

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3062.805 ; gain = 48.953 ; free physical = 551 ; free virtual = 22707
INFO: [Vivado 12-24828] Executing command : report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
Command: report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bachelor_wrapper_timing_summary_routed.rpt -pb bachelor_wrapper_timing_summary_routed.pb -rpx bachelor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bachelor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bachelor_wrapper_bus_skew_routed.rpt -pb bachelor_wrapper_bus_skew_routed.pb -rpx bachelor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bachelor_wrapper_route_status.rpt -pb bachelor_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
Command: report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bachelor_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.840 ; gain = 258.035 ; free physical = 409 ; free virtual = 22569
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 407 ; free virtual = 22568
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 398 ; free virtual = 22568
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 398 ; free virtual = 22568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 399 ; free virtual = 22569
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 397 ; free virtual = 22569
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 397 ; free virtual = 22570
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3320.840 ; gain = 0.000 ; free physical = 397 ; free virtual = 22570
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3520.773 ; gain = 199.934 ; free physical = 242 ; free virtual = 22235
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 19:31:21 2025...
