Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne04.ecn.purdue.edu, pid 6022
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb60630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb7b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb0d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb1e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb3a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9facc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fad46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fade6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fae66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9faf16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9faf96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fb016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa8b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa9d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9faa66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fab06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fab86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fac26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa5e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa1c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9fa016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f98a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f99c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f94a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f95c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f96e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f9116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7efe9f91a6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f925390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f925dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f92e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f9362e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f936d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f93f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f948240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f948c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8d1710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8da198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8dabe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8e2668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8eb0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8ebb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8f45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8fe048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8fea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f907518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f907f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8909e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f898470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f898eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8a1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8aa3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8aae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8b3898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8bd320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8bdd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8c67f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f84f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f84fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f858748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8611d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f861c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f86a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f873128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f873b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f87d5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f885080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f885ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f80e550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f80ef98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f818a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8214a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f821ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f829978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f832400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f832e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f83c8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f844358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f844da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7cd828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7d52b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7d5cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7df780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7e8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7e8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f7f06d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efea08a7080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efea08a7b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f8005c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f78a048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f78aa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7efe9f793518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f793e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79a0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79a2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79a518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79a748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79a978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79aba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f79add8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a74a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a76d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7efe9f7a7f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7efe9f759eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7efe9f762518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51975732435500 because a thread reached the max instruction count
