{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@371:388@HdlStmIf", "    .hdmi_ve_min (hdmi_ve_min_s));\n\n  // hdmi output clock\n\n  generate\n  if (PCORE_DEVICE_TYPE == XILINX_ULTRASCALE) begin\n  ODDRE1 #(.SRVAL(1'b0)) i_clk_oddr (\n    .SR (1'b0),\n    .D1 (1'b1),\n    .D2 (1'b0),\n    .C (hdmi_clk),\n    .Q (hdmi_out_clk));\n  end\n  if (PCORE_DEVICE_TYPE == ALTERA_5SERIES) begin\n  altddio_out #(.WIDTH(1)) i_clk_oddr (\n    .aclr (1'b0),\n    .aset (1'b0),\n    .sclr (1'b0),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[376, "  if (PCORE_DEVICE_TYPE == XILINX_ULTRASCALE) begin\n"], [379, "    .D1 (1'b1),\n"], [380, "    .D2 (1'b0),\n"]], "Add": [[376, "  if (DEVICE_TYPE == XILINX_ULTRASCALE) begin\n"], [380, "    .D1 (~OUT_CLK_POLARITY),\n"], [380, "    .D2 (OUT_CLK_POLARITY),\n"]]}}