Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 02:31:03 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.737    -1186.621                    126                 4477        0.057        0.000                      0                 4477        3.020        0.000                       0                  2341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -10.737    -1186.621                    126                 4477        0.057        0.000                      0                 4477        3.020        0.000                       0                  2341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          126  Failing Endpoints,  Worst Slack      -10.737ns,  Total Violation    -1186.621ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.737ns  (required time - arrival time)
  Source:                 left_rotated_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line237/left_frame_buffer/BRAM_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        19.954ns  (logic 11.331ns (56.786%)  route 8.623ns (43.214%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, estimated)     1.662     5.170    clk_100mhz_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  left_rotated_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.179 r  left_rotated_addr1/P[5]
                         net (fo=2, estimated)        0.835    10.014    left/v_pipe/P[5]
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    10.138 r  left/v_pipe/BRAM_reg_0_i_395/O
                         net (fo=1, routed)           0.000    10.138    left/v_pipe/BRAM_reg_0_i_395_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.671 r  left/v_pipe/BRAM_reg_0_i_294/CO[3]
                         net (fo=1, estimated)        0.000    10.671    left/v_pipe/BRAM_reg_0_i_294_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.788 r  left/v_pipe/BRAM_reg_0_i_290/CO[3]
                         net (fo=1, estimated)        0.000    10.788    left/v_pipe/BRAM_reg_0_i_290_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.905 r  left/v_pipe/BRAM_reg_0_i_251/CO[3]
                         net (fo=1, estimated)        0.000    10.905    left/v_pipe/BRAM_reg_0_i_251_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.220 r  left/v_pipe/BRAM_reg_0_i_250/O[3]
                         net (fo=38, estimated)       0.864    12.084    left/v_pipe/left_rotated_addr1__0[19]
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.307    12.391 r  left/v_pipe/BRAM_reg_0_i_120/O
                         net (fo=2, estimated)        0.786    13.177    left/v_pipe/BRAM_reg_0_i_120_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.573 r  left/v_pipe/BRAM_reg_0_i_327/CO[3]
                         net (fo=1, estimated)        0.000    13.573    left/v_pipe/BRAM_reg_0_i_327_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.888 r  left/v_pipe/BRAM_reg_0_i_297/O[3]
                         net (fo=3, estimated)        0.774    14.662    left/v_pipe/BRAM_reg_0_i_297_n_4
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.307    14.969 r  left/v_pipe/BRAM_reg_0_i_196/O
                         net (fo=1, estimated)        0.513    15.482    left/v_pipe/BRAM_reg_0_i_196_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.008 r  left/v_pipe/BRAM_reg_0_i_87/CO[3]
                         net (fo=1, estimated)        0.000    16.008    left/v_pipe/BRAM_reg_0_i_87_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.342 r  left/v_pipe/BRAM_reg_0_i_84/O[1]
                         net (fo=3, estimated)        0.619    16.961    left/v_pipe/BRAM_reg_0_i_84_n_6
    SLICE_X14Y9          LUT3 (Prop_lut3_I0_O)        0.303    17.264 r  left/v_pipe/BRAM_reg_0_i_45/O
                         net (fo=1, estimated)        0.323    17.587    left/v_pipe/BRAM_reg_0_i_45_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.985 r  left/v_pipe/BRAM_reg_0_i_21/CO[3]
                         net (fo=1, estimated)        0.000    17.985    left/v_pipe/BRAM_reg_0_i_21_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.319 r  left/v_pipe/BRAM_reg_0_i_19/O[1]
                         net (fo=5, estimated)        0.459    18.778    left/v_pipe/BRAM_reg_0_i_43_0[1]
    SLICE_X15Y9          LUT2 (Prop_lut2_I1_O)        0.303    19.081 r  left/v_pipe/BRAM_reg_0_i_502/O
                         net (fo=1, routed)           0.000    19.081    left/v_pipe/BRAM_reg_0_i_502_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.631 r  left/v_pipe/BRAM_reg_0_i_451/CO[3]
                         net (fo=1, estimated)        0.000    19.631    left/v_pipe/BRAM_reg_0_i_451_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.870 r  left/v_pipe/BRAM_reg_0_i_357/O[2]
                         net (fo=3, estimated)        1.225    21.095    left/v_pipe/BRAM_reg_0_i_357_n_5
    SLICE_X28Y10         LUT4 (Prop_lut4_I2_O)        0.302    21.397 r  left/v_pipe/BRAM_reg_0_i_449/O
                         net (fo=1, routed)           0.000    21.397    left/v_pipe/BRAM_reg_0_i_449_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.947 r  left/v_pipe/BRAM_reg_0_i_348/CO[3]
                         net (fo=1, estimated)        0.000    21.947    left/v_pipe/BRAM_reg_0_i_348_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.061 r  left/v_pipe/BRAM_reg_0_i_253/CO[3]
                         net (fo=1, estimated)        0.000    22.061    left/v_pipe/BRAM_reg_0_i_253_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.175 r  left/v_pipe/BRAM_reg_0_i_140/CO[3]
                         net (fo=1, estimated)        0.000    22.175    left/v_pipe/BRAM_reg_0_i_140_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  left/v_pipe/BRAM_reg_0_i_68/CO[3]
                         net (fo=1, estimated)        0.000    22.289    left/v_pipe/BRAM_reg_0_i_68_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.446 r  left/v_pipe/BRAM_reg_0_i_33/CO[1]
                         net (fo=5, estimated)        0.630    23.076    left/v_pipe/BRAM_reg_0_i_33_n_2
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.405 r  left/v_pipe/BRAM_reg_0_i_17/O
                         net (fo=10, estimated)       0.503    23.908    nolabel_line237/BRAM_reg_3
    SLICE_X35Y15         LUT5 (Prop_lut5_I1_O)        0.124    24.032 r  nolabel_line237/BRAM_reg_0_i_9/O
                         net (fo=4, estimated)        1.092    25.124    nolabel_line237/left_frame_buffer/ADDRARDADDR[5]
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line237/left_frame_buffer/BRAM_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, estimated)     1.473    14.808    nolabel_line237/left_frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line237/left_frame_buffer/BRAM_reg_1/CLKARDCLK
                         clock pessimism              0.181    14.989    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.387    nolabel_line237/left_frame_buffer/BRAM_reg_1
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -25.124    
  -------------------------------------------------------------------
                         slack                                -10.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line237/inst_ssd/left_smac_input_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.250ns (55.115%)  route 0.204ns (44.885%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, estimated)     0.564     1.630    nolabel_line237/inst_ssd/clk_100mhz_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  nolabel_line237/inst_ssd/left_smac_input_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  nolabel_line237/inst_ssd/left_smac_input_reg[0][47]/Q
                         net (fo=3, estimated)        0.204     1.974    nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]_0[47]
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.045     2.019 r  nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff[7]_i_5/O
                         net (fo=1, routed)           0.000     2.019    nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff[7]_i_5_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.083 r  nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    nolabel_line237/inst_ssd/smac_loop[0].inst/A[7]
    SLICE_X34Y4          FDRE                                         r  nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, estimated)     0.832     2.132    nolabel_line237/inst_ssd/smac_loop[0].inst/clk_100mhz_IBUF_BUFG
    SLICE_X34Y4          FDRE                                         r  nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]/C
                         clock pessimism             -0.239     1.893    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.134     2.027    nolabel_line237/inst_ssd/smac_loop[0].inst/pixel_0_diff_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y2   left/nolabel_line116/yb_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X30Y0  left/h_pipe/buffer_reg[22]_srl2___left_valid_pipe_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y0  left/h_pipe/buffer_reg[22]_srl2___left_valid_pipe_buffer_reg_r_0/CLK



