// Seed: 776940571
module module_0 (
    input wand id_0,
    input tri  id_1,
    input wand id_2
);
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    inout tri0 id_7,
    input tri id_8,
    input wor id_9,
    output tri1 id_10,
    output logic id_11
    , id_18,
    output tri0 id_12,
    input tri id_13,
    input wand id_14,
    output tri id_15,
    input wor id_16
);
  wire id_19;
  always @(posedge -1 or posedge id_6) begin : LABEL_0
    if (1)
      assert (-1'h0 || -1'h0);
      else begin : LABEL_1
        id_11 = 1;
      end
  end
  always @(id_14) begin : LABEL_2
    id_11 = -1;
  end
  module_0 modCall_1 (
      id_0,
      id_13,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
