#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
<<<<<<< HEAD
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1437041c0 .scope module, "lfsr_test" "lfsr_test" 2 4;
 .timescale -12 -12;
v0x6000027e4d80_0 .var "clk", 0 0;
v0x6000027e4e10_0 .var "reset", 0 0;
v0x6000027e4ea0_0 .var "seed", 3 0;
v0x6000027e4f30_0 .net "state", 3 0, L_0x6000024e41e0;  1 drivers
S_0x143704330 .scope module, "uut" "lfsr" 2 12, 3 4 0, S_0x1437041c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "state";
    .port_info 1 /INPUT 4 "seed";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0x6000027e4900_0 .net *"_ivl_20", 0 0, L_0x6000024e4320;  1 drivers
v0x6000027e4990_0 .net *"_ivl_24", 0 0, L_0x6000024e43c0;  1 drivers
v0x6000027e4a20_0 .net *"_ivl_28", 0 0, L_0x6000024e4460;  1 drivers
v0x6000027e4ab0_0 .net *"_ivl_33", 0 0, L_0x6000024e45a0;  1 drivers
v0x6000027e4b40_0 .net "clk", 0 0, v0x6000027e4d80_0;  1 drivers
v0x6000027e4bd0_0 .net "reset", 0 0, v0x6000027e4e10_0;  1 drivers
RS_0x1480285b0 .resolv tri, L_0x6000024e4500, v0x6000027e4ea0_0;
v0x6000027e4c60_0 .net8 "seed", 3 0, RS_0x1480285b0;  2 drivers
v0x6000027e4cf0_0 .net "state", 3 0, L_0x6000024e41e0;  alias, 1 drivers
L_0x6000024e4000 .part RS_0x1480285b0, 0, 1;
L_0x6000024e40a0 .part RS_0x1480285b0, 1, 1;
L_0x6000024e4140 .part RS_0x1480285b0, 2, 1;
L_0x6000024e41e0 .concat8 [ 1 1 1 1], v0x6000027e41b0_0, v0x6000027e43f0_0, v0x6000027e4630_0, v0x6000027e4870_0;
L_0x6000024e4280 .part RS_0x1480285b0, 3, 1;
L_0x6000024e4320 .part L_0x6000024e41e0, 3, 1;
L_0x6000024e43c0 .part L_0x6000024e41e0, 0, 1;
L_0x6000024e4460 .part L_0x6000024e41e0, 1, 1;
L_0x6000024e4500 .concat8 [ 1 1 1 1], L_0x6000024e4320, L_0x6000024e43c0, L_0x6000024e4460, L_0x6000024e45a0;
L_0x6000024e45a0 .part L_0x6000024e41e0, 2, 1;
S_0x1437044a0 .scope module, "d1" "d_flipflop" 3 10, 4 3 0, S_0x143704330;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0x6000027e4000_0 .net "clear", 0 0, v0x6000027e4e10_0;  alias, 1 drivers
v0x6000027e4090_0 .net "clk", 0 0, v0x6000027e4d80_0;  alias, 1 drivers
v0x6000027e4120_0 .net "d", 0 0, L_0x6000024e4000;  1 drivers
v0x6000027e41b0_0 .var "q", 0 0;
E_0x600001be4000/0 .event negedge, v0x6000027e4000_0;
E_0x600001be4000/1 .event posedge, v0x6000027e4090_0;
E_0x600001be4000 .event/or E_0x600001be4000/0, E_0x600001be4000/1;
S_0x143704610 .scope module, "d2" "d_flipflop" 3 11, 4 3 0, S_0x143704330;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0x6000027e4240_0 .net "clear", 0 0, v0x6000027e4e10_0;  alias, 1 drivers
v0x6000027e42d0_0 .net "clk", 0 0, v0x6000027e4d80_0;  alias, 1 drivers
v0x6000027e4360_0 .net "d", 0 0, L_0x6000024e40a0;  1 drivers
v0x6000027e43f0_0 .var "q", 0 0;
S_0x143704780 .scope module, "d3" "d_flipflop" 3 12, 4 3 0, S_0x143704330;
=======
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556d3bd8b960 .scope module, "demo_test" "demo_test" 2 4;
 .timescale -12 -12;
v0x556d3bdb70f0_0 .var "clk", 0 0;
v0x556d3bdb71b0_0 .var "load_val", 2 0;
v0x556d3bdb7270_0 .net "op", 2 0, L_0x556d3bdb75e0;  1 drivers
v0x556d3bdb7370_0 .var "rstn", 0 0;
S_0x556d3bd99cf0 .scope module, "uut" "demo" 2 11, 3 5 0, S_0x556d3bd8b960;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 3 "op";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /INPUT 3 "load_val";
v0x556d3bdb6b80_0 .net "clk", 0 0, v0x556d3bdb70f0_0;  1 drivers
v0x556d3bdb6c40_0 .var "flag", 0 0;
v0x556d3bdb6d00_0 .net "load_val", 2 0, v0x556d3bdb71b0_0;  1 drivers
v0x556d3bdb6dc0_0 .net "op", 2 0, L_0x556d3bdb75e0;  alias, 1 drivers
v0x556d3bdb6ea0_0 .var "r", 2 0;
v0x556d3bdb6fd0_0 .net "rstn", 0 0, v0x556d3bdb7370_0;  1 drivers
E_0x556d3bd60590 .event posedge, v0x556d3bd89df0_0;
L_0x556d3bdb7410 .part v0x556d3bdb6ea0_0, 0, 1;
L_0x556d3bdb7510 .part v0x556d3bdb6ea0_0, 1, 1;
L_0x556d3bdb75e0 .concat8 [ 1 1 1 0], v0x556d3bd88e50_0, v0x556d3bdb6410_0, v0x556d3bdb6a60_0;
L_0x556d3bdb76e0 .part v0x556d3bdb6ea0_0, 2, 1;
S_0x556d3bd99ed0 .scope module, "d1" "d_flipflop" 3 37, 4 3 0, S_0x556d3bd99cf0;
>>>>>>> 424916c888af1099ba76d6eef83668723706ca23
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
<<<<<<< HEAD
v0x6000027e4480_0 .net "clear", 0 0, v0x6000027e4e10_0;  alias, 1 drivers
v0x6000027e4510_0 .net "clk", 0 0, v0x6000027e4d80_0;  alias, 1 drivers
v0x6000027e45a0_0 .net "d", 0 0, L_0x6000024e4140;  1 drivers
v0x6000027e4630_0 .var "q", 0 0;
S_0x1437048f0 .scope module, "d4" "d_flipflop" 3 13, 4 3 0, S_0x143704330;
=======
v0x556d3bd89d50_0 .net "clear", 0 0, v0x556d3bdb7370_0;  alias, 1 drivers
v0x556d3bd89df0_0 .net "clk", 0 0, v0x556d3bdb70f0_0;  alias, 1 drivers
v0x556d3bd88d50_0 .net "d", 0 0, L_0x556d3bdb7410;  1 drivers
v0x556d3bd88e50_0 .var "q", 0 0;
E_0x556d3bd60330/0 .event negedge, v0x556d3bd89d50_0;
E_0x556d3bd60330/1 .event posedge, v0x556d3bd89df0_0;
E_0x556d3bd60330 .event/or E_0x556d3bd60330/0, E_0x556d3bd60330/1;
S_0x556d3bdb6000 .scope module, "d2" "d_flipflop" 3 38, 4 3 0, S_0x556d3bd99cf0;
>>>>>>> 424916c888af1099ba76d6eef83668723706ca23
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
<<<<<<< HEAD
v0x6000027e46c0_0 .net "clear", 0 0, v0x6000027e4e10_0;  alias, 1 drivers
v0x6000027e4750_0 .net "clk", 0 0, v0x6000027e4d80_0;  alias, 1 drivers
v0x6000027e47e0_0 .net "d", 0 0, L_0x6000024e4280;  1 drivers
v0x6000027e4870_0 .var "q", 0 0;
    .scope S_0x1437044a0;
T_0 ;
    %wait E_0x600001be4000;
    %load/vec4 v0x6000027e4000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027e41b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000027e4120_0;
    %assign/vec4 v0x6000027e41b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x143704610;
T_1 ;
    %wait E_0x600001be4000;
    %load/vec4 v0x6000027e4240_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027e43f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000027e4360_0;
    %assign/vec4 v0x6000027e43f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x143704780;
T_2 ;
    %wait E_0x600001be4000;
    %load/vec4 v0x6000027e4480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027e4630_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000027e45a0_0;
    %assign/vec4 v0x6000027e4630_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1437048f0;
T_3 ;
    %wait E_0x600001be4000;
    %load/vec4 v0x6000027e46c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027e4870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000027e47e0_0;
    %assign/vec4 v0x6000027e4870_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1437041c0;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1437041c0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000027e4ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027e4d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027e4e10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1437041c0;
T_5 ;
    %delay 3, 0;
    %load/vec4 v0x6000027e4d80_0;
    %nor/r;
    %store/vec4 v0x6000027e4d80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1437041c0;
T_6 ;
    %delay 90, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027e4e10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1437041c0;
T_7 ;
    %vpi_call 2 31 "$monitor", $time, " clk=%b, reset=%b,seed=%b, state=%b ", v0x6000027e4d80_0, v0x6000027e4e10_0, v0x6000027e4ea0_0, v0x6000027e4f30_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1437041c0;
=======
v0x556d3bd61ba0_0 .net "clear", 0 0, v0x556d3bdb7370_0;  alias, 1 drivers
v0x556d3bdb6270_0 .net "clk", 0 0, v0x556d3bdb70f0_0;  alias, 1 drivers
v0x556d3bdb6340_0 .net "d", 0 0, L_0x556d3bdb7510;  1 drivers
v0x556d3bdb6410_0 .var "q", 0 0;
S_0x556d3bdb6540 .scope module, "d3" "d_flipflop" 3 39, 4 3 0, S_0x556d3bd99cf0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0x556d3bdb67c0_0 .net "clear", 0 0, v0x556d3bdb7370_0;  alias, 1 drivers
v0x556d3bdb68b0_0 .net "clk", 0 0, v0x556d3bdb70f0_0;  alias, 1 drivers
v0x556d3bdb69c0_0 .net "d", 0 0, L_0x556d3bdb76e0;  1 drivers
v0x556d3bdb6a60_0 .var "q", 0 0;
    .scope S_0x556d3bd99ed0;
T_0 ;
    %wait E_0x556d3bd60330;
    %load/vec4 v0x556d3bd89d50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d3bd88e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556d3bd88d50_0;
    %assign/vec4 v0x556d3bd88e50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556d3bdb6000;
T_1 ;
    %wait E_0x556d3bd60330;
    %load/vec4 v0x556d3bd61ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d3bdb6410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556d3bdb6340_0;
    %assign/vec4 v0x556d3bdb6410_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556d3bdb6540;
T_2 ;
    %wait E_0x556d3bd60330;
    %load/vec4 v0x556d3bdb67c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556d3bdb6a60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556d3bdb69c0_0;
    %assign/vec4 v0x556d3bdb6a60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556d3bd99cf0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d3bdb6c40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x556d3bd99cf0;
T_4 ;
    %wait E_0x556d3bd60590;
    %load/vec4 v0x556d3bdb6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x556d3bdb6d00_0;
    %store/vec4 v0x556d3bdb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d3bdb6c40_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556d3bdb6d00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x556d3bdb6ea0_0, 4, 1;
    %load/vec4 v0x556d3bdb6d00_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x556d3bdb6ea0_0, 4, 1;
    %load/vec4 v0x556d3bdb6d00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x556d3bdb6ea0_0, 4, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556d3bd8b960;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556d3bd8b960 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d3bdb70f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d3bdb7370_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556d3bdb71b0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x556d3bd8b960;
T_6 ;
    %delay 2, 0;
    %load/vec4 v0x556d3bdb70f0_0;
    %nor/r;
    %store/vec4 v0x556d3bdb70f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556d3bd8b960;
T_7 ;
    %vpi_call 2 32 "$monitor", $time, " clk=%b, clear=%b load_val=%b | op=%b", v0x556d3bdb70f0_0, v0x556d3bdb7370_0, v0x556d3bdb71b0_0, v0x556d3bdb7270_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x556d3bd8b960;
>>>>>>> 424916c888af1099ba76d6eef83668723706ca23
T_8 ;
    %delay 100, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
<<<<<<< HEAD
    "lfsr_test.v";
    "./lfsr.v";
=======
    "demo_test.v";
    "./demo.v";
>>>>>>> 424916c888af1099ba76d6eef83668723706ca23
    "./d_flipflop.v";
