Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fp_divider_behav xil_defaultlib.tb_fp_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/fp_divider_top.v" Line 1. Module fp_divider_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/coeff_lut.v" Line 1. Module coeff_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/linear_eval.v" Line 1. Module linear_eval doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/normalize.v" Line 1. Module normalize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/fp_divider_top.v" Line 1. Module fp_divider_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/coeff_lut.v" Line 1. Module coeff_lut doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/linear_eval.v" Line 1. Module linear_eval doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/smage/Desktop/IIITB/Sem 2/PE/floating point divider/Divider/Divider.srcs/sources_1/new/normalize.v" Line 1. Module normalize doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.coeff_lut
Compiling module xil_defaultlib.linear_eval
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.fp_divider_top
Compiling module xil_defaultlib.tb_fp_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_divider_behav
