Analysis & Synthesis report for Penelope
Tue Oct 30 22:26:38 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. State Machine - |Penelope|IQ_state
  9. State Machine - |Penelope|CC_state
 10. State Machine - |Penelope|ADC:ADC_SPI|ADC
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: cicint:cic_I
 15. Parameter Settings for User Entity Instance: cicint:cic_Q
 16. Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator
 17. Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: ALC:ALC_Q|lpm_mult:Mult0
 20. lpm_mult Parameter Settings by Entity Instance
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 30 22:26:38 2007   ;
; Quartus II Version                 ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name                      ; Penelope                                ;
; Top-level Entity Name              ; Penelope                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 3,045                                   ;
;     Total combinational functions  ; 3,045                                   ;
;     Dedicated logic registers      ; 2,089                                   ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                              ; Penelope           ; Penelope           ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Safe State Machine                                                 ; Off                ; Off                ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Ignore Verilog initial constructs                                  ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                  ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                  ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                    ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report           ; 100                ; 100                ;
; Use smart compilation                                              ; Off                ; Off                ;
+--------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; cordic.v                         ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/cordic.v                       ;
; ALC.v                            ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/ALC.v                          ;
; ADC.v                            ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/ADC.v                          ;
; division.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/division.v                     ;
; phase_accumulator.v              ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/phase_accumulator.v            ;
; cicint.v                         ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/cicint.v                       ;
; Penelope.v                       ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.v                     ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal61.inc                    ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/aglobal61.inc       ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/lpm_divide_vfm.tdf          ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/sign_div_unsign_9nh.tdf     ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/alt_u_div_k5f.tdf           ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/add_sub_lkc.tdf             ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/add_sub_mkc.tdf             ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/61/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_dv01.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/VK6APH/Penelope V2/db/mult_dv01.tdf               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 3,045   ;
;                                             ;         ;
; Total combinational functions               ; 3045    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 306     ;
;     -- 3 input functions                    ; 1811    ;
;     -- <=2 input functions                  ; 928     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1156    ;
;     -- arithmetic mode                      ; 1889    ;
;                                             ;         ;
; Total registers                             ; 2089    ;
;     -- Dedicated logic registers            ; 2089    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 3       ;
; Embedded Multiplier 9-bit elements          ; 8       ;
; Maximum fan-out node                        ; clock~8 ;
; Maximum fan-out                             ; 1758    ;
; Total fan-out                               ; 14105   ;
; Average fan-out                             ; 2.71    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+
; |Penelope                                   ; 3045 (305)        ; 2089 (434)   ; 0           ; 8            ; 0       ; 4         ; 3    ; 0            ; |Penelope                                                                                                           ;
;    |ADC:ADC_SPI|                            ; 38 (38)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ADC:ADC_SPI                                                                                               ;
;    |ALC:ALC_I|                              ; 665 (48)          ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_I                                                                                                 ;
;       |lpm_divide:Div0|                     ; 587 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_divide:Div0                                                                                 ;
;          |lpm_divide_vfm:auto_generated|    ; 587 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                   ;
;             |sign_div_unsign_9nh:divider|   ; 587 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                       ;
;                |alt_u_div_k5f:divider|      ; 587 (587)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider ;
;       |lpm_mult:Mult0|                      ; 30 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_mult:Mult0                                                                                  ;
;          |mult_dv01:auto_generated|         ; 30 (30)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_I|lpm_mult:Mult0|mult_dv01:auto_generated                                                         ;
;    |ALC:ALC_Q|                              ; 62 (32)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_Q                                                                                                 ;
;       |lpm_mult:Mult0|                      ; 30 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_Q|lpm_mult:Mult0                                                                                  ;
;          |mult_dv01:auto_generated|         ; 30 (30)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Penelope|ALC:ALC_Q|lpm_mult:Mult0|mult_dv01:auto_generated                                                         ;
;    |cicint:cic_I|                           ; 340 (340)         ; 327 (327)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cicint:cic_I                                                                                              ;
;    |cicint:cic_Q|                           ; 319 (319)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cicint:cic_Q                                                                                              ;
;    |cordic_16:tx_cordic|                    ; 1143 (1143)       ; 784 (784)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|cordic_16:tx_cordic                                                                                       ;
;    |division:division_DDS|                  ; 141 (141)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|division:division_DDS                                                                                     ;
;    |phase_accumulator:rx_phase_accumulator| ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Penelope|phase_accumulator:rx_phase_accumulator                                                                    ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Penelope|IQ_state                                                      ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; IQ_state.001 ; IQ_state.010 ; IQ_state.011 ; IQ_state.000 ; IQ_state.100 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; IQ_state.000 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; IQ_state.011 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; IQ_state.010 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; IQ_state.001 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; IQ_state.100 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |Penelope|CC_state                    ;
+-------------+-------------+-------------+-------------+
; Name        ; CC_state.00 ; CC_state.10 ; CC_state.01 ;
+-------------+-------------+-------------+-------------+
; CC_state.00 ; 0           ; 0           ; 0           ;
; CC_state.01 ; 1           ; 0           ; 1           ;
; CC_state.10 ; 1           ; 1           ; 0           ;
+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |Penelope|ADC:ADC_SPI|ADC                 ;
+---------+---------+---------+---------+---------+---------+
; Name    ; ADC.001 ; ADC.010 ; ADC.011 ; ADC.000 ; ADC.100 ;
+---------+---------+---------+---------+---------+---------+
; ADC.000 ; 0       ; 0       ; 0       ; 0       ; 0       ;
; ADC.011 ; 0       ; 0       ; 1       ; 1       ; 0       ;
; ADC.010 ; 0       ; 1       ; 0       ; 1       ; 0       ;
; ADC.100 ; 0       ; 0       ; 0       ; 1       ; 1       ;
; ADC.001 ; 1       ; 0       ; 0       ; 1       ; 0       ;
+---------+---------+---------+---------+---------+---------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ALC_in[8]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[7]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[6]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[5]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[4]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[3]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[2]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[1]                              ; Stuck at GND due to stuck port data_in ;
; ALC_in[0]                              ; Stuck at GND due to stuck port data_in ;
; PWM1_Data_in[2]                        ; Stuck at GND due to stuck port data_in ;
; PWM1_Data_in[1]                        ; Stuck at GND due to stuck port data_in ;
; PWM1_Data_in[0]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i0[2]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i0[1]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i0[0]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q0[2]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q0[1]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q0[0]                        ; Stuck at GND due to stuck port data_in ;
; PWM1_Data_in[15]                       ; Stuck at VCC due to stuck port data_in ;
; PWM2_Data_in[15]                       ; Stuck at VCC due to stuck port data_in ;
; tx_cordic/i1[0]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q1[0]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i1[1]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q1[1]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i2[0]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q2[0]                        ; Stuck at GND due to stuck port data_in ;
; PWM1_accumulator[0]                    ; Merged with PWM1_accumulator[2]        ;
; PWM1_accumulator[1]                    ; Merged with PWM1_accumulator[2]        ;
; cic_Q/diff1[15]                        ; Merged with cic_Q/diff1[16]            ;
; cic_Q/diff2[16]                        ; Merged with cic_Q/diff2[17]            ;
; cic_Q/diff3[17]                        ; Merged with cic_Q/diff3[18]            ;
; cic_Q/diff4[18]                        ; Merged with cic_Q/diff4[19]            ;
; cic_I/diff1[15]                        ; Merged with cic_I/diff1[16]            ;
; cic_I/diff2[16]                        ; Merged with cic_I/diff2[17]            ;
; cic_I/diff3[17]                        ; Merged with cic_I/diff3[18]            ;
; cic_I/diff4[18]                        ; Merged with cic_I/diff4[19]            ;
; PWM1_accumulator[2]                    ; Stuck at GND due to stuck port data_in ;
; cic_I/cur_count[10]                    ; Merged with cic_Q/cur_count[10]        ;
; cic_I/cur_count[9]                     ; Merged with cic_Q/cur_count[9]         ;
; cic_I/cur_count[8]                     ; Merged with cic_Q/cur_count[8]         ;
; cic_I/cur_count[7]                     ; Merged with cic_Q/cur_count[7]         ;
; cic_I/cur_count[6]                     ; Merged with cic_Q/cur_count[6]         ;
; cic_I/cur_count[5]                     ; Merged with cic_Q/cur_count[5]         ;
; cic_I/cur_count[4]                     ; Merged with cic_Q/cur_count[4]         ;
; cic_I/cur_count[3]                     ; Merged with cic_Q/cur_count[3]         ;
; cic_I/cur_count[2]                     ; Merged with cic_Q/cur_count[2]         ;
; cic_I/cur_count[1]                     ; Merged with cic_Q/cur_count[1]         ;
; cic_I/cur_count[0]                     ; Merged with cic_Q/cur_count[0]         ;
; cic_I/ce_out_reg                       ; Merged with cic_Q/ce_out_reg           ;
; cic_I/cur_count[11]                    ; Merged with cic_Q/cur_count[11]        ;
; tx_cordic/i1[2]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q1[2]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/i2[1]                        ; Stuck at GND due to stuck port data_in ;
; tx_cordic/q2[1]                        ; Stuck at GND due to stuck port data_in ;
; IQ_state~7                             ; Lost fanout                            ;
; IQ_state~8                             ; Lost fanout                            ;
; ADC_SPI/ADC~8                          ; Lost fanout                            ;
; ADC_SPI/ADC~9                          ; Lost fanout                            ;
; CC_state.00                            ; Lost fanout                            ;
; Total Number of Removed Registers = 59 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2089  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 148   ;
; Number of registers using Asynchronous Clear ; 667   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 314   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Penelope|division:division_DDS|qr[92] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Penelope|ADC:ADC_SPI|bit_cnt[1]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Penelope|bits[2]                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Penelope|bit_count[2]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_I ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_Q ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_accumulator:rx_phase_accumulator ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; RESOLUTION     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 14             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALC:ALC_I|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 48         ; Untyped             ;
; LPM_WIDTHR                                     ; 48         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dv01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALC:ALC_Q|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 16         ; Untyped             ;
; LPM_WIDTHP                                     ; 48         ; Untyped             ;
; LPM_WIDTHR                                     ; 48         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dv01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 2                        ;
; Entity Instance                       ; ALC:ALC_I|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 48                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ALC:ALC_Q|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 48                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Tue Oct 30 22:25:44 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope
Info: Found 1 design units, including 1 entities, in source file cordic.v
    Info: Found entity 1: cordic_16
Info: Found 1 design units, including 1 entities, in source file ALC.v
    Info: Found entity 1: ALC
Info: Found 1 design units, including 1 entities, in source file ADC.v
    Info: Found entity 1: ADC
Info: Found 1 design units, including 1 entities, in source file division.v
    Info: Found entity 1: division
Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info: Found entity 1: phase_accumulator
Info: Found 1 design units, including 1 entities, in source file cicint.v
    Info: Found entity 1: cicint
Info: Found 1 design units, including 1 entities, in source file cordic_stage.v
    Info: Found entity 1: cordic_stage
Info: Found 1 design units, including 1 entities, in source file Penelope.v
    Info: Found entity 1: Penelope
Info: Elaborating entity "Penelope" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Penelope.v(640): object "Address" assigned a value but never read
Info: Elaborating entity "ADC" for hierarchy "ADC:ADC_SPI"
Info: Elaborating entity "division" for hierarchy "division:division_DDS"
Info: Elaborating entity "ALC" for hierarchy "ALC:ALC_I"
Warning (10230): Verilog HDL assignment warning at ALC.v(45): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALC.v(49): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "cicint" for hierarchy "cicint:cic_I"
Warning (10230): Verilog HDL assignment warning at cicint.v(182): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at cicint.v(188): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "phase_accumulator" for hierarchy "phase_accumulator:rx_phase_accumulator"
Info: Elaborating entity "cordic_16" for hierarchy "cordic_16:tx_cordic"
Info: Power-up level of register "PWM1_Data_in[15]" is not specified -- using power-up level of High to minimize register
Info: Power-up level of register "PWM2_Data_in[15]" is not specified -- using power-up level of High to minimize register
Info: Duplicate registers merged to single register
    Info: Duplicate register "PWM1_accumulator[0]" merged to single register "PWM1_accumulator[2]"
    Info: Duplicate register "PWM1_accumulator[1]" merged to single register "PWM1_accumulator[2]"
    Info: Duplicate register "cicint:cic_Q|diff1[15]" merged to single register "cicint:cic_Q|diff1[16]"
    Info: Duplicate register "cicint:cic_Q|diff2[16]" merged to single register "cicint:cic_Q|diff2[17]"
    Info: Duplicate register "cicint:cic_Q|diff3[17]" merged to single register "cicint:cic_Q|diff3[18]"
    Info: Duplicate register "cicint:cic_Q|diff4[18]" merged to single register "cicint:cic_Q|diff4[19]"
    Info: Duplicate register "cicint:cic_I|diff1[15]" merged to single register "cicint:cic_I|diff1[16]"
    Info: Duplicate register "cicint:cic_I|diff2[16]" merged to single register "cicint:cic_I|diff2[17]"
    Info: Duplicate register "cicint:cic_I|diff3[17]" merged to single register "cicint:cic_I|diff3[18]"
    Info: Duplicate register "cicint:cic_I|diff4[18]" merged to single register "cicint:cic_I|diff4[19]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "cicint:cic_I|cur_count[10]" merged to single register "cicint:cic_Q|cur_count[10]"
    Info: Duplicate register "cicint:cic_I|cur_count[9]" merged to single register "cicint:cic_Q|cur_count[9]"
    Info: Duplicate register "cicint:cic_I|cur_count[8]" merged to single register "cicint:cic_Q|cur_count[8]"
    Info: Duplicate register "cicint:cic_I|cur_count[7]" merged to single register "cicint:cic_Q|cur_count[7]"
    Info: Duplicate register "cicint:cic_I|cur_count[6]" merged to single register "cicint:cic_Q|cur_count[6]"
    Info: Duplicate register "cicint:cic_I|cur_count[5]" merged to single register "cicint:cic_Q|cur_count[5]"
    Info: Duplicate register "cicint:cic_I|cur_count[4]" merged to single register "cicint:cic_Q|cur_count[4]"
    Info: Duplicate register "cicint:cic_I|cur_count[3]" merged to single register "cicint:cic_Q|cur_count[3]"
    Info: Duplicate register "cicint:cic_I|cur_count[2]" merged to single register "cicint:cic_Q|cur_count[2]"
    Info: Duplicate register "cicint:cic_I|cur_count[1]" merged to single register "cicint:cic_Q|cur_count[1]"
    Info: Duplicate register "cicint:cic_I|cur_count[0]" merged to single register "cicint:cic_Q|cur_count[0]"
    Info: Duplicate register "cicint:cic_I|ce_out_reg" merged to single register "cicint:cic_Q|ce_out_reg"
    Info: Duplicate register "cicint:cic_I|cur_count[11]" merged to single register "cicint:cic_Q|cur_count[11]"
Info: State machine "|Penelope|IQ_state" contains 5 states
Info: State machine "|Penelope|CC_state" contains 3 states
Info: State machine "|Penelope|ADC:ADC_SPI|ADC" contains 5 states
Info: Selected Auto state machine encoding method for state machine "|Penelope|IQ_state"
Info: Encoding result for state machine "|Penelope|IQ_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "IQ_state.001"
        Info: Encoded state bit "IQ_state.010"
        Info: Encoded state bit "IQ_state.011"
        Info: Encoded state bit "IQ_state.000"
        Info: Encoded state bit "IQ_state.100"
    Info: State "|Penelope|IQ_state.000" uses code string "00000"
    Info: State "|Penelope|IQ_state.011" uses code string "00110"
    Info: State "|Penelope|IQ_state.010" uses code string "01010"
    Info: State "|Penelope|IQ_state.001" uses code string "10010"
    Info: State "|Penelope|IQ_state.100" uses code string "00011"
Info: Selected Auto state machine encoding method for state machine "|Penelope|CC_state"
Info: Encoding result for state machine "|Penelope|CC_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "CC_state.00"
        Info: Encoded state bit "CC_state.10"
        Info: Encoded state bit "CC_state.01"
    Info: State "|Penelope|CC_state.00" uses code string "000"
    Info: State "|Penelope|CC_state.01" uses code string "101"
    Info: State "|Penelope|CC_state.10" uses code string "110"
Info: Selected Auto state machine encoding method for state machine "|Penelope|ADC:ADC_SPI|ADC"
Info: Encoding result for state machine "|Penelope|ADC:ADC_SPI|ADC"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "ADC:ADC_SPI|ADC.001"
        Info: Encoded state bit "ADC:ADC_SPI|ADC.010"
        Info: Encoded state bit "ADC:ADC_SPI|ADC.011"
        Info: Encoded state bit "ADC:ADC_SPI|ADC.000"
        Info: Encoded state bit "ADC:ADC_SPI|ADC.100"
    Info: State "|Penelope|ADC:ADC_SPI|ADC.000" uses code string "00000"
    Info: State "|Penelope|ADC:ADC_SPI|ADC.011" uses code string "00110"
    Info: State "|Penelope|ADC:ADC_SPI|ADC.010" uses code string "01010"
    Info: State "|Penelope|ADC:ADC_SPI|ADC.100" uses code string "00011"
    Info: State "|Penelope|ADC:ADC_SPI|ADC.001" uses code string "10010"
Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results.
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborated megafunction instantiation "ALC:ALC_I|lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/61/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "ALC:ALC_I|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_dv01.tdf
    Info: Found entity 1: mult_dv01
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "IQ_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "IQ_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "ADC_SPI/ADC~8" lost all its fanouts during netlist optimizations.
    Info: Register "ADC_SPI/ADC~9" lost all its fanouts during netlist optimizations.
    Info: Register "CC_state.00" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info: Logic cell "ALC:ALC_I|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[0]~62"
Info: Implemented 3707 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 45 output pins
    Info: Implemented 6 bidirectional pins
    Info: Implemented 3636 logic cells
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Allocated 141 megabytes of memory during processing
    Info: Processing ended: Tue Oct 30 22:26:38 2007
    Info: Elapsed time: 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/VK6APH/Penelope V2/Penelope.map.smsg.


