
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 330.516 ; gain = 100.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_100Hz' [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/clk_100Hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_100Hz' (1#1) [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/clk_100Hz.v:23]
INFO: [Synth 8-638] synthesizing module 'main_control' [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:23]
	Parameter stay bound to: 2'b00 
	Parameter up bound to: 2'b01 
	Parameter down bound to: 2'b10 
	Parameter stop_1 bound to: 4'b0000 
	Parameter stop_2 bound to: 4'b0001 
	Parameter stop_3 bound to: 4'b0010 
	Parameter stop_4 bound to: 4'b0011 
	Parameter up_12 bound to: 4'b0100 
	Parameter up_23 bound to: 4'b0101 
	Parameter up_34 bound to: 4'b0110 
	Parameter down_43 bound to: 4'b0111 
	Parameter down_32 bound to: 4'b1000 
	Parameter down_21 bound to: 4'b1001 
	Parameter n bound to: 299 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:72]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:81]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:89]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:159]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:167]
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:274]
INFO: [Synth 8-256] done synthesizing module 'main_control' (2#1) [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:23]
INFO: [Synth 8-638] synthesizing module 'shumaguan' [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/shumaguan.v:45]
INFO: [Synth 8-256] done synthesizing module 'shumaguan' (3#1) [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/shumaguan.v:45]
INFO: [Synth 8-256] done synthesizing module 'top_module' (4#1) [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 382.219 ; gain = 152.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 382.219 ; gain = 152.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ComputerExp/elevator/elevator.srcs/constrs_1/new/yueshu.xdc]
Finished Parsing XDC File [D:/ComputerExp/elevator/elevator.srcs/constrs_1/new/yueshu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ComputerExp/elevator/elevator.srcs/constrs_1/new/yueshu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 710.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_100Hz" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'main_control'
WARNING: [Synth 8-6014] Unused sequential element nstate_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:163]
INFO: [Synth 8-5546] ROM "direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "in_floor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_floor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_floor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_floor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "now_floor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:74]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:83]
WARNING: [Synth 8-6014] Unused sequential element count2_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:91]
WARNING: [Synth 8-6014] Unused sequential element count3_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:99]
WARNING: [Synth 8-6014] Unused sequential element count4_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:109]
WARNING: [Synth 8-6014] Unused sequential element count5_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:116]
WARNING: [Synth 8-6014] Unused sequential element count6_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:123]
WARNING: [Synth 8-6014] Unused sequential element count7_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:130]
WARNING: [Synth 8-6014] Unused sequential element count8_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:137]
WARNING: [Synth 8-6014] Unused sequential element count9_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:144]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stop_1 |                       0000000001 |                             0000
                   up_12 |                       0000000010 |                             0100
                  stop_2 |                       0000000100 |                             0001
                   up_23 |                       0000001000 |                             0101
                  stop_3 |                       0000100000 |                             0010
                   up_34 |                       0001000000 |                             0110
                  stop_4 |                       0100000000 |                             0011
                 down_43 |                       1000000000 |                             0111
                 down_32 |                       0010000000 |                             1000
                 down_21 |                       0000010000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'main_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  17 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_100Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module main_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  17 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 27    
	  10 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "u1/clk_100Hz" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u2/direction" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u2/count9_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:144]
WARNING: [Synth 8-6014] Unused sequential element u2/count8_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:137]
WARNING: [Synth 8-6014] Unused sequential element u2/count7_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:130]
WARNING: [Synth 8-6014] Unused sequential element u2/count3_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:99]
WARNING: [Synth 8-6014] Unused sequential element u2/count2_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:91]
WARNING: [Synth 8-6014] Unused sequential element u2/count1_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:83]
WARNING: [Synth 8-6014] Unused sequential element u2/count_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:74]
WARNING: [Synth 8-6014] Unused sequential element u2/count6_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:123]
WARNING: [Synth 8-6014] Unused sequential element u2/count5_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:116]
WARNING: [Synth 8-6014] Unused sequential element u2/count4_reg was removed.  [D:/ComputerExp/elevator/elevator.srcs/sources_1/new/main_control.v:109]
WARNING: [Synth 8-3917] design top_module has port an driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 710.906 ; gain = 480.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    58|
|3     |LUT1   |    15|
|4     |LUT2   |     8|
|5     |LUT3   |    20|
|6     |LUT4   |    13|
|7     |LUT5   |    23|
|8     |LUT6   |    57|
|9     |FDRE   |   280|
|10    |IBUF   |    11|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   497|
|2     |  u1     |clk_100Hz    |    49|
|3     |  u2     |main_control |   419|
|4     |  u3     |shumaguan    |     6|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 729.855 ; gain = 171.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 729.855 ; gain = 499.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 732.281 ; gain = 507.113
INFO: [Common 17-1381] The checkpoint 'D:/ComputerExp/elevator/elevator.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 732.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 13:13:13 2022...
