

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_47_1_proc1'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      267|      267|  1.335 us|  1.335 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |      265|      265|        26|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      162|    -|
|Register             |        -|     -|      219|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      219|      226|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |i_fu_114_p2                 |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage11_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io          |       and|   0|  0|   2|           1|           1|
    |ap_condition_680            |       and|   0|  0|   2|           1|           1|
    |ap_condition_683            |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_120_p2         |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  64|          28|          24|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_stream_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  81|         17|    1|         17|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |gmem_a_blk_n_AR                   |   9|          2|    1|          2|
    |gmem_a_blk_n_R                    |   9|          2|    1|          2|
    |i1_fu_58                          |   9|          2|    4|          8|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 162|         35|   13|         41|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  16|   0|   16|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_87               |   1|   0|    1|          0|
    |gmem_a_addr_read_10_reg_219       |   8|   0|    8|          0|
    |gmem_a_addr_read_11_reg_224       |   8|   0|    8|          0|
    |gmem_a_addr_read_12_reg_229       |   8|   0|    8|          0|
    |gmem_a_addr_read_13_reg_234       |   8|   0|    8|          0|
    |gmem_a_addr_read_14_reg_239       |   8|   0|    8|          0|
    |gmem_a_addr_read_15_reg_244       |   8|   0|    8|          0|
    |gmem_a_addr_read_1_reg_170        |   8|   0|    8|          0|
    |gmem_a_addr_read_2_reg_175        |   8|   0|    8|          0|
    |gmem_a_addr_read_3_reg_180        |   8|   0|    8|          0|
    |gmem_a_addr_read_4_reg_185        |   8|   0|    8|          0|
    |gmem_a_addr_read_5_reg_190        |   8|   0|    8|          0|
    |gmem_a_addr_read_6_reg_195        |   8|   0|    8|          0|
    |gmem_a_addr_read_7_reg_204        |   8|   0|    8|          0|
    |gmem_a_addr_read_8_reg_209        |   8|   0|    8|          0|
    |gmem_a_addr_read_9_reg_214        |   8|   0|    8|          0|
    |gmem_a_addr_read_reg_165          |   8|   0|    8|          0|
    |gmem_a_addr_reg_159               |  64|   0|   64|          0|
    |i1_fu_58                          |   4|   0|    4|          0|
    |icmp_ln47_reg_200                 |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 219|   0|  219|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_47_1_proc1|  return value|
|m_axi_gmem_a_AWVALID     |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWREADY     |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWADDR      |  out|   64|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWID        |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWLEN       |  out|   32|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWSIZE      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWBURST     |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWLOCK      |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWCACHE     |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWPROT      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWQOS       |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWREGION    |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_AWUSER      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WVALID      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WREADY      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WDATA       |  out|    8|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WSTRB       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WLAST       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WID         |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_WUSER       |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARVALID     |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARREADY     |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARADDR      |  out|   64|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARID        |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARLEN       |  out|   32|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARSIZE      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARBURST     |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARLOCK      |  out|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARCACHE     |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARPROT      |  out|    3|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARQOS       |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARREGION    |  out|    4|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_ARUSER      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RVALID      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RREADY      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RDATA       |   in|    8|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RLAST       |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RID         |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RFIFONUM    |   in|   11|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RUSER       |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_RRESP       |   in|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BVALID      |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BREADY      |  out|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BRESP       |   in|    2|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BID         |   in|    1|       m_axi|                      gmem_a|       pointer|
|m_axi_gmem_a_BUSER       |   in|    1|       m_axi|                      gmem_a|       pointer|
|A                        |   in|   64|     ap_none|                           A|        scalar|
|a_stream_din             |  out|  128|     ap_fifo|                    a_stream|       pointer|
|a_stream_num_data_valid  |   in|    3|     ap_fifo|                    a_stream|       pointer|
|a_stream_fifo_cap        |   in|    3|     ap_fifo|                    a_stream|       pointer|
|a_stream_full_n          |   in|    1|     ap_fifo|                    a_stream|       pointer|
|a_stream_write           |  out|    1|     ap_fifo|                    a_stream|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

