# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 2 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
# CONTEXT CPU 0 4
CPU 4 4 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 0
CPU 5 5 0
CPU 5 4 1
CPU 5 6 2
CPU 5 3 3
BLOCK 6 3
CPU 6 5 0
# CONTEXT CPU 1 6
CPU 6 6 2
# CONTEXT CPU 3 6
BLOCK 7 5
UNBLOCK 7 3
# CONTEXT CPU 0 7
CPU 7 7 1
CPU 7 6 2
CPU 7 8 3
UNBLOCK 8 5
CPU 8 9 0
CPU 8 7 1
# CONTEXT CPU 2 8
CPU 8 8 3
BLOCK 9 9
BLOCK 9 8
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
CPU 9 10 2
# CONTEXT CPU 3 9
BLOCK 10 10
UNBLOCK 10 8
UNBLOCK 10 9
CPU 10 11 0
CPU 10 12 1
# CONTEXT CPU 2 10
CPU 10 13 3
UNBLOCK 11 10
CPU 11 11 0
CPU 11 12 1
CPU 11 14 2
CPU 11 13 3
BLOCK 12 12
BLOCK 12 14
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 13 3
UNBLOCK 13 12
UNBLOCK 13 14
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13 13 3
BLOCK 14 13
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 13
CPU 15 1 0
CPU 15 2 1
CPU 15 0 2
# CONTEXT CPU 3 15
CPU 16 1 0
# CONTEXT CPU 1 16
CPU 16 0 2
# CONTEXT CPU 3 16
CPU 17 1 0
# CONTEXT CPU 1 17
CPU 17 0 2
CPU 17 4 3
CPU 18 1 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
CPU 19 1 0
CPU 19 3 1
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
# CONTEXT CPU 0 20
CPU 20 3 1
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 5 2
CPU 21 6 3
BLOCK 22 6
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 5 2
# CONTEXT CPU 3 22
UNBLOCK 23 6
CPU 23 7 0
# CONTEXT CPU 1 23
CPU 23 5 2
# CONTEXT CPU 3 23
CPU 24 7 0
CPU 24 8 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
CPU 25 7 0
CPU 25 8 1
CPU 25 10 2
CPU 25 9 3
BLOCK 26 8
CPU 26 7 0
# CONTEXT CPU 1 26
CPU 26 10 2
CPU 26 9 3
BLOCK 27 10
UNBLOCK 27 8
CPU 27 7 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
CPU 27 9 3
BLOCK 28 9
UNBLOCK 28 10
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 9
# CONTEXT CPU 0 29
CPU 29 11 1
# CONTEXT CPU 2 29
CPU 29 13 3
BLOCK 30 11
BLOCK 30 13
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30 12 2
# CONTEXT CPU 3 30
UNBLOCK 31 11
UNBLOCK 31 13
CPU 31 14 0
CPU 31 2 1
CPU 31 12 2
# CONTEXT CPU 3 31
BLOCK 32 14
BLOCK 32 12
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 12
UNBLOCK 33 14
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 0 3
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 0 3
CPU 35 4 0
CPU 35 1 1
CPU 35 3 2
CPU 35 0 3
BLOCK 36 1
EXIT 36 0 3
CPU 36 4 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 1
CPU 37 4 0
# CONTEXT CPU 1 37
CPU 37 5 2
# CONTEXT CPU 3 37
CPU 38 4 0
# CONTEXT CPU 1 38
CPU 38 5 2
# CONTEXT CPU 3 38
BLOCK 39 4
# CONTEXT CPU 0 39
CPU 39 6 1
CPU 39 5 2
CPU 39 8 3
UNBLOCK 40 4
# CONTEXT CPU 0 40
CPU 40 6 1
# CONTEXT CPU 2 40
CPU 40 8 3
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41 8 3
CPU 42 10 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42 8 3
CPU 43 10 0
# CONTEXT CPU 1 43
CPU 43 7 2
CPU 43 8 3
BLOCK 44 7
EXIT 44 8 3
# CONTEXT CPU 0 44
CPU 44 9 1
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45 7
# CONTEXT CPU 0 45
CPU 45 9 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
CPU 47 11 0
# CONTEXT CPU 1 47
CPU 47 13 2
CPU 47 2 3
BLOCK 48 11
BLOCK 48 13
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 2 3
BLOCK 49 2
UNBLOCK 49 11
UNBLOCK 49 13
CPU 49 14 0
CPU 49 12 1
CPU 49 3 2
# CONTEXT CPU 3 49
BLOCK 50 14
EXIT 50 3 2
UNBLOCK 50 2
# CONTEXT CPU 0 50
CPU 50 12 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
UNBLOCK 51 14
CPU 51 4 0
# CONTEXT CPU 1 51
CPU 51 5 2
# CONTEXT CPU 3 51
EXIT 52 5 2
CPU 52 4 0
CPU 52 6 1
# CONTEXT CPU 2 52
CPU 52 1 3
EXIT 53 4 0
EXIT 53 1 3
# CONTEXT CPU 0 53
CPU 53 6 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55 10 2
# CONTEXT CPU 3 55
CPU 56 7 0
# CONTEXT CPU 1 56
CPU 56 10 2
CPU 56 9 3
EXIT 57 7 0
# CONTEXT CPU 0 57
CPU 57 11 1
CPU 57 10 2
CPU 57 9 3
# CONTEXT CPU 0 58
CPU 58 11 1
# CONTEXT CPU 2 58
CPU 58 9 3
EXIT 59 9 3
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
CPU 60 13 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
# CONTEXT CPU 3 60
BLOCK 61 13
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 2 2
# CONTEXT CPU 3 61
UNBLOCK 62 13
# CONTEXT CPU 0 62
CPU 62 14 1
CPU 62 2 2
CPU 62 12 3
BLOCK 63 14
EXIT 63 2 2
BLOCK 63 12
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
# CONTEXT CPU 3 63
UNBLOCK 64 12
UNBLOCK 64 14
CPU 64 6 0
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
# CONTEXT CPU 3 64
EXIT 65 6 0
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
# CONTEXT CPU 3 65
# CONTEXT CPU 0 66
CPU 66 10 1
CPU 66 11 2
CPU 66 13 3
EXIT 67 10 1
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
CPU 67 11 2
CPU 67 13 3
EXIT 68 13 3
CPU 68 12 0
CPU 68 14 1
CPU 68 11 2
CPU 68 -1 3
BLOCK 69 12
BLOCK 69 14
EXIT 69 11 2
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 12
UNBLOCK 70 14
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
CPU 70 -1 2
CPU 70 -1 3
CPU 71 12 0
CPU 71 14 1
CPU 71 -1 2
CPU 71 -1 3
EXIT 72 12 0
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
# CONTEXT CPU 0 75
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
CPU 76 14 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
BLOCK 77 14
CPU 77 -1 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
UNBLOCK 78 14
# CONTEXT CPU 0 78
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
CPU 79 14 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
BLOCK 80 14
CPU 80 -1 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
UNBLOCK 81 14
# CONTEXT CPU 0 81
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
CPU 82 14 0
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
EXIT 83 14 0
CPU 83 -1 0
CPU 83 -1 1
CPU 83 -1 2
CPU 83 -1 3
