Warning: Design 'Image_Classifier' has '16' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U38/A1 U38/Y 
Information: Timing loop detected. (OPT-150)
	U34/A3 U34/Y 
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U38'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U38'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U40'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U40'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U42'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U42'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U45'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U45'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U44'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U44'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U43'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U43'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U26'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U26'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U25'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U25'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U28'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U28'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U32'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U24'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U24'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U36'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U36'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U35'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U35'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 2
        -max_paths 10
Design : Image_Classifier
Version: G-2012.06-SP1
Date   : Wed Dec  1 22:07:52 2021
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: N_inst/gen_block_1[0].mult_0/step_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[0].mult_0/step_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_15
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[0].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[0].mult_0/step_reg[10]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[0].mult_0/U852/Y (AO22X1_RVT)        0.08       0.13 f
  N_inst/gen_block_1[0].mult_0/step_reg[10]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[0].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[0].mult_0/step_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[0].mult_0/step_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_15
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[0].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[0].mult_0/step_reg[11]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[0].mult_0/U851/Y (AO22X1_RVT)        0.08       0.13 f
  N_inst/gen_block_1[0].mult_0/step_reg[11]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[0].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[0].mult_0/step_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[0].mult_0/step_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_15
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[0].mult_0/step_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[0].mult_0/step_reg[12]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[0].mult_0/U850/Y (AO22X1_RVT)        0.08       0.13 f
  N_inst/gen_block_1[0].mult_0/step_reg[12]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[0].mult_0/step_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[0].mult_0/step_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[0].mult_0/step_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_15
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[0].mult_0/step_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[0].mult_0/step_reg[13]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[0].mult_0/U849/Y (AO22X1_RVT)        0.08       0.13 f
  N_inst/gen_block_1[0].mult_0/step_reg[13]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[0].mult_0/step_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[1].mult_0/step_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[1].mult_0/step_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_14
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[1].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[1].mult_0/step_reg[10]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[1].mult_0/U1349/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[1].mult_0/step_reg[10]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[1].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[1].mult_0/step_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[1].mult_0/step_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_14
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[1].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[1].mult_0/step_reg[11]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[1].mult_0/U1350/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[1].mult_0/step_reg[11]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[1].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[1].mult_0/step_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[1].mult_0/step_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_14
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[1].mult_0/step_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[1].mult_0/step_reg[12]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[1].mult_0/U1351/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[1].mult_0/step_reg[12]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[1].mult_0/step_reg[12]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[1].mult_0/step_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[1].mult_0/step_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_14
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[1].mult_0/step_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[1].mult_0/step_reg[13]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[1].mult_0/U1352/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[1].mult_0/step_reg[13]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[1].mult_0/step_reg[13]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[2].mult_0/step_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[2].mult_0/step_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_13
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[2].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[2].mult_0/step_reg[10]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[2].mult_0/U1349/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[2].mult_0/step_reg[10]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[2].mult_0/step_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: N_inst/gen_block_1[2].mult_0/step_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: N_inst/gen_block_1[2].mult_0/step_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   540000                saed32rvt_ff1p16vn40c
  PipelinedMultAccumulate_NUM_INPUTS49_13
                     8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  N_inst/gen_block_1[2].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  N_inst/gen_block_1[2].mult_0/step_reg[11]/Q (DFFX1_RVT)
                                                          0.05       0.05 f
  N_inst/gen_block_1[2].mult_0/U1350/Y (AO22X1_RVT)       0.08       0.13 f
  N_inst/gen_block_1[2].mult_0/step_reg[11]/D (DFFX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  N_inst/gen_block_1[2].mult_0/step_reg[11]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
