static unsigned char F_1 ( int V_1 )\r\n{\r\nunsigned char V_2 = 0 ;\r\nswitch ( V_1 ) {\r\ncase 5 :\r\nV_2 = 0x28 ;\r\nbreak;\r\ncase 7 :\r\nV_2 = 0x8 ;\r\nbreak;\r\ncase 9 :\r\nV_2 = 0x10 ;\r\nbreak;\r\ncase 10 :\r\nV_2 = 0x18 ;\r\nbreak;\r\ncase 11 :\r\nV_2 = 0x20 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic unsigned char F_2 ( int V_3 )\r\n{\r\nunsigned char V_2 = 0 ;\r\nswitch ( V_3 ) {\r\ncase 0 :\r\nV_2 = 1 ;\r\nbreak;\r\ncase 1 :\r\nV_2 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_2 = 3 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic unsigned char F_3 ( int V_4 )\r\n{\r\nunsigned char V_2 = 0 ;\r\nswitch ( V_4 ) {\r\ncase 5 :\r\nV_2 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_2 = 0x44 ;\r\nbreak;\r\ncase 9 :\r\nV_2 = 0x84 ;\r\nbreak;\r\ncase 10 :\r\nV_2 = 0xc4 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic int F_4 ( char T_1 * V_5 )\r\n{\r\nint V_6 = 1000 ;\r\nunsigned char V_2 = 0 ;\r\ndo {\r\nV_2 = F_5 ( V_5 + V_7 ) ;\r\nif ( V_2 & 0x80 )\r\nreturn 0 ;\r\nF_6 () ;\r\n} while ( V_6 -- );\r\nreturn - V_8 ;\r\n}\r\nstatic int F_7 ( char T_1 * V_5 )\r\n{\r\nif ( F_4 ( V_5 ) )\r\nreturn - V_9 ;\r\nreturn F_5 ( V_5 + V_10 ) ;\r\n}\r\nstatic int F_8 ( char T_1 * V_5 , int V_11 )\r\n{\r\nunsigned char V_2 ;\r\nint V_6 = 500000 ;\r\ndo {\r\nV_2 = F_5 ( V_5 + V_12 ) ;\r\nif ( ! ( V_2 & 0x80 ) ) {\r\nF_9 ( V_11 , V_5 + V_13 ) ;\r\nreturn 0 ;\r\n}\r\nF_6 () ;\r\n} while ( V_6 -- );\r\nF_10 ( V_14 L_1 , V_11 ) ;\r\nreturn - V_15 ;\r\n}\r\nstatic int F_11 ( char T_1 * V_5 , int V_16 ,\r\nchar * V_17 , int V_18 )\r\n{\r\nint V_19 = 0 ;\r\nif ( F_8 ( V_5 , V_16 ) ) {\r\nF_10 ( V_14 L_2 , V_16 ) ;\r\nreturn - V_15 ;\r\n}\r\ndo {\r\nint V_2 = F_7 ( V_5 ) ;\r\nif ( V_2 < 0 )\r\nbreak;\r\nV_17 [ V_19 ++ ] = V_2 ;\r\n} while ( V_19 < V_18 );\r\nreturn V_19 ? V_19 : - V_15 ;\r\n}\r\nstatic int F_12 ( char T_1 * V_5 )\r\n{\r\nF_9 ( 1 , V_5 + V_20 ) ;\r\nF_13 ( 10 ) ;\r\nF_9 ( 0 , V_5 + V_20 ) ;\r\nF_13 ( 20 ) ;\r\nif ( F_7 ( V_5 ) == 0xaa )\r\nreturn 0 ;\r\nreturn - V_21 ;\r\n}\r\nstatic int F_14 ( char T_1 * V_5 , const int * V_22 )\r\n{\r\nif ( F_8 ( V_5 , V_23 ) < 0 ) {\r\nF_10 ( V_24 L_2 , V_23 ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_8 ( V_5 , V_25 ) < 0 ) {\r\nF_10 ( V_14 L_2 , V_25 ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_8 ( V_5 , V_22 [ 0 ] ) < 0 ) {\r\nF_10 ( V_14 L_3 , V_22 [ 0 ] ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_8 ( V_5 , V_22 [ 1 ] ) < 0 ) {\r\nF_10 ( V_14 L_3 , V_22 [ 1 ] ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_8 ( V_5 , V_26 ) < 0 ) {\r\nF_10 ( V_14 L_2 , V_26 ) ;\r\nreturn - V_15 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( char T_1 * V_5 , unsigned char V_27 )\r\n{\r\nif ( F_8 ( V_5 , V_28 ) ) {\r\nF_10 ( V_14 L_2 , V_28 ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_8 ( V_5 , V_27 ) ) {\r\nF_10 ( V_14 L_4 ) ;\r\nreturn - V_15 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( char T_1 * V_5 , int V_29 )\r\n{\r\nint V_6 = 10 ;\r\ndo {\r\nif ( F_8 ( V_5 , V_30 ) ) {\r\nF_10 ( V_14 L_2 ,\r\nV_30 ) ;\r\nreturn - V_15 ;\r\n}\r\n} while ( ( F_4 ( V_5 ) < 0 ) && V_6 -- );\r\nif ( F_7 ( V_5 ) < 0 ) {\r\nF_10 ( V_14 L_5 ,\r\nV_30 ) ;\r\nreturn - V_15 ;\r\n}\r\nif ( F_15 ( V_5 , V_29 ) )\r\nreturn - V_21 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( char T_1 * V_5 , int V_29 ,\r\nchar T_1 * V_31 , int V_32 )\r\n{\r\nif ( F_8 ( V_5 , V_33 ) ) {\r\nF_10 ( V_14 L_6 ,\r\nV_33 ) ;\r\nreturn - V_15 ;\r\n}\r\nF_18 ( 10 ) ;\r\nif ( F_15 ( V_5 , V_29 ) )\r\nreturn - V_15 ;\r\nF_9 ( V_32 , V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( char T_1 * V_5 , int * V_22 ,\r\nlong V_34 , long V_35 ,\r\nlong V_36 , int V_37 )\r\n{\r\nV_22 [ 0 ] = 0 ;\r\nV_22 [ 1 ] = 0 ;\r\nif ( V_34 == 0x240 )\r\nV_22 [ 0 ] |= 1 ;\r\nif ( V_35 != V_38 ) {\r\nV_22 [ 0 ] |= ( V_35 & 0x30 ) >> 2 ;\r\nV_22 [ 1 ] |= 0x20 ;\r\n}\r\nif ( V_36 == 0xe80 )\r\nV_22 [ 0 ] |= 0x10 ;\r\nV_22 [ 0 ] |= 0x40 ;\r\nif ( ! V_37 )\r\nV_22 [ 0 ] |= 0x02 ;\r\nV_22 [ 1 ] |= 0x80 ;\r\nV_22 [ 1 ] &= ~ 0x40 ;\r\nF_20 ( L_7 , V_22 [ 0 ] , V_22 [ 1 ] ) ;\r\n}\r\nstatic int F_21 ( char T_1 * V_5 ,\r\nchar T_1 * V_31 , int V_39 )\r\n{\r\nchar V_40 [ 15 ] ;\r\nchar V_41 [ 2 ] ;\r\nint V_32 = F_1 ( V_1 [ V_39 ] ) |\r\nF_2 ( V_3 [ V_39 ] ) ;\r\nint V_29 = V_32 |\r\nF_3 ( V_4 [ V_39 ] ) ;\r\nint V_42 ;\r\nint V_43 = 0 ;\r\nV_42 = F_12 ( V_5 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 ( V_14 L_8 ) ;\r\nreturn V_42 ;\r\n}\r\nmemset ( V_40 , 0 , sizeof( V_40 ) ) ;\r\nV_42 = F_11 ( V_5 , V_44 , V_40 , 15 ) ;\r\nif ( V_42 <= 0 ) {\r\nF_10 ( V_14 L_9 ) ;\r\nreturn - V_21 ;\r\n}\r\nif ( strncmp ( L_10 , V_40 , 7 ) )\r\nF_10 ( V_24 L_11 ) ;\r\nif ( F_11 ( V_5 , V_45 , V_41 , 2 ) < 2 ) {\r\nF_10 ( V_14 L_12 ) ;\r\nreturn - V_21 ;\r\n}\r\nF_22 (KERN_INFO PFX L_13 ,\r\nanswer, version[0], version[1]) ;\r\nF_8 ( V_5 , V_25 ) ;\r\nif ( F_7 ( V_5 ) < 0 )\r\nV_43 = 1 ;\r\nif ( ! V_43 ) {\r\nint V_22 [ 2 ] ;\r\nF_19 ( V_5 , & V_22 [ 0 ] , V_46 [ V_39 ] , V_47 [ V_39 ] ,\r\nV_48 [ V_39 ] , V_37 [ V_39 ] ) ;\r\nif ( F_14 ( V_5 , V_22 ) < 0 ) {\r\nF_10 ( V_14 L_14 ) ;\r\nreturn - V_15 ;\r\n}\r\n}\r\nV_42 = F_16 ( V_5 , V_29 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 ( V_14 L_15 ) ;\r\nreturn - V_21 ;\r\n}\r\nF_12 ( V_5 ) ;\r\nif ( ! V_43 ) {\r\nF_8 ( V_5 , V_49 ) ;\r\nF_8 ( V_5 , 0x02 ) ;\r\nF_12 ( V_5 ) ;\r\n}\r\nV_42 = F_16 ( V_5 , V_29 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 ( V_14 L_15 ) ;\r\nreturn - V_21 ;\r\n}\r\nV_42 = F_17 ( V_5 , V_29 , V_31 , V_32 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 ( V_14 L_16\r\nL_17 ) ;\r\nreturn - V_21 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_50 * V_51 )\r\n{\r\nstruct V_52 * V_53 = V_51 -> V_53 ;\r\nstruct V_54 V_55 , V_56 ;\r\nint V_42 ;\r\nmemset ( & V_55 , 0 , sizeof( V_55 ) ) ;\r\nmemset ( & V_56 , 0 , sizeof( V_56 ) ) ;\r\nV_55 . V_57 = V_58 ;\r\nV_56 . V_57 = V_58 ;\r\nstrcpy ( V_55 . V_59 , L_18 ) ;\r\nstrcpy ( V_56 . V_59 , L_19 ) ;\r\nV_42 = F_24 ( V_53 , & V_55 , & V_56 ) ;\r\nif ( V_42 < 0 )\r\nreturn V_42 ;\r\nstrcpy ( V_55 . V_59 , L_20 ) ;\r\nstrcpy ( V_56 . V_59 , L_21 ) ;\r\nV_42 = F_24 ( V_53 , & V_55 , & V_56 ) ;\r\nif ( V_42 < 0 )\r\nreturn V_42 ;\r\nstrcpy ( V_55 . V_59 , L_18 ) ; V_55 . V_60 = 1 ;\r\nstrcpy ( V_56 . V_59 , L_22 ) ;\r\nV_42 = F_24 ( V_53 , & V_55 , & V_56 ) ;\r\nif ( V_42 < 0 )\r\nreturn V_42 ;\r\nstrcpy ( V_55 . V_59 , L_20 ) ;\r\nstrcpy ( V_56 . V_59 , L_23 ) ;\r\nV_42 = F_24 ( V_53 , & V_55 , & V_56 ) ;\r\nif ( V_42 < 0 )\r\nreturn V_42 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_61 * V_62 , unsigned int V_39 )\r\n{\r\nif ( ! V_63 [ V_39 ] )\r\nreturn 0 ;\r\nif ( V_46 [ V_39 ] == V_38 ) {\r\nF_22 (KERN_ERR PFX L_24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 [ V_39 ] == V_38 ) {\r\nF_22 (KERN_ERR PFX L_25 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_46 [ V_39 ] != 0x220 && V_46 [ V_39 ] != 0x240 ) {\r\nF_22 (KERN_ERR PFX L_26 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_48 [ V_39 ] != 0x530 && V_48 [ V_39 ] != 0xe80 ) {\r\nF_22 (KERN_ERR PFX L_27 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_1 [ V_39 ] != V_64 && ! F_1 ( V_1 [ V_39 ] ) ) {\r\nF_22 (KERN_ERR PFX L_28 , irq[dev]) ;\r\nreturn 0 ;\r\n}\r\nif ( V_3 [ V_39 ] != V_65 && ! F_2 ( V_3 [ V_39 ] ) ) {\r\nF_22 (KERN_ERR PFX L_29 , dma[dev]) ;\r\nreturn 0 ;\r\n}\r\nif ( V_47 [ V_39 ] != V_38 &&\r\n( V_47 [ V_39 ] & ~ 0x30L ) != 0x300 ) {\r\nF_22 (KERN_ERR PFX L_30 ,\r\nmpu_port[dev]) ;\r\nreturn 0 ;\r\n}\r\nif ( V_47 [ V_39 ] != V_38 &&\r\nV_4 [ V_39 ] != V_64 && V_4 [ V_39 ] != 0 &&\r\n! F_3 ( V_4 [ V_39 ] ) ) {\r\nF_22 (KERN_ERR PFX L_31 , mpu_irq[dev]) ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int F_26 ( struct V_61 * V_62 , unsigned int V_39 )\r\n{\r\nstatic int V_66 [] = { 5 , 7 , 9 , 10 , 11 , - 1 } ;\r\nstatic int V_67 [] = { 1 , 3 , 0 , - 1 } ;\r\nint V_42 ;\r\nint V_68 = V_1 [ V_39 ] ;\r\nint V_69 = V_3 [ V_39 ] ;\r\nstruct V_52 * V_53 ;\r\nstruct V_50 * V_51 ;\r\nstruct V_70 * V_71 ;\r\nchar T_1 * * V_5 ;\r\nchar T_1 * V_31 ;\r\nV_42 = F_27 ( V_62 , V_60 [ V_39 ] , V_72 [ V_39 ] , V_73 ,\r\nsizeof( V_5 ) , & V_53 ) ;\r\nif ( V_42 < 0 )\r\nreturn V_42 ;\r\nV_5 = V_53 -> V_74 ;\r\nif ( V_68 == V_64 ) {\r\nV_68 = F_28 ( V_66 ) ;\r\nif ( V_68 < 0 ) {\r\nF_10 (KERN_ERR PFX L_32 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_75;\r\n}\r\n}\r\nif ( V_69 == V_65 ) {\r\nV_69 = F_29 ( V_67 ) ;\r\nif ( V_69 < 0 ) {\r\nF_10 (KERN_ERR PFX L_33 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_75;\r\n}\r\n}\r\nif ( ! F_30 ( V_46 [ V_39 ] , 0x10 , V_76 ) ) {\r\nF_10 (KERN_ERR PFX\r\nL_34 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_75;\r\n}\r\n* V_5 = F_31 ( V_62 , V_46 [ V_39 ] , 0x10 ) ;\r\nif ( * V_5 == NULL ) {\r\nF_10 (KERN_ERR PFX\r\nL_35 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_77;\r\n}\r\nif ( ! F_30 ( V_48 [ V_39 ] , 4 , V_76 ) ) {\r\nF_10 (KERN_ERR PFX\r\nL_36 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_77;\r\n}\r\nV_31 = F_31 ( V_62 , V_48 [ V_39 ] , 4 ) ;\r\nif ( ! V_31 ) {\r\nF_10 (KERN_ERR PFX\r\nL_37 ) ;\r\nV_42 = - V_9 ;\r\ngoto V_78;\r\n}\r\nF_20 ( L_38 ,\r\nV_46 [ V_39 ] , V_68 , V_69 ,\r\nV_4 [ V_39 ] == V_64 ? 0 : V_4 [ V_39 ] ) ;\r\nV_42 = F_21 ( * V_5 , V_31 , V_39 ) ;\r\nif ( V_42 < 0 )\r\ngoto V_78;\r\nV_42 = F_32 ( V_53 , V_48 [ V_39 ] + 4 , - 1 , V_68 , V_69 , - 1 ,\r\nV_79 , 0 , & V_51 ) ;\r\nif ( V_42 < 0 )\r\ngoto V_78;\r\nV_42 = F_33 ( V_51 , 0 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 (KERN_ERR PFX\r\nL_39 ) ;\r\ngoto V_78;\r\n}\r\nV_42 = F_34 ( V_51 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 (KERN_ERR PFX L_40 ) ;\r\ngoto V_78;\r\n}\r\nV_42 = F_23 ( V_51 ) ;\r\nif ( V_42 < 0 ) {\r\nF_10 (KERN_ERR PFX L_41 ) ;\r\ngoto V_78;\r\n}\r\nif ( F_35 ( V_53 ,\r\n0x388 , 0x388 + 2 ,\r\nV_80 , 0 , & V_71 ) < 0 ) {\r\nF_10 (KERN_ERR PFX L_42 ,\r\n0x388 , 0x388 + 2 ) ;\r\n} else {\r\nV_42 = F_36 ( V_71 , 0 , 1 , NULL ) ;\r\nif ( V_42 < 0 )\r\ngoto V_78;\r\n}\r\nif ( V_47 [ V_39 ] != V_38 ) {\r\nif ( V_4 [ V_39 ] == V_64 )\r\nV_4 [ V_39 ] = - 1 ;\r\nif ( F_37 ( V_53 , 0 ,\r\nV_81 ,\r\nV_47 [ V_39 ] , 0 ,\r\nV_4 [ V_39 ] , NULL ) < 0 )\r\nF_10 ( V_14 L_43 ,\r\nV_47 [ V_39 ] ) ;\r\n}\r\nstrcpy ( V_53 -> V_82 , V_76 ) ;\r\nstrcpy ( V_53 -> V_83 , L_10 ) ;\r\nsprintf ( V_53 -> V_84 , L_44 ,\r\nV_48 [ V_39 ] , V_68 , V_69 ) ;\r\nV_42 = F_38 ( V_53 ) ;\r\nif ( V_42 < 0 )\r\ngoto V_78;\r\nF_39 ( V_62 , V_53 ) ;\r\nreturn 0 ;\r\nV_78:\r\nF_16 ( * V_5 , 0 ) ;\r\nF_40 ( V_48 [ V_39 ] , 4 ) ;\r\nV_77:\r\nF_40 ( V_46 [ V_39 ] , 0x10 ) ;\r\nV_75:\r\nF_41 ( V_53 ) ;\r\nreturn V_42 ;\r\n}\r\nstatic int F_42 ( struct V_61 * V_62 , unsigned int V_39 )\r\n{\r\nstruct V_52 * V_53 = F_43 ( V_62 ) ;\r\nchar T_1 * * V_5 = V_53 -> V_74 ;\r\nif ( F_16 ( * V_5 , 0 ) < 0 )\r\nF_10 ( V_24 L_45 ) ;\r\nF_40 ( V_46 [ V_39 ] , 0x10 ) ;\r\nF_40 ( V_48 [ V_39 ] , 4 ) ;\r\nF_41 ( V_53 ) ;\r\nreturn 0 ;\r\n}
