 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Sun Mar  5 17:28:22 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:             133.00
  Critical Path Length:          6.88
  Critical Path Slack:          -3.04
  Critical Path Clk Period:      4.00
  Total Negative Slack:      -1104.02
  No. of Violating Paths:      477.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65785
  Leaf Cell Count:              41146
  Buf/Inv Cell Count:            7766
  Buf Cell Count:                2568
  Inv Cell Count:                5198
  CT Buf/Inv Cell Count:          244
  Combinational Cell Count:     33592
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   349790.515575
  Noncombinational Area:
                        181094.400011
  Buf/Inv Area:          49699.124108
  Total Buffer Area:         20670.57
  Total Inverter Area:       29028.56
  Macro/Black Box Area:      0.000000
  Net Area:              73396.576812
  Net XLength        :      905005.12
  Net YLength        :     1056648.38
  -----------------------------------
  Cell Area:            530884.915586
  Design Area:          604281.492399
  Net Length        :      1961653.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         46327
  Nets With Violations:             8
  Max Trans Violations:             3
  Max Cap Violations:               8
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   25.01
  Logic Optimization:                 42.02
  Mapping Optimization:              140.19
  -----------------------------------------
  Overall Compile Time:              239.79
  Overall Compile Wall Clock Time:   242.90

  --------------------------------------------------------------------

  Design  WNS: 3.04  TNS: 1104.02  Number of Violating Paths: 477


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
