[2025-09-18 05:22:58] START suite=qualcomm_srv trace=srv686_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv686_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2639884 heartbeat IPC: 3.788 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5059182 heartbeat IPC: 4.133 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5059182 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5059182 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13594118 heartbeat IPC: 1.172 cumulative IPC: 1.172 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22370010 heartbeat IPC: 1.139 cumulative IPC: 1.155 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31010227 heartbeat IPC: 1.157 cumulative IPC: 1.156 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39682266 heartbeat IPC: 1.153 cumulative IPC: 1.155 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48417433 heartbeat IPC: 1.145 cumulative IPC: 1.153 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 57073310 heartbeat IPC: 1.155 cumulative IPC: 1.154 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 65639908 heartbeat IPC: 1.167 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 74295695 heartbeat IPC: 1.155 cumulative IPC: 1.155 (Simulation time: 00 hr 10 min 18 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv686_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 83055651 heartbeat IPC: 1.142 cumulative IPC: 1.154 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86239266 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86239266 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv686_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.16 instructions: 100000000 cycles: 86239266
CPU 0 Branch Prediction Accuracy: 91.48% MPKI: 15.04 Average ROB Occupancy at Mispredict: 27.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2859
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 12.63
BRANCH_DIRECT_CALL: 0.7211
BRANCH_INDIRECT_CALL: 0.5216
BRANCH_RETURN: 0.4661


====Backend Stall Breakdown====
ROB_STALL: 174728
LQ_STALL: 0
SQ_STALL: 561644


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.95049
REPLAY_LOAD: 86.78906
NON_REPLAY_LOAD: 17.617981

== Total ==
ADDR_TRANS: 12721
REPLAY_LOAD: 11109
NON_REPLAY_LOAD: 150898

== Counts ==
ADDR_TRANS: 101
REPLAY_LOAD: 128
NON_REPLAY_LOAD: 8565

cpu0->cpu0_STLB TOTAL        ACCESS:    1773791 HIT:    1769008 MISS:       4783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1773791 HIT:    1769008 MISS:       4783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 229.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8045944 HIT:    6891419 MISS:    1154525 MSHR_MERGE:      78943
cpu0->cpu0_L2C LOAD         ACCESS:    6250896 HIT:    5393302 MISS:     857594 MSHR_MERGE:      13017
cpu0->cpu0_L2C RFO          ACCESS:     538598 HIT:     384621 MISS:     153977 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     322896 HIT:     204569 MISS:     118327 MSHR_MERGE:      65926
cpu0->cpu0_L2C WRITE        ACCESS:     924653 HIT:     907990 MISS:      16663 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8901 HIT:        937 MISS:       7964 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     365557 ISSUED:     200247 USEFUL:      12676 USELESS:      11057
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14437859 HIT:    8052277 MISS:    6385582 MSHR_MERGE:    1527239
cpu0->cpu0_L1I LOAD         ACCESS:   14437859 HIT:    8052277 MISS:    6385582 MSHR_MERGE:    1527239
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.95 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30490314 HIT:   26902394 MISS:    3587920 MSHR_MERGE:    1496476
cpu0->cpu0_L1D LOAD         ACCESS:   16868871 HIT:   15104973 MISS:    1763898 MSHR_MERGE:     371335
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     585448 HIT:     345228 MISS:     240220 MSHR_MERGE:      88845
cpu0->cpu0_L1D WRITE        ACCESS:   13026042 HIT:   11451153 MISS:    1574889 MSHR_MERGE:    1036284
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9953 HIT:       1040 MISS:       8913 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:     826533 ISSUED:     585448 USEFUL:      37334 USELESS:      39775
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12074273 HIT:   10342021 MISS:    1732252 MSHR_MERGE:     868650
cpu0->cpu0_ITLB LOAD         ACCESS:   12074273 HIT:   10342021 MISS:    1732252 MSHR_MERGE:     868650
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.109 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28299336 HIT:   27080960 MISS:    1218376 MSHR_MERGE:     308187
cpu0->cpu0_DTLB LOAD         ACCESS:   28299336 HIT:   27080960 MISS:    1218376 MSHR_MERGE:     308187
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.115 cycles
cpu0->LLC TOTAL        ACCESS:    1286787 HIT:    1207436 MISS:      79351 MSHR_MERGE:       2621
cpu0->LLC LOAD         ACCESS:     844577 HIT:     820440 MISS:      24137 MSHR_MERGE:        334
cpu0->LLC RFO          ACCESS:     153976 HIT:     117934 MISS:      36042 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52400 HIT:      37729 MISS:      14671 MSHR_MERGE:       2287
cpu0->LLC WRITE        ACCESS:     227870 HIT:     227607 MISS:        263 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7964 HIT:       3726 MISS:       4238 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3941
  ROW_BUFFER_MISS:      72519
  AVG DBUS CONGESTED CYCLE: 3.599
Channel 0 WQ ROW_BUFFER_HIT:       1667
  ROW_BUFFER_MISS:      35182
  FULL:          0
Channel 0 REFRESHES ISSUED:       7187

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532480       407489        87804         4942
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          195          370          255
  STLB miss resolved @ L2C                0          112          127          514          168
  STLB miss resolved @ LLC                0          253          517         1977          810
  STLB miss resolved @ MEM                0            6          265         1859         2341

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156664        53844      1136387       127653          562
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          179           92           37
  STLB miss resolved @ L2C                0          141          190           49           12
  STLB miss resolved @ LLC                0           43          181          367           55
  STLB miss resolved @ MEM                0            0           90          277          123
[2025-09-18 05:35:31] END   suite=qualcomm_srv trace=srv686_ap (rc=0)
