Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
<<<<<<< HEAD
| Date         : Sat May  3 20:06:45 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
=======
| Date         : Sun May  4 19:06:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      0.467        0.000                      0                 1330        0.098        0.000                      0                 1330        3.750        0.000                       0                   547  
=======
      0.665        0.000                      0                 1327        0.065        0.000                      0                 1327        3.750        0.000                       0                   544  
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
sys_clk_pin         0.467        0.000                      0                 1330        0.098        0.000                      0                 1330        3.750        0.000                       0                   547  
=======
sys_clk_pin         0.665        0.000                      0                 1327        0.065        0.000                      0                 1327        3.750        0.000                       0                   544  
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.467ns  (required time - arrival time)
=======
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 1.550ns (17.039%)  route 7.547ns (82.961%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.634     5.155    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.293     6.904    U_Core/U_ControlUnit/Q[3]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.146     7.050 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.919    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.247 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.367    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.428     9.919    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=60, routed)          1.546    11.589    U_Core/U_ControlUnit/q_reg[9]_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.713 r  U_Core/U_ControlUnit/q[24]_i_3/O
                         net (fo=1, routed)           0.708    12.421    U_Core/U_ControlUnit/q[24]_i_3_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.124    12.545 r  U_Core/U_ControlUnit/q[24]_i_1/O
                         net (fo=2, routed)           0.885    13.429    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.553 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.699    14.252    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.917    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 1.554ns (17.134%)  route 7.516ns (82.866%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.636     5.157    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=63, routed)          1.296     6.909    U_Core/U_ControlUnit/Q[1]
    SLICE_X8Y9           LUT4 (Prop_lut4_I3_O)        0.150     7.059 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.928    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.256 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.376    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.500 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.438     9.938    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.062 r  U_Core/U_ControlUnit/q[31]_i_14/O
                         net (fo=62, routed)          1.464    11.526    U_Core/U_ControlUnit/q_reg[9]
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124    11.650 r  U_Core/U_ControlUnit/q[4]_i_4/O
                         net (fo=1, routed)           0.670    12.320    U_Core/U_ControlUnit/q[4]_i_4_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.124    12.444 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           0.942    13.386    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124    13.510 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.717    14.227    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y8           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.907    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.854ns (31.972%)  route 6.072ns (68.028%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=63, routed)          1.671     7.345    U_Core/U_ControlUnit/Q[0]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.150     7.495 r  U_Core/U_ControlUnit/i__carry_i_5__2/O
                         net (fo=56, routed)          1.187     8.682    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[5]_1
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.328     9.010 r  U_Core/U_DataPath/U_DecReg_ImmExtend/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     9.010    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_25[0]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.523 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.523    U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.757 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.757    U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.874 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.874    U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.991 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.991    U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.314 r  U_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.912    11.226    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[23]_10[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.306    11.532 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[21]_i_2/O
                         net (fo=1, routed)           0.658    12.190    U_Core/U_ControlUnit/q_reg[21]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124    12.314 r  U_Core/U_ControlUnit/q[21]_i_1/O
                         net (fo=2, routed)           0.887    13.201    U_Core/U_ControlUnit/q_reg[31][19]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.325 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.758    14.083    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X8Y15          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.444    14.785    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y15          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 1.550ns (17.187%)  route 7.469ns (82.813%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.634     5.155    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.293     6.904    U_Core/U_ControlUnit/Q[3]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.146     7.050 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.919    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.247 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.367    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.428     9.919    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=60, routed)          1.491    11.534    U_Core/U_ControlUnit/q_reg[9]_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.658 r  U_Core/U_ControlUnit/q[14]_i_3__0/O
                         net (fo=1, routed)           0.713    12.371    U_Core/U_ControlUnit/q[14]_i_3__0_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I2_O)        0.124    12.495 r  U_Core/U_ControlUnit/q[14]_i_1/O
                         net (fo=2, routed)           0.916    13.411    U_Core/U_ControlUnit/q_reg[31][12]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.535 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.639    14.174    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIB0
    SLICE_X2Y13          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.514    14.855    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y13          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.895    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 1.554ns (17.556%)  route 7.298ns (82.444%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.636     5.157    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=63, routed)          1.296     6.909    U_Core/U_ControlUnit/Q[1]
    SLICE_X8Y9           LUT4 (Prop_lut4_I3_O)        0.150     7.059 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.928    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.256 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.376    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.500 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.428     9.928    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.052 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=60, routed)          1.195    11.247    U_Core/U_ControlUnit/q_reg[9]_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.371 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.834    12.205    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I3_O)        0.124    12.329 r  U_Core/U_ControlUnit/q[23]_i_1/O
                         net (fo=2, routed)           0.791    13.120    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.244 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.765    14.009    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X8Y15          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.444    14.785    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X8Y15          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.761    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 1.554ns (17.409%)  route 7.372ns (82.591%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.636     5.157    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=63, routed)          1.296     6.909    U_Core/U_ControlUnit/Q[1]
    SLICE_X8Y9           LUT4 (Prop_lut4_I3_O)        0.150     7.059 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.928    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.256 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.376    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.500 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.438     9.938    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.062 r  U_Core/U_ControlUnit/q[31]_i_14/O
                         net (fo=62, routed)          1.572    11.634    U_Core/U_ControlUnit/q_reg[9]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.758 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.670    12.428    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X12Y13         LUT5 (Prop_lut5_I3_O)        0.124    12.552 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           0.593    13.145    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X7Y12          LUT6 (Prop_lut6_I3_O)        0.124    13.269 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.814    14.084    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X6Y9           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.515    14.856    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y9           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.787ns  (required time - arrival time)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        9.286ns  (logic 3.159ns (34.018%)  route 6.127ns (65.982%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
=======
  Data Path Delay:        8.898ns  (logic 3.163ns (35.546%)  route 5.735ns (64.454%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         0.973     8.117    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.241 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_80[0]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.773 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.773    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.887    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.001    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.115    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.229    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.343    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.457 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.457    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.791 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[1]
                         net (fo=1, routed)           0.917    10.708    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.329    11.037 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[29]_i_10/O
                         net (fo=1, routed)           0.661    11.698    U_Core/U_ControlUnit/q_reg[29]_1
    SLICE_X47Y36         LUT6 (Prop_lut6_I3_O)        0.328    12.026 r  U_Core/U_ControlUnit/q[29]_i_5/O
                         net (fo=1, routed)           0.714    12.740    U_Core/U_ControlUnit/q[29]_i_5_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.864 r  U_Core/U_ControlUnit/q[29]_i_1/O
                         net (fo=2, routed)           0.735    13.599    U_Core/U_ControlUnit/q_reg[31][27]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.638    14.362    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X60Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
=======
                         net (fo=543, routed)         1.636     5.157    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=63, routed)          1.512     7.126    U_Core/U_ControlUnit/Q[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     7.250 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.103     8.352    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X11Y15         LUT4 (Prop_lut4_I2_O)        0.124     8.476 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.476    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_107[0]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.008 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.122    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.236    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.350    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.464    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.578    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.692    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.026 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[1]
                         net (fo=1, routed)           0.767    10.794    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0[1]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.329    11.123 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[29]_i_10/O
                         net (fo=1, routed)           0.386    11.508    U_Core/U_ControlUnit/q_reg[29]_3
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.332    11.840 r  U_Core/U_ControlUnit/q[29]_i_5/O
                         net (fo=1, routed)           0.703    12.543    U_Core/U_ControlUnit/q[29]_i_5_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124    12.667 r  U_Core/U_ControlUnit/q[29]_i_1/O
                         net (fo=2, routed)           0.485    13.153    U_Core/U_ControlUnit/q_reg[31][27]
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.124    13.277 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.779    14.056    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.829    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
=======
                         net (fo=543, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.843    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        9.143ns  (logic 3.159ns (34.552%)  route 5.984ns (65.448%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
=======
  Data Path Delay:        8.953ns  (logic 1.550ns (17.313%)  route 7.403ns (82.687%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         0.973     8.117    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.241 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_80[0]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.773 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.773    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.887    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.001    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.115    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.229    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.343    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.457 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.457    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.791 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[1]
                         net (fo=1, routed)           0.917    10.708    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0[1]
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.329    11.037 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[29]_i_10/O
                         net (fo=1, routed)           0.661    11.698    U_Core/U_ControlUnit/q_reg[29]_1
    SLICE_X47Y36         LUT6 (Prop_lut6_I3_O)        0.328    12.026 r  U_Core/U_ControlUnit/q[29]_i_5/O
                         net (fo=1, routed)           0.714    12.740    U_Core/U_ControlUnit/q[29]_i_5_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.864 r  U_Core/U_ControlUnit/q[29]_i_1/O
                         net (fo=2, routed)           0.735    13.599    U_Core/U_ControlUnit/q_reg[31][27]
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.495    14.218    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X60Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
=======
                         net (fo=543, routed)         1.634     5.155    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.293     6.904    U_Core/U_ControlUnit/Q[3]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.146     7.050 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.919    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.247 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.367    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.428     9.919    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=60, routed)          1.546    11.589    U_Core/U_ControlUnit/q_reg[9]_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.713 r  U_Core/U_ControlUnit/q[24]_i_3/O
                         net (fo=1, routed)           0.708    12.421    U_Core/U_ControlUnit/q[24]_i_3_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.124    12.545 r  U_Core/U_ControlUnit/q[24]_i_1/O
                         net (fo=2, routed)           0.885    13.429    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.553 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.555    14.108    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.513    14.854    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.830    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
=======
                         net (fo=543, routed)         1.509    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.914    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        9.019ns  (logic 2.060ns (22.841%)  route 6.959ns (77.159%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
=======
  Data Path Delay:        8.867ns  (logic 1.550ns (17.480%)  route 7.317ns (82.520%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.207     8.351    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.475 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.552     9.027    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[1]
    SLICE_X54Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.547 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.664    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.266    11.047    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.171 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_67/O
                         net (fo=1, routed)           0.955    12.126    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_67_n_0
    SLICE_X53Y35         LUT4 (Prop_lut4_I1_O)        0.152    12.278 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.957    13.235    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.326    13.561 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.533    14.094    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIA0
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
=======
                         net (fo=543, routed)         1.634     5.155    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.293     6.904    U_Core/U_ControlUnit/Q[3]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.146     7.050 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.919    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.247 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.367    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.438     9.929    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.053 r  U_Core/U_ControlUnit/q[31]_i_14/O
                         net (fo=62, routed)          1.355    11.408    U_Core/U_ControlUnit/q_reg[9]
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.532 r  U_Core/U_ControlUnit/q[15]_i_4/O
                         net (fo=1, routed)           0.689    12.221    U_Core/U_ControlUnit/q[15]_i_4_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I3_O)        0.124    12.345 r  U_Core/U_ControlUnit/q[15]_i_1/O
                         net (fo=2, routed)           1.056    13.401    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.525 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.498    14.023    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X2Y14          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.441    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.846    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.184ns (23.732%)  route 7.019ns (76.268%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.175     8.319    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.443 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.509     8.952    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.478 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.478    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.592    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.431    11.137    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.261 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.543    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.667 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           0.830    12.497    U_Core/U_ControlUnit/btaken
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.150    12.647 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.303    13.950    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.328    14.278 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.278    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[6]
    SLICE_X58Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.506    14.847    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X58Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.031    15.103    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/I
=======
                         net (fo=543, routed)         1.514    14.855    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y14          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.852    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        8.999ns  (logic 2.719ns (30.215%)  route 6.280ns (69.785%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
=======
  Data Path Delay:        8.863ns  (logic 1.550ns (17.489%)  route 7.313ns (82.511%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         0.973     8.117    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.241 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_80[0]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.773 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.773    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.887    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.001    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.115    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.354 r  U_Core/U_DataPath/U_ALU/result0_carry__3/O[2]
                         net (fo=1, routed)           0.916    10.270    U_Core/U_DataPath/U_ALU/result0_carry__3_n_5
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.328    10.598 r  U_Core/U_DataPath/U_ALU/q[18]_i_10/O
                         net (fo=1, routed)           0.694    11.292    U_Core/U_ControlUnit/q_reg[18]_3
    SLICE_X44Y33         LUT6 (Prop_lut6_I3_O)        0.326    11.618 r  U_Core/U_ControlUnit/q[18]_i_4/O
                         net (fo=1, routed)           0.525    12.144    U_Core/U_ControlUnit/q[18]_i_4_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.268 r  U_Core/U_ControlUnit/q[18]_i_1/O
                         net (fo=2, routed)           1.129    13.397    U_Core/U_ControlUnit/q_reg[31][16]
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.521 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.553    14.074    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA0
    SLICE_X64Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/I
=======
                         net (fo=543, routed)         1.634     5.155    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.293     6.904    U_Core/U_ControlUnit/Q[3]
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.146     7.050 r  U_Core/U_ControlUnit/q[31]_i_18/O
                         net (fo=1, routed)           0.869     7.919    U_Core/U_DataPath/U_PC/q[31]_i_23
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.328     8.247 r  U_Core/U_DataPath/U_PC/q[31]_i_9__0/O
                         net (fo=98, routed)          1.120     9.367    U_Core/U_ControlUnit/q_reg[31]_4[0]
    SLICE_X7Y21          LUT6 (Prop_lut6_I4_O)        0.124     9.491 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.428     9.919    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=60, routed)          1.491    11.534    U_Core/U_ControlUnit/q_reg[9]_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.658 r  U_Core/U_ControlUnit/q[14]_i_3__0/O
                         net (fo=1, routed)           0.713    12.371    U_Core/U_ControlUnit/q[14]_i_3__0_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I2_O)        0.124    12.495 r  U_Core/U_ControlUnit/q[14]_i_1/O
                         net (fo=2, routed)           0.916    13.411    U_Core/U_ControlUnit/q_reg[31][12]
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.535 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.483    14.018    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X2Y14          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         1.511    14.852    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.916    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 2.210ns (23.947%)  route 7.019ns (76.053%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.175     8.319    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.443 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.509     8.952    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.478 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.478    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.592    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.431    11.137    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X54Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.261 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.543    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.667 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           0.830    12.497    U_Core/U_ControlUnit/btaken
    SLICE_X54Y36         LUT5 (Prop_lut5_I0_O)        0.150    12.647 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.303    13.950    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.354    14.304 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.304    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[7]
    SLICE_X58Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.506    14.847    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X58Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.075    15.147    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.620ns (18.388%)  route 7.190ns (81.612%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.623     5.144    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=77, routed)          1.319     6.982    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.106 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=2, routed)           0.707     7.813    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.150     7.963 r  U_Core/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=98, routed)          1.023     8.986    U_Core/U_ControlUnit/q_reg[31]_3[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.332     9.318 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.326     9.644    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.768 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.389    11.157    U_Core/U_ControlUnit/q_reg[11]_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  U_Core/U_ControlUnit/q[4]_i_3/O
                         net (fo=1, routed)           0.718    11.999    U_Core/U_ControlUnit/q[4]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.123 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           1.110    13.233    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.357 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.597    13.954    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.441    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.832    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.620ns (18.427%)  route 7.171ns (81.573%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.623     5.144    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=77, routed)          1.319     6.982    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.106 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=2, routed)           0.707     7.813    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.150     7.963 r  U_Core/U_DataPath/U_PC/q[31]_i_9/O
                         net (fo=98, routed)          1.023     8.986    U_Core/U_ControlUnit/q_reg[31]_3[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.332     9.318 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=5, routed)           0.326     9.644    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.768 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.389    11.157    U_Core/U_ControlUnit/q_reg[11]_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  U_Core/U_ControlUnit/q[4]_i_3/O
                         net (fo=1, routed)           0.718    11.999    U_Core/U_ControlUnit/q[4]_i_3_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.123 r  U_Core/U_ControlUnit/q[4]_i_1/O
                         net (fo=2, routed)           1.110    13.233    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.357 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.578    13.936    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.439    14.780    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.830    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.949ns (33.109%)  route 5.958ns (66.891%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         0.973     8.117    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.241 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_80[0]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.773 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.773    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.887    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.001    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.115    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.229    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.343    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.582 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[2]
                         net (fo=1, routed)           0.832    10.414    U_Core/U_DataPath/U_ALU/result0_carry__5_n_5
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.328    10.742 r  U_Core/U_DataPath/U_ALU/q[26]_i_8/O
                         net (fo=1, routed)           0.452    11.194    U_Core/U_ControlUnit/q_reg[26]_3
    SLICE_X46Y37         LUT6 (Prop_lut6_I3_O)        0.328    11.522 r  U_Core/U_ControlUnit/q[26]_i_4__0/O
                         net (fo=1, routed)           0.684    12.206    U_Core/U_ControlUnit/q[26]_i_4__0_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.330 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           1.044    13.373    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.497 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.485    13.982    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X60Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.512    14.853    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.893    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.949ns (33.109%)  route 5.958ns (66.891%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.554     5.075    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X53Y27         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.489     7.020    U_Core/U_ControlUnit/Q[1]
    SLICE_X54Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         0.973     8.117    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.241 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_80[0]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.773 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.773    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.887    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.001    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.115 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.115    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.229    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.343    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.582 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[2]
                         net (fo=1, routed)           0.832    10.414    U_Core/U_DataPath/U_ALU/result0_carry__5_n_5
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.328    10.742 r  U_Core/U_DataPath/U_ALU/q[26]_i_8/O
                         net (fo=1, routed)           0.452    11.194    U_Core/U_ControlUnit/q_reg[26]_3
    SLICE_X46Y37         LUT6 (Prop_lut6_I3_O)        0.328    11.522 r  U_Core/U_ControlUnit/q[26]_i_4__0/O
                         net (fo=1, routed)           0.684    12.206    U_Core/U_ControlUnit/q[26]_i_4__0_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.330 r  U_Core/U_ControlUnit/q[26]_i_1/O
                         net (fo=2, routed)           1.044    13.373    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.497 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.485    13.982    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X60Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.513    14.854    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.894    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.912    
=======
                         net (fo=543, routed)         1.514    14.855    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y14          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.895    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.877    
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
=======
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[28]
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.393ns  (logic 0.128ns (32.573%)  route 0.265ns (67.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.582     1.465    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=3, routed)           0.265     1.858    U_RAM/D[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.374%)  route 0.267ns (67.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.582     1.465    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_APB_Master/temp_wdata_reg_reg[6]/Q
                         net (fo=3, routed)           0.267     1.861    U_RAM/D[6]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.345%)  route 0.268ns (67.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.582     1.465    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_APB_Master/temp_wdata_reg_reg[24]/Q
                         net (fo=3, routed)           0.268     1.861    U_RAM/D[24]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.242     1.759    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIO_Periph/U_APB_Intf/PRDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
=======
  Data Path Delay:        0.423ns  (logic 0.164ns (38.809%)  route 0.259ns (61.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.584     1.467    u_GPIO_Periph/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  u_GPIO_Periph/U_APB_Intf/PRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  u_GPIO_Periph/U_APB_Intf/PRDATA_reg[21]/Q
                         net (fo=1, routed)           0.054     1.662    U_APB_Master/q_reg[31][21]
    SLICE_X60Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.707 r  U_APB_Master/q[21]_i_1__2/O
                         net (fo=1, routed)           0.000     1.707    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[21]
    SLICE_X60Y27         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
=======
                         net (fo=543, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[28]/Q
                         net (fo=3, routed)           0.259     1.868    U_RAM/mem_reg_0[28]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[28]
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.851     1.978    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.601    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.707%)  route 0.266ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.582     1.465    U_APB_Master/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  U_APB_Master/temp_wdata_reg_reg[20]/Q
                         net (fo=3, routed)           0.266     1.880    U_RAM/D[20]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.585     1.468    U_APB_Master/clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_APB_Master/temp_wdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.325     1.934    U_RAM/D[13]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
=======
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.803    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.113ns  (arrival time - required time)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  Source:                 U_APB_Master/temp_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.391ns  (logic 0.164ns (41.960%)  route 0.227ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
=======
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.214     1.803    U_RAM/Q[7]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.214     1.804    U_RAM/Q[6]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.467%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.216     1.806    U_RAM/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.730%)  route 0.333ns (70.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.477ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_APB_Master/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.227     1.831    U_RAM/Q[7]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
=======
                         net (fo=543, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[30]/Q
                         net (fo=3, routed)           0.333     1.951    U_RAM/mem_reg_0[30]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[30]
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.700    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
=======
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[19]/Q
                         net (fo=3, routed)           0.336     1.954    U_RAM/mem_reg_0[19]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_GPIOA/U_APB_Intf/PRDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.594     1.477    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_GPIOA/U_APB_Intf/PRDATA_reg[21]/Q
                         net (fo=1, routed)           0.053     1.671    U_APB_Master/q_reg[31][21]
    SLICE_X1Y8           LUT5 (Prop_lut5_I2_O)        0.045     1.716 r  U_APB_Master/q[21]_i_1__2/O
                         net (fo=1, routed)           0.000     1.716    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[21]
    SLICE_X1Y8           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092     1.582    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.212     1.824    U_RAM/Q[3]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPIOA/U_APB_Intf/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOA/U_APB_Intf/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.583     1.466    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  U_GPIOA/U_APB_Intf/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_GPIOA/U_APB_Intf/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.057     1.665    U_GPIOA/U_APB_Intf/slv_reg2[27]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.045     1.710 r  U_GPIOA/U_APB_Intf/PRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     1.710    U_GPIOA/U_APB_Intf/PRDATA[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.851     1.978    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[27]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092     1.571    U_GPIOA/U_APB_Intf/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.375ns  (logic 0.164ns (43.734%)  route 0.211ns (56.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns
=======
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.555     1.438    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.211     1.813    U_RAM/Q[8]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
=======
                         net (fo=543, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.216     1.829    U_RAM/Q[8]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.587     1.470    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_APB_Master/temp_wdata_reg_reg[21]/Q
                         net (fo=3, routed)           0.334     1.945    U_RAM/D[21]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.469%)  route 0.231ns (58.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y29         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_APB_Master/temp_addr_reg_reg[2]/Q
                         net (fo=35, routed)          0.231     1.836    U_RAM/Q[0]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.700    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.136    
=======
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.140    
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< HEAD
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y38   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y26   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y26   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y28   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y27   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y27   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[8]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y31   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y27   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
=======
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X3Y24    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y24    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y24    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y24    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y23    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y11   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y7     U_Core/U_DataPath/U_ExeReg_ALU/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y12    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
>>>>>>> 61af64c8d5f01e975e95d30138efdb5ba655a5f3



