# NPU Microarchitecture - ç¥ç»ç½‘ç»œå¤„ç†å•å…ƒå¾®æ¶æ„

[![License](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)
[![Verilog](https://img.shields.io/badge/language-Verilog-orange.svg)](https://en.wikipedia.org/wiki/Verilog)
[![Status](https://img.shields.io/badge/status-verified-brightgreen.svg)](SIMULATION_REPORT.md)

ä¸€ä¸ªå®Œæ•´çš„NPUï¼ˆNeural Processing Unitï¼‰å¾®æ¶æ„å®ç°ï¼Œä½¿ç”¨Verilog HDLç¼–å†™ï¼Œä¸“é—¨ç”¨äºå­¦ä¹ å’Œç†è§£ç¡¬ä»¶åŠ é€Ÿå™¨çš„è®¾è®¡åŸç†ã€‚

[English](#english) | [ä¸­æ–‡](#ä¸­æ–‡)

---

## ä¸­æ–‡

### ğŸŒŸ é¡¹ç›®ç‰¹ç‚¹

- **å®Œæ•´çš„è„‰åŠ¨é˜µåˆ—æ¶æ„**ï¼š8Ã—8 PEé˜µåˆ—ï¼Œ64ä¸ªå¤„ç†å•å…ƒå¹¶è¡Œå·¥ä½œ
- **å¤šç§æ¿€æ´»å‡½æ•°**ï¼šæ”¯æŒReLUã€Sigmoidã€Tanh
- **æ ‡å‡†AXI4-Liteæ¥å£**ï¼šæ˜“äºç³»ç»Ÿé›†æˆ
- **æ€§èƒ½è®¡æ•°å™¨**ï¼šå®æ—¶ç»Ÿè®¡æ€§èƒ½æŒ‡æ ‡
- **æ•°æ®è·¯å¾„æ§åˆ¶å™¨**ï¼šè‡ªåŠ¨ç®¡ç†æ•°æ®æµ
- **è¯¦ç»†æ–‡æ¡£**ï¼šä¸­è‹±æ–‡æ–‡æ¡£é½å…¨
- **å·²éªŒè¯**ï¼šä»¿çœŸæµ‹è¯•å…¨éƒ¨é€šè¿‡ âœ…

### ğŸ“Š æ€§èƒ½æŒ‡æ ‡

| æŒ‡æ ‡ | æ•°å€¼ | è¯´æ˜ |
|------|------|------|
| **PEé˜µåˆ—** | 8Ã—8 (64ä¸ª) | è„‰åŠ¨é˜µåˆ—æ¶æ„ |
| **å³°å€¼æ€§èƒ½** | 6.4 GMAC/s | @ 100MHz |
| **æ•°æ®ä½å®½** | 16bit | Q8.8å®šç‚¹æ•°æ ¼å¼ |
| **è¾“å…¥ç¼“å­˜** | 512å­—èŠ‚ | 256Ã—16bit |
| **æƒé‡ç¼“å­˜** | 2KB | 1024Ã—16bit |
| **è¾“å‡ºç¼“å­˜** | 512å­—èŠ‚ | 256Ã—16bit |
| **æµ‹è¯•é€šè¿‡ç‡** | 100% | 5/5æµ‹è¯•é€šè¿‡ |

### ğŸš€ å¿«é€Ÿå¼€å§‹

#### 1. å…‹éš†ä»“åº“
```bash
git clone https://github.com/nicholass58949/micro_architect.git
cd micro_architect
```

#### 2. è¿è¡Œä»¿çœŸ
```bash
# åˆ›å»ºè¾“å‡ºç›®å½•
mkdir -p sim_output

# ç¼–è¯‘å¹¶è¿è¡Œä»¿çœŸ
bash run_simulation.sh

# æŸ¥çœ‹æ³¢å½¢ï¼ˆéœ€è¦GTKWaveï¼‰
gtkwave sim_output/npu_tb.vcd
```

#### 3. æŸ¥çœ‹æ–‡æ¡£
```bash
# å¿«é€Ÿå‚è€ƒ
cat docs/QUICK_REFERENCE.md

# è¯¦ç»†æ¶æ„
cat docs/ARCHITECTURE.md

# å­¦ä¹ æŒ‡å—
cat docs/LEARNING_GUIDE.md
```

### ğŸ“ é¡¹ç›®ç»“æ„

```
micro_architect/
â”œâ”€â”€ rtl/                        # RTLæºä»£ç 
â”‚   â”œâ”€â”€ core/                   # æ ¸å¿ƒè®¡ç®—æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ processing_element.v
â”‚   â”‚   â”œâ”€â”€ matrix_multiply_unit.v
â”‚   â”‚   â””â”€â”€ activation_unit.v
â”‚   â”œâ”€â”€ memory/                 # å­˜å‚¨æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ input_buffer.v
â”‚   â”‚   â”œâ”€â”€ weight_buffer.v
â”‚   â”‚   â””â”€â”€ output_buffer.v
â”‚   â”œâ”€â”€ control/                # æ§åˆ¶æ¨¡å—
â”‚   â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”‚   â””â”€â”€ datapath_controller.v
â”‚   â”œâ”€â”€ interface/              # æ¥å£æ¨¡å—
â”‚   â”‚   â””â”€â”€ axi_interface.v
â”‚   â”œâ”€â”€ utils/                  # å·¥å…·æ¨¡å—
â”‚   â”‚   â””â”€â”€ performance_counter.v
â”‚   â””â”€â”€ npu_top.v              # é¡¶å±‚æ¨¡å—
â”‚
â”œâ”€â”€ testbench/                  # æµ‹è¯•å¹³å°
â”‚   â”œâ”€â”€ npu_tb.v               # ä¸»æµ‹è¯•å¹³å°
â”‚   â””â”€â”€ test_utils.vh          # æµ‹è¯•å·¥å…·
â”‚
â”œâ”€â”€ sim/                        # ä»¿çœŸè„šæœ¬
â”‚   â””â”€â”€ run_simulation.sh      # ç»Ÿä¸€ä»¿çœŸè„šæœ¬
â”‚
â”œâ”€â”€ docs/                       # æ–‡æ¡£
â”‚   â”œâ”€â”€ ARCHITECTURE.md        # æ¶æ„è®¾è®¡
â”‚   â”œâ”€â”€ QUICK_REFERENCE.md     # å¿«é€Ÿå‚è€ƒ
â”‚   â”œâ”€â”€ LEARNING_GUIDE.md      # å­¦ä¹ æŒ‡å—
â”‚   â””â”€â”€ SIMULATION_REPORT.md   # ä»¿çœŸæŠ¥å‘Š
â”‚
â”œâ”€â”€ README.md                   # æœ¬æ–‡ä»¶
â”œâ”€â”€ LICENSE                     # è®¸å¯è¯
â””â”€â”€ .gitignore                 # Gitå¿½ç•¥æ–‡ä»¶
```

### ğŸ¯ æ ¸å¿ƒæ¨¡å—è¯´æ˜

#### 1. å¤„ç†å•å…ƒï¼ˆProcessing Elementï¼‰
- **æ–‡ä»¶**: `rtl/core/processing_element.v`
- **åŠŸèƒ½**: æ‰§è¡Œä¹˜ç´¯åŠ ï¼ˆMACï¼‰è¿ç®—
- **ç‰¹ç‚¹**: 16ä½å®šç‚¹æ•°ï¼Œ32ä½ç´¯åŠ å™¨

#### 2. çŸ©é˜µä¹˜æ³•å•å…ƒï¼ˆMatrix Multiply Unitï¼‰
- **æ–‡ä»¶**: `rtl/core/matrix_multiply_unit.v`
- **åŠŸèƒ½**: 8Ã—8 PEé˜µåˆ—å®ç°çŸ©é˜µä¹˜æ³•
- **æ¶æ„**: è„‰åŠ¨é˜µåˆ—ï¼ˆSystolic Arrayï¼‰

#### 3. æ¿€æ´»å‡½æ•°å•å…ƒï¼ˆActivation Unitï¼‰
- **æ–‡ä»¶**: `rtl/core/activation_unit.v`
- **åŠŸèƒ½**: æ”¯æŒReLUã€Sigmoidã€Tanh
- **ä¼˜åŒ–**: æŸ¥æ‰¾è¡¨ï¼ˆLUTï¼‰å®ç°

#### 4. æ§åˆ¶å•å…ƒï¼ˆControl Unitï¼‰
- **æ–‡ä»¶**: `rtl/control/control_unit.v`
- **åŠŸèƒ½**: çŠ¶æ€æœºæ§åˆ¶è®¡ç®—æµç¨‹
- **ä¿æŠ¤**: è¶…æ—¶æ£€æµ‹ã€é”™è¯¯å¤„ç†

#### 5. AXIæ¥å£ï¼ˆAXI Interfaceï¼‰
- **æ–‡ä»¶**: `rtl/interface/axi_interface.v`
- **åè®®**: AXI4-Liteæ ‡å‡†
- **åŠŸèƒ½**: å¯„å­˜å™¨è®¿é—®ã€æ•°æ®ä¼ è¾“

#### 6. æ•°æ®è·¯å¾„æ§åˆ¶å™¨ï¼ˆDatapath Controllerï¼‰
- **æ–‡ä»¶**: `rtl/control/datapath_controller.v`
- **åŠŸèƒ½**: è‡ªåŠ¨åœ°å€ç”Ÿæˆå’Œæ•°æ®ç»„ç»‡
- **ä¼˜åŠ¿**: ç®€åŒ–é¡¶å±‚è®¾è®¡

#### 7. æ€§èƒ½è®¡æ•°å™¨ï¼ˆPerformance Counterï¼‰
- **æ–‡ä»¶**: `rtl/utils/performance_counter.v`
- **åŠŸèƒ½**: ç»Ÿè®¡æ€§èƒ½æŒ‡æ ‡
- **æŒ‡æ ‡**: MACæ“ä½œæ•°ã€å‘¨æœŸæ•°ã€åˆ©ç”¨ç‡

### âœ… éªŒè¯çŠ¶æ€

å·²é€šè¿‡çš„æµ‹è¯•ï¼š
- âœ… MACè¿ç®—æµ‹è¯•
- âœ… ç´¯åŠ å™¨æµ‹è¯•  
- âœ… ReLUæ¿€æ´»å‡½æ•°æµ‹è¯•
- âœ… ç¼“å­˜è¯»å†™æµ‹è¯•
- âœ… æ•°æ®å®Œæ•´æ€§æµ‹è¯•

**æµ‹è¯•é€šè¿‡ç‡**: 100% (5/5)

è¯¦ç»†æŠ¥å‘Šï¼š[SIMULATION_REPORT.md](docs/SIMULATION_REPORT.md)

### ğŸ“– å­¦ä¹ èµ„æº

#### æ¨èé˜…è¯»é¡ºåº
1. **æœ¬README** - é¡¹ç›®æ¦‚è¿°
2. [å¿«é€Ÿå‚è€ƒ](docs/QUICK_REFERENCE.md) - å¸¸ç”¨å‘½ä»¤å’Œå‚æ•°
3. [æ¶æ„è®¾è®¡](docs/ARCHITECTURE.md) - è¯¦ç»†è®¾è®¡æ–‡æ¡£
4. [å­¦ä¹ æŒ‡å—](docs/LEARNING_GUIDE.md) - å­¦ä¹ è·¯çº¿

#### å­¦ä¹ è·¯çº¿ï¼ˆ4å‘¨è®¡åˆ’ï¼‰
- **ç¬¬1å‘¨**: åŸºç¡€æ¦‚å¿µï¼ˆå®šç‚¹æ•°ã€MACè¿ç®—ã€PEè®¾è®¡ï¼‰
- **ç¬¬2å‘¨**: æ ¸å¿ƒç®—æ³•ï¼ˆè„‰åŠ¨é˜µåˆ—ã€çŸ©é˜µä¹˜æ³•ï¼‰
- **ç¬¬3å‘¨**: ç³»ç»Ÿé›†æˆï¼ˆAXIåè®®ã€çŠ¶æ€æœºã€æ§åˆ¶æµï¼‰
- **ç¬¬4å‘¨**: å®è·µéªŒè¯ï¼ˆä»¿çœŸã€è°ƒè¯•ã€ä¼˜åŒ–ï¼‰

### ğŸ› ï¸ å¼€å‘å·¥å…·

#### ä»¿çœŸå·¥å…·
- **Icarus Verilog** (å¼€æº) - æ¨èç”¨äºå­¦ä¹ 
- **ModelSim** (å•†ä¸š) - ä¸“ä¸šä»¿çœŸ
- **Verilator** (å¼€æº) - é«˜æ€§èƒ½ä»¿çœŸ

#### ç»¼åˆå·¥å…·
- **Xilinx Vivado** - FPGAç»¼åˆ
- **Intel Quartus** - FPGAç»¼åˆ
- **Synopsys DC** - ASICç»¼åˆ

#### æ³¢å½¢æŸ¥çœ‹
- **GTKWave** (å¼€æº) - æ¨è
- **ModelSim Waveform Viewer**

### ğŸ“ é€‚ç”¨äººç¾¤

- ğŸ“ å­¦ä¹ ç¡¬ä»¶åŠ é€Ÿå™¨è®¾è®¡
- ğŸ“ ç†è§£ç¥ç»ç½‘ç»œç¡¬ä»¶å®ç°
- ğŸ“ æŒæ¡Verilog HDLç¼–ç¨‹
- ğŸ“ å‡†å¤‡FPGAé¡¹ç›®å¼€å‘
- ğŸ“ ç ”ç©¶è®¡ç®—æœºä½“ç³»ç»“æ„
- ğŸ“ å‡†å¤‡èŠ¯ç‰‡è®¾è®¡å·¥ä½œ

### ğŸ”§ æ‰©å±•æ–¹å‘

#### çŸ­æœŸæ”¹è¿›ï¼ˆ1-2å‘¨ï¼‰
- [ ] æ”¯æŒå¯å˜çŸ©é˜µå¤§å°
- [ ] æ·»åŠ æ›´å¤šæµ‹è¯•ç”¨ä¾‹
- [ ] ä¼˜åŒ–æ—¶åºæ€§èƒ½
- [ ] æ·»åŠ æ–­è¨€éªŒè¯

#### ä¸­æœŸæ‰©å±•ï¼ˆ1-2æœˆï¼‰
- [ ] å·ç§¯åŠ é€Ÿå™¨
- [ ] æ± åŒ–å•å…ƒ
- [ ] DMAæ§åˆ¶å™¨
- [ ] INT8é‡åŒ–æ”¯æŒ

#### é•¿æœŸç›®æ ‡ï¼ˆ3-6æœˆï¼‰
- [ ] å¤šå±‚ç½‘ç»œè‡ªåŠ¨æ‰§è¡Œ
- [ ] ç¨€ç–çŸ©é˜µä¼˜åŒ–
- [ ] FPGAåŸå‹éªŒè¯
- [ ] è½¯ä»¶é©±åŠ¨å¼€å‘
- [ ] å®Œæ•´SoCé›†æˆ

### ğŸ“ è´¡çŒ®æŒ‡å—

æ¬¢è¿è´¡çŒ®ï¼è¯·éµå¾ªä»¥ä¸‹æ­¥éª¤ï¼š

1. Forkæœ¬ä»“åº“
2. åˆ›å»ºç‰¹æ€§åˆ†æ”¯ (`git checkout -b feature/AmazingFeature`)
3. æäº¤æ›´æ”¹ (`git commit -m 'Add some AmazingFeature'`)
4. æ¨é€åˆ°åˆ†æ”¯ (`git push origin feature/AmazingFeature`)
5. å¼€å¯Pull Request

### ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨MITè®¸å¯è¯ - è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶

### ğŸ™ è‡´è°¢

æœ¬é¡¹ç›®å—ä»¥ä¸‹å·¥ä½œå¯å‘ï¼š
- **Google TPU** - è„‰åŠ¨é˜µåˆ—æ¶æ„
- **MIT Eyeriss** - èƒ½æ•ˆä¼˜åŒ–è®¾è®¡
- **Xilinx DPU** - FPGAåŠ é€Ÿå™¨å®ç°

### ğŸ“§ è”ç³»æ–¹å¼

- **GitHub Issues**: [æäº¤é—®é¢˜](https://github.com/nicholass58949/micro_architect/issues)
- **Discussions**: [è®¨è®ºåŒº](https://github.com/nicholass58949/micro_architect/discussions)

### â­ Star History

å¦‚æœè¿™ä¸ªé¡¹ç›®å¯¹ä½ æœ‰å¸®åŠ©ï¼Œè¯·ç»™ä¸ªStarï¼â­

---

## English

### ğŸŒŸ Features

- **Complete Systolic Array Architecture**: 8Ã—8 PE array with 64 processing elements
- **Multiple Activation Functions**: ReLU, Sigmoid, Tanh support
- **Standard AXI4-Lite Interface**: Easy system integration
- **Performance Counter**: Real-time performance metrics
- **Datapath Controller**: Automatic data flow management
- **Comprehensive Documentation**: Both English and Chinese
- **Verified**: All simulation tests passed âœ…

### ğŸ“Š Performance Metrics

| Metric | Value | Description |
|--------|-------|-------------|
| **PE Array** | 8Ã—8 (64 PEs) | Systolic array |
| **Peak Performance** | 6.4 GMAC/s | @ 100MHz |
| **Data Width** | 16-bit | Q8.8 fixed-point |
| **Input Buffer** | 512 bytes | 256Ã—16bit |
| **Weight Buffer** | 2KB | 1024Ã—16bit |
| **Output Buffer** | 512 bytes | 256Ã—16bit |
| **Test Pass Rate** | 100% | 5/5 tests passed |

### ğŸš€ Quick Start

#### 1. Clone Repository
```bash
git clone https://github.com/nicholass58949/micro_architect.git
cd micro_architect
```

#### 2. Run Simulation
```bash
# Create output directory
mkdir -p sim_output

# Compile and run simulation
bash run_simulation.sh

# View waveform (requires GTKWave)
gtkwave sim_output/npu_tb.vcd
```

#### 3. Read Documentation
```bash
# Quick reference
cat docs/QUICK_REFERENCE.md

# Architecture details
cat docs/ARCHITECTURE.md

# Learning guide
cat docs/LEARNING_GUIDE.md
```

### ğŸ“– Documentation

- [Architecture Design](docs/ARCHITECTURE.md) - Detailed architecture
- [Quick Reference](docs/QUICK_REFERENCE.md) - Command reference
- [Learning Guide](docs/LEARNING_GUIDE.md) - Learning roadmap
- [Simulation Report](docs/SIMULATION_REPORT.md) - Test results

### ğŸ“ Target Audience

- Students learning hardware accelerator design
- Engineers understanding neural network hardware
- Developers mastering Verilog HDL
- Researchers in computer architecture
- FPGA/ASIC designers

### ğŸ“ Contributing

Contributions are welcome! Please follow these steps:

1. Fork the repository
2. Create feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to branch (`git push origin feature/AmazingFeature`)
5. Open Pull Request

### ğŸ“„ License

This project is licensed under the MIT License - see [LICENSE](LICENSE) file

### ğŸ™ Acknowledgments

Inspired by:
- **Google TPU** - Systolic array architecture
- **MIT Eyeriss** - Energy-efficient design
- **Xilinx DPU** - FPGA accelerator implementation

---

**Created**: January 2026  
**Version**: 1.0  
**Status**: âœ… Verified and ready for learning

**Happy Learning!** ğŸš€
