#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Thu Nov  9 16:12:56 2017
# Process ID: 14144
# Current directory: C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlrei/Documents/SourceTree/Vivado_IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'System_auto_pc_0' generated file not found 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: link_design -top System_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_Zybo_Switches_0_0/System_Zybo_Switches_0_0.dcp' for cell 'System_i/Zybo_Switches_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_Zybo_VGA_Basic_0_0/System_Zybo_VGA_Basic_0_0.dcp' for cell 'System_i/Zybo_VGA_Basic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.dcp' for cell 'System_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.dcp' for cell 'System_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_rst_ps7_0_100M_0/System_rst_ps7_0_100M_0.dcp' for cell 'System_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.dcp' for cell 'System_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_cc_0/System_auto_cc_0.dcp' for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'System_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/.Xil/Vivado-14144-Jensen-Surface/dcp17/System_clk_wiz_0_0.edf:48013]
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_rst_ps7_0_100M_0/System_rst_ps7_0_100M_0_board.xdc] for cell 'System_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_rst_ps7_0_100M_0/System_rst_ps7_0_100M_0_board.xdc] for cell 'System_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_rst_ps7_0_100M_0/System_rst_ps7_0_100M_0.xdc] for cell 'System_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_rst_ps7_0_100M_0/System_rst_ps7_0_100M_0.xdc] for cell 'System_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.273 ; gain = 561.344
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0_board.xdc] for cell 'System_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_proc_sys_reset_0_0/System_proc_sys_reset_0_0.xdc] for cell 'System_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/constrs_1/imports/Vivado/Zybo_Master_Constraints.xdc]
Finished Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/constrs_1/imports/Vivado/Zybo_Master_Constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_cc_0/System_auto_cc_0.dcp'
Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_cc_0/System_auto_cc_0_clocks.xdc] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_auto_cc_0/System_auto_cc_0_clocks.xdc] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'System_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1184.930 ; gain = 915.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.899 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab570e8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 91 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12c544091

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a6470672

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 184 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a6470672

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a6470672

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1184.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e22478b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 216d35ba3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1184.930 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 153ec389e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1184.930 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 94929075

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eb4b76bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eb4b76bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.930 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eb4b76bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11317a0f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11317a0f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db0056a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17cfb9b14

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137f4ef86

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 137f4ef86

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1067b81b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19d1ee210

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 163c082f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 163c082f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 704345b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.930 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 704345b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.930 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1153cf437

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1153cf437

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1209.219 ; gain = 24.289
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.265. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 134c25715

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289
Phase 4.1 Post Commit Optimization | Checksum: 134c25715

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 134c25715

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 134c25715

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b3748083

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b3748083

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289
Ending Placer Task | Checksum: 102e91ba8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1209.219 ; gain = 24.289
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1209.219 ; gain = 24.289
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.531 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1215.078 ; gain = 5.547
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1215.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1215.078 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5775096 ConstDB: 0 ShapeSum: fd71cb12 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10307ba00

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.527 ; gain = 67.758
Post Restoration Checksum: NetGraph: 5b05540d NumContArr: a80265f3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10307ba00

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.527 ; gain = 67.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10307ba00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.527 ; gain = 67.758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10307ba00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.527 ; gain = 67.758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ef2db913

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1285.527 ; gain = 67.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.207 | TNS=-0.207 | WHS=-0.143 | THS=-28.444|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 124020335

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1285.527 ; gain = 67.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.207 | TNS=-0.088 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: d3790164

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.473 ; gain = 80.703
Phase 2 Router Initialization | Checksum: 1478463b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f46f8fb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.448 | TNS=-42.290| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d3e6a8ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.656 | TNS=-60.575| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c9d82987

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1298.473 ; gain = 80.703
Phase 4 Rip-up And Reroute | Checksum: 1c9d82987

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15025dd94

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.333 | TNS=-33.287| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d157c267

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d157c267

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703
Phase 5 Delay and Skew Optimization | Checksum: 1d157c267

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22fa80e57

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.332 | TNS=-33.252| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0c65d0a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703
Phase 6 Post Hold Fix | Checksum: 1a0c65d0a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.87683 %
  Global Horizontal Routing Utilization  = 3.72082 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1e281d949

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e281d949

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a351913d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1298.473 ; gain = 80.703

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.332 | TNS=-33.252| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a351913d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1298.473 ; gain = 80.703
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1298.473 ; gain = 80.703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1298.473 ; gain = 83.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1298.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file System_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file System_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx System_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 16:15:18 2017...
