// Seed: 2668798944
module module_0 (
    output id_0,
    output id_1
    , id_4,
    output logic id_2,
    output id_3
);
  always @(posedge id_4) id_3 = 1'b0 ? id_4[1] : (id_4);
  logic id_5;
  assign id_1 = 1;
endmodule
