# -*- Makefile -*-

CC = gcc
SRC = school.c main.c
OBJ = main.o school.o
NAME = school

all: $(NAME)

${OBJ[1]}: ${SRC[2]}
	$(CC) -c ${SRC[2]} -o ${OBJ[1]}

${OBJ[2]}: $(SRC[1])
	$(CC) -c ${SRC[1]} -o ${OBJ[2]}

$(NAME): ${OBJ[1]} ${OBJ[2]}
	$(CC) $(OBJ) -o $(NAME)
