{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4835, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0021426694002002478, "power__switching__total": 0.001178762991912663, "power__leakage__total": 3.905518752844728e-08, "power__total": 0.0033214716240763664, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.180619, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.180619, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.303998, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.128106, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 83, "design__max_fanout_violation__count": 360, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.322193, "clock__skew__worst_setup": 0.322193, "timing__hold__ws": 0.105157, "timing__setup__ws": 3.52568, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 305.91 316.63", "design__core__bbox": "5.52 10.88 300.38 304.64", "design__io": 77, "design__die__area": 96860.3, "design__core__area": 86618.1, "design__instance__area": 32910.3, "design__instance__count__stdcell": 4835, "design__instance__area__stdcell": 32910.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.379947, "design__instance__utilization__stdcell": 0.379947, "floorplan__design__io": 75, "design__io__hpwl": 9379984, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 88885.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 202, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "route__net": 3657, "route__net__special": 2, "route__drc_errors__iter:1": 2221, "route__wirelength__iter:1": 101512, "route__drc_errors__iter:2": 1276, "route__wirelength__iter:2": 100791, "route__drc_errors__iter:3": 1088, "route__wirelength__iter:3": 100538, "route__drc_errors__iter:4": 111, "route__wirelength__iter:4": 100560, "route__drc_errors__iter:5": 22, "route__wirelength__iter:5": 100561, "route__drc_errors__iter:6": 11, "route__wirelength__iter:6": 100560, "route__drc_errors__iter:7": 4, "route__wirelength__iter:7": 100564, "route__drc_errors__iter:8": 4, "route__wirelength__iter:8": 100564, "route__drc_errors__iter:9": 4, "route__wirelength__iter:9": 100564, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 100544, "route__drc_errors": 0, "route__wirelength": 100544, "route__vias": 25264, "route__vias__singlecut": 25264, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 477.92, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 2, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 30, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.313042, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.313042, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.842599, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.655981, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 2, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.122354, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.122354, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.106186, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.759796, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 2, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.175834, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.175834, "timing__hold__ws__corner:min_tt_025C_1v80": 0.301649, "timing__setup__ws__corner:min_tt_025C_1v80": 9.194834, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 2, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.306157, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.306157, "timing__hold__ws__corner:min_ss_100C_1v60": 0.837204, "timing__setup__ws__corner:min_ss_100C_1v60": 3.789614, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 2, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.118984, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.118984, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.105296, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.804514, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 2, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 40, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.186719, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.186719, "timing__hold__ws__corner:max_tt_025C_1v80": 0.306896, "timing__setup__ws__corner:max_tt_025C_1v80": 9.062829, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 2, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 39, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 40, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.322193, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.322193, "timing__hold__ws__corner:max_ss_100C_1v60": 0.848248, "timing__setup__ws__corner:max_ss_100C_1v60": 3.52568, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 2, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 40, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.12645, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12645, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.105157, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.714342, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 2, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 2, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.799, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000143066, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000997857, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000977207, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000137359, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000977207, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000143, "ir__drop__worst": 0.000998, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}