
---------- Begin Simulation Statistics ----------
final_tick                                33517523500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185888                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   348835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.03                       # Real time elapsed on the host
host_tick_rate                              465307572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13390087                       # Number of instructions simulated
sim_ops                                      25127633                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033518                       # Number of seconds simulated
sim_ticks                                 33517523500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3390087                       # Number of instructions committed
system.cpu0.committedOps                      6211253                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.773841                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1968774                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     559122                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2020                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2934939                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        11028                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56836377                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050572                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1272436                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu0.numCycles                        67035041                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3068972     49.41%     49.44% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.45% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.51% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.51% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.21%     52.76% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.15%     54.91% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     54.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2798917     45.06%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6211253                       # Class of committed instruction
system.cpu0.tickCycles                       10198664                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.703505                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503877                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32866                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1219                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34527895                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149176                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366697                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu1.numCycles                        67035047                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32507152                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       401307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        803655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2655524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          132                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5311113                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            132                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       390050                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11257                       # Transaction distribution
system.membus.trans_dist::ReadExReq            386066                       # Transaction distribution
system.membus.trans_dist::ReadExResp           386066                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1206003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1206003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1206003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50713472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50713472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50713472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            402348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  402348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              402348                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2535121500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2124892500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1263507                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1263507                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1263507                       # number of overall hits
system.cpu0.icache.overall_hits::total        1263507                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8886                       # number of overall misses
system.cpu0.icache.overall_misses::total         8886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    241533500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    241533500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    241533500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    241533500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1272393                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1272393                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1272393                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1272393                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006984                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006984                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006984                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006984                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27181.352690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27181.352690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27181.352690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27181.352690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8870                       # number of writebacks
system.cpu0.icache.writebacks::total             8870                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8886                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8886                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8886                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    232647500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    232647500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    232647500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    232647500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006984                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006984                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006984                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006984                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26181.352690                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26181.352690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26181.352690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26181.352690                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1263507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1263507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    241533500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    241533500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1272393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1272393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27181.352690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27181.352690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8886                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    232647500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    232647500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006984                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006984                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26181.352690                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26181.352690                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999592                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1272393                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.190749                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999592                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10188030                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10188030                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2754787                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2754787                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2754787                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2754787                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       728659                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        728659                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       728659                       # number of overall misses
system.cpu0.dcache.overall_misses::total       728659                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  59072290500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  59072290500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  59072290500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  59072290500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3483446                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3483446                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3483446                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3483446                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209178                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209178                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209178                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209178                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81069.870131                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81069.870131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81069.870131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81069.870131                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       359202                       # number of writebacks
system.cpu0.dcache.writebacks::total           359202                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       355101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       355101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       355101                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       355101                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       373558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       373558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       373558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       373558                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29409904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29409904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29409904000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29409904000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107238                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107238                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107238                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107238                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78729.150493                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78729.150493                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78729.150493                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78729.150493                       # average overall mshr miss latency
system.cpu0.dcache.replacements                373541                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       540188                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         540188                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    425304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    425304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       556588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       556588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.029465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25933.170732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25933.170732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    395858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    395858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.028921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24592.066845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24592.066845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2214599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2214599                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       712259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       712259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58646986500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58646986500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2926858                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2926858                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82339.410945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82339.410945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       354798                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       354798                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       357461                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       357461                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  29014045500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  29014045500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122131                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122131                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81167.023815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81167.023815                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3128344                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           373557                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.374476                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28241125                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28241125                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730761                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730761                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635883                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635883                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635883                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635883                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21587583000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21587583000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21587583000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21587583000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366644                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366644                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366644                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366644                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485909                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485909                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13196.287876                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13196.287876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13196.287876                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13196.287876                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635867                       # number of writebacks
system.cpu1.icache.writebacks::total          1635867                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635883                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635883                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19951700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19951700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19951700000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19951700000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485909                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485909                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485909                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485909                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12196.287876                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12196.287876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12196.287876                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12196.287876                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635883                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635883                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21587583000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21587583000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366644                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13196.287876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13196.287876                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19951700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19951700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12196.287876                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12196.287876                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635883                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057998                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28569035                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28569035                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401992                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401992                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401992                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401992                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722701                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722701                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722701                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722701                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14355276000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14355276000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14355276000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14355276000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124693                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175213                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19863.368115                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19863.368115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19863.368115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19863.368115                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       420294                       # number of writebacks
system.cpu1.dcache.writebacks::total           420294                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85439                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85439                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637262                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11267281500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11267281500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11267281500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11267281500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154499                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17680.767879                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17680.767879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17680.767879                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17680.767879                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637246                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7027606500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7027606500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15057.919885                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15057.919885                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6318378000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6318378000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14084.407768                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14084.407768                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438389                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438389                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7327669500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7327669500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28624.156237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28624.156237                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67342                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67342                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4948903500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4948903500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26232.698485                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26232.698485                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637262                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338451                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634806                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634806                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1632578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595132                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2253240                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7150                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18380                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1632578                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595132                       # number of overall hits
system.l2.overall_hits::total                 2253240                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            355178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             42130                       # number of demand (read+write) misses
system.l2.demand_misses::total                 402349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1736                       # number of overall misses
system.l2.overall_misses::.cpu0.data           355178                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3305                       # number of overall misses
system.l2.overall_misses::.cpu1.data            42130                       # number of overall misses
system.l2.overall_misses::total                402349                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    139734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28562099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    290966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3763662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32756462500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    139734500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28562099500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    290966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3763662500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32756462500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          373558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2655589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         373558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2655589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.195363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.950797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.002020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.066111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151510                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.195363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.950797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.002020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.066111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151510                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80492.223502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80416.296899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88038.124054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89334.500356                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81413.058067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80492.223502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80416.296899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88038.124054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89334.500356                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81413.058067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              390050                       # number of writebacks
system.l2.writebacks::total                    390050                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       355178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        42130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            402349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       355178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        42130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           402349                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    122374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  25010329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3342362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28732982500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    122374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  25010329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3342362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28732982500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.195363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.950797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.002020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.066111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.195363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.950797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.002020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.066111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70492.223502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70416.325054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78038.124054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79334.500356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71413.082921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70492.223502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70416.325054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78038.124054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79334.500356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71413.082921                       # average overall mshr miss latency
system.l2.replacements                         401428                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       779496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           779496                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       779496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       779496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644737                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644737                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644737                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644737                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154928                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         352341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              386067                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28331050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3021343500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31352393500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       357461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            546115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80408.042209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89584.993773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81209.721370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       352341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         386067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  24807650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2684083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27491733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70408.070591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79584.993773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71209.747272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1632578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1639728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    139734500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    290966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    430700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.195363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.002020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80492.223502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88038.124054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85439.496132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    122374500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257916000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    380290500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.195363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.002020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70492.223502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78038.124054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75439.496132                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            453464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    231049500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    742319000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    973368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.176244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.018734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81441.487487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88329.247977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86590.917178                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    202679500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    658279000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    860958500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.176244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.018734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71441.487487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78329.247977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76590.917178                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.308015                       # Cycle average of tags in use
system.l2.tags.total_refs                     5311101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    402452                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.196856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.598225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.779874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      381.001575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      166.901306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      472.027036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.372072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.162990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.460964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42891356                       # Number of tag accesses
system.l2.tags.data_accesses                 42891356                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        111104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22731328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        211520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2696320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25750272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       111104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       211520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        322624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24963200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24963200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         355177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          42130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              402348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       390050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             390050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3314803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        678192349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6310729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80445084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768262965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3314803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6310729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9625532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      744780562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744780562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      744780562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3314803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       678192349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6310729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80445084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1513043528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    390047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    355132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     42074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1169004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             366237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      402348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     390050                       # Number of write requests accepted
system.mem_ctrls.readBursts                    402348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   390050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24423                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4595115000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2011235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12137246250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11423.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30173.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   356313                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  345088                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                402348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               390050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  370032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    558.031257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   344.691526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.724613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18072     19.89%     19.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18290     20.13%     40.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5911      6.51%     46.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3735      4.11%     50.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2314      2.55%     53.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2115      2.33%     55.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1750      1.93%     57.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1822      2.01%     59.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36851     40.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.543350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.283067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.816703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24187     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            63      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            33      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.333205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23920     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      0.18%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              121      0.50%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      0.86%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25743808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24961152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25750272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24963200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       768.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33517495000                       # Total gap between requests
system.mem_ctrls.avgGap                      42298.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       111104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22728448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       211520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2692736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24961152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3314803.374419950880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 678106423.942687749863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6310728.774457337335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80338155.054922237992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 744719459.956520915031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       355177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        42130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       390050                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     51228750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10361241500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    121707500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1603068500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 832951321000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29509.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29172.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36825.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38050.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2135498.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            323527680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            171959040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1432383960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1017545040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2645410560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13654316370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1372357440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20617500090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.125998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3422228250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1119040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28976255250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            325241280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            172854660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1439659620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1018348920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2645410560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13653751500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1372833120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20628099660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.442238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3421865500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1119040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28976618000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1169546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644737                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          242669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           546115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          546114                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644769                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1120656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7966701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     46896576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209392000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67683584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325108544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          401428                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24963200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3057017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3056885    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    132      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3057017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5079789500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955942900                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453871406                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         565613921                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13351954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33517523500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
