Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 15:18:19 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RO_PUF_control_sets_placed.rpt
| Design       : RO_PUF
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    71 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           27 |
| Yes          | No                    | No                     |            2220 |          939 |
| Yes          | No                    | Yes                    |             309 |           58 |
| Yes          | Yes                   | No                     |             256 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                     Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  display_driver/my_clk/CLK |                                                      |                                       |                1 |              2 |         2.00 |
|  clk_50MHz_IBUF_BUFG       |                                                      | ro_index[3]_i_1_n_0                   |                2 |              4 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/state                        | reset                                 |                2 |              5 |         2.50 |
|  clk_50MHz_IBUF_BUFG       |                                                      | counting_active_i_1_n_0               |                4 |              7 |         1.75 |
|  clk_50MHz_IBUF_BUFG       |                                                      |                                       |               11 |             12 |         1.09 |
|  clk_50MHz_IBUF_BUFG       | prev_response[7]_i_1_n_0                             |                                       |                4 |             14 |         3.50 |
|                            |                                                      |                                       |               16 |             27 |         1.69 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[0][31]_i_1_n_0             |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[37][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[12][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[13][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[14][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[25][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[40][31]_i_1_n_0            |                                       |               18 |             32 |         1.78 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[34][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[28][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[35][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[15][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[1][31]_i_1_n_0             |                                       |               19 |             32 |         1.68 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[22][31]_i_1_n_0            |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[19][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[26][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[27][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[29][31]_i_1_n_0            |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[2][31]_i_1_n_0             |                                       |               17 |             32 |         1.88 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[36][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[33][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[23][31]_i_1_n_0            |                                       |               10 |             32 |         3.20 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[17][31]_i_1_n_0            |                                       |               10 |             32 |         3.20 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[38][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[16][31]_i_1_n_0            |                                       |               10 |             32 |         3.20 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[39][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[10][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[21][31]_i_1_n_0            |                                       |               18 |             32 |         1.78 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[31][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[18][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[30][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[32][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[11][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[3][31]_i_1_n_0             |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[41][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[42][31]_i_1_n_0            |                                       |               10 |             32 |         3.20 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[43][31]_i_1_n_0            |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[20][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[24][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[54][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[51][31]_i_1_n_0            |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[7][31]_i_1_n_0             |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[46][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[5][31]_i_1_n_0             |                                       |               19 |             32 |         1.68 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[56][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[60][31]_i_1_n_0            |                                       |               18 |             32 |         1.78 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[58][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[9][31]_i_1_n_0             |                                       |               12 |             32 |         2.67 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[55][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[49][31]_i_1_n_0            |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[59][31]_i_1_n_0            |                                       |               17 |             32 |         1.88 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[57][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[53][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[63][31]_i_1_n_0            |                                       |               14 |             32 |         2.29 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[8][31]_i_1_n_0             |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[62][31]_i_1_n_0            |                                       |               11 |             32 |         2.91 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[4][31]_i_1_n_0             |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[47][31]_i_1_n_0            |                                       |               17 |             32 |         1.88 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[48][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[45][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[52][31]_i_1_n_0            |                                       |               15 |             32 |         2.13 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[61][31]_i_1_n_0            |                                       |               16 |             32 |         2.00 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[6][31]_i_1_n_0             |                                       |               17 |             32 |         1.88 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[50][31]_i_1_n_0            |                                       |               10 |             32 |         3.20 |
|  clk_50MHz_IBUF_BUFG       |                                                      | display_driver/my_clk/tmp_clk         |                9 |             32 |         3.56 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/W[44][31]_i_1_n_0            |                                       |               13 |             32 |         2.46 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/current_iteration[5]_i_1_n_0 | reset                                 |               16 |             48 |         3.00 |
|  clk_50MHz_IBUF_BUFG       |                                                      | std_counter[31]_i_1_n_0               |               12 |             48 |         4.00 |
|  clk_50MHz_IBUF_BUFG       | calculated_challenge[5]_i_1_n_0                      |                                       |               52 |            158 |         3.04 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/h4[31]_i_1_n_0               | reset                                 |               40 |            256 |         6.40 |
|  clk_50MHz_IBUF_BUFG       | sha128_inst/sha256_comp/a[31]_i_2_n_0                | sha128_inst/sha256_comp/a[31]_i_1_n_0 |               81 |            256 |         3.16 |
+----------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


