#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x558b7b8440d0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
P_0x558b7b86bb90 .param/l "DATA_SIZE" 1 2 11, +C4<00000000000000000000000000000101>;
v0x558b7b8ac940_0 .var "clk", 0 0;
v0x558b7b8aca00_0 .net "rx_data", 4 0, v0x558b7b8aad10_0;  1 drivers
v0x558b7b8acac0_0 .net "rx_is_completed", 0 0, v0x558b7b8aae90_0;  1 drivers
v0x558b7b8acbc0_0 .net "rx_is_receiving", 0 0, v0x558b7b8aafa0_0;  1 drivers
v0x558b7b8acc90_0 .var "tx_data", 4 0;
v0x558b7b8acd30_0 .net "tx_out", 0 0, v0x558b7b8ac4c0_0;  1 drivers
v0x558b7b8acdd0_0 .var "tx_start", 0 0;
S_0x558b7b8442b0 .scope module, "uart_rx" "uart_rx" 2 34, 3 1 0, S_0x558b7b8440d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 5 "data";
    .port_info 3 /OUTPUT 1 "is_receiving";
    .port_info 4 /OUTPUT 1 "is_completed";
P_0x558b7b889c30 .param/l "BAUD" 0 3 3, +C4<00000000000000000000000000011001>;
P_0x558b7b889c70 .param/l "DATA_SIZE" 0 3 4, +C4<00000000000000000000000000000101>;
P_0x558b7b889cb0 .param/l "FREQ" 0 3 2, +C4<00000000000000000000000001100100>;
P_0x558b7b889cf0 .param/l "S_IDLE" 1 3 14, +C4<00000000000000000000000000000000>;
P_0x558b7b889d30 .param/l "S_RECV" 1 3 15, +C4<00000000000000000000000000000001>;
P_0x558b7b889d70 .param/l "S_STOP" 1 3 16, +C4<00000000000000000000000000000010>;
v0x558b7b8aabb0_0 .net "clk", 0 0, v0x558b7b8ac940_0;  1 drivers
v0x558b7b8aac50_0 .var "current_bit", 7 0;
v0x558b7b8aad10_0 .var "data", 4 0;
v0x558b7b8aadd0_0 .net "in", 0 0, v0x558b7b8ac4c0_0;  alias, 1 drivers
v0x558b7b8aae90_0 .var "is_completed", 0 0;
v0x558b7b8aafa0_0 .var "is_receiving", 0 0;
v0x558b7b8ab060_0 .var "reset", 0 0;
v0x558b7b8ab100_0 .var "state", 3 0;
v0x558b7b8ab1c0_0 .net "strobe", 0 0, L_0x558b7b8bd020;  1 drivers
S_0x558b7b882920 .scope module, "clk_strobe" "clk_strobe" 3 30, 4 4 0, S_0x558b7b8442b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "strobe";
P_0x558b7b882b00 .param/l "DIVISOR" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x7f7c8a19d060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558b7b872480_0 .net/2u *"_ivl_0", 31 0, L_0x7f7c8a19d060;  1 drivers
v0x558b7b86ff60_0 .net "clk", 0 0, v0x558b7b8ac940_0;  alias, 1 drivers
v0x558b7b875b50_0 .var "counter", 31 0;
v0x558b7b8aa960_0 .net "reset", 0 0, v0x558b7b8ab060_0;  1 drivers
v0x558b7b8aaa20_0 .net "strobe", 0 0, L_0x558b7b8bd020;  alias, 1 drivers
E_0x558b7b880e50 .event posedge, v0x558b7b86ff60_0;
L_0x558b7b8bd020 .cmp/eq 32, v0x558b7b875b50_0, L_0x7f7c8a19d060;
S_0x558b7b8ab340 .scope module, "uart_tx" "uart_tx" 2 20, 5 1 0, S_0x558b7b8440d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 5 "data";
    .port_info 3 /OUTPUT 1 "out";
P_0x558b7b8ab4f0 .param/l "BAUD" 0 5 3, +C4<00000000000000000000000000011001>;
P_0x558b7b8ab530 .param/l "DATA_SIZE" 0 5 4, +C4<00000000000000000000000000000101>;
P_0x558b7b8ab570 .param/l "FREQ" 0 5 2, +C4<00000000000000000000000001100100>;
P_0x558b7b8ab5b0 .param/l "TX_IDLE" 1 5 13, +C4<00000000000000000000000000000000>;
P_0x558b7b8ab5f0 .param/l "TX_SEND" 1 5 14, +C4<00000000000000000000000000000001>;
P_0x558b7b8ab630 .param/l "TX_STOP" 1 5 15, +C4<00000000000000000000000000000010>;
v0x558b7b8ac1a0_0 .var "buffer", 4 0;
v0x558b7b8ac280_0 .net "clk", 0 0, v0x558b7b8ac940_0;  alias, 1 drivers
v0x558b7b8ac340_0 .var "current_bit", 7 0;
v0x558b7b8ac3e0_0 .net "data", 4 0, v0x558b7b8acc90_0;  1 drivers
v0x558b7b8ac4c0_0 .var "out", 0 0;
v0x558b7b8ac5b0_0 .var "reset", 0 0;
v0x558b7b8ac680_0 .net "start", 0 0, v0x558b7b8acdd0_0;  1 drivers
v0x558b7b8ac720_0 .var "state", 3 0;
v0x558b7b8ac7e0_0 .net "tx_strobe", 0 0, L_0x558b7b8bcee0;  1 drivers
S_0x558b7b8ab980 .scope module, "clk_strobe" "clk_strobe" 5 27, 4 4 0, S_0x558b7b8ab340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "strobe";
P_0x558b7b8abb60 .param/l "DIVISOR" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x7f7c8a19d018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x558b7b8abca0_0 .net/2u *"_ivl_0", 31 0, L_0x7f7c8a19d018;  1 drivers
v0x558b7b8abda0_0 .net "clk", 0 0, v0x558b7b8ac940_0;  alias, 1 drivers
v0x558b7b8abeb0_0 .var "counter", 31 0;
v0x558b7b8abf50_0 .net "reset", 0 0, v0x558b7b8ac5b0_0;  1 drivers
v0x558b7b8ac010_0 .net "strobe", 0 0, L_0x558b7b8bcee0;  alias, 1 drivers
L_0x558b7b8bcee0 .cmp/eq 32, v0x558b7b8abeb0_0, L_0x7f7c8a19d018;
    .scope S_0x558b7b8ab980;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b7b8abeb0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x558b7b8ab980;
T_1 ;
    %wait E_0x558b7b880e50;
    %load/vec4 v0x558b7b8abf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x558b7b8abeb0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 8, 4;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b7b8abeb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558b7b8abeb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558b7b8abeb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558b7b8ab340;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8ac5b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558b7b8ac720_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b7b8ac1a0_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b7b8ac340_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x558b7b8ab340;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b7b8ac4c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x558b7b8ab340;
T_4 ;
    %wait E_0x558b7b880e50;
    %load/vec4 v0x558b7b8ac720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x558b7b8ac680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558b7b8ac720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b7b8ac5b0_0, 0;
    %load/vec4 v0x558b7b8ac3e0_0;
    %assign/vec4 v0x558b7b8ac1a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b7b8ac340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b7b8ac4c0_0, 0;
T_4.4 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x558b7b8ac7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x558b7b8ac340_0;
    %pad/u 32;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x558b7b8ac1a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x558b7b8ac4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x558b7b8ac1a0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558b7b8ac1a0_0, 0;
    %load/vec4 v0x558b7b8ac340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b7b8ac340_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b7b8ac4c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558b7b8ac720_0, 0;
T_4.9 ;
T_4.6 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x558b7b8ac7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558b7b8ac720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b7b8ac5b0_0, 0;
T_4.10 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558b7b882920;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b7b875b50_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x558b7b882920;
T_6 ;
    %wait E_0x558b7b880e50;
    %load/vec4 v0x558b7b8aa960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x558b7b875b50_0;
    %cmpi/e 3, 0, 32;
    %flag_or 8, 4;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b7b875b50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558b7b875b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558b7b875b50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558b7b8442b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8ab060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558b7b8ab100_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b7b8aac50_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x558b7b8442b0;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b7b8aad10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8aafa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8aae90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x558b7b8442b0;
T_9 ;
    %wait E_0x558b7b880e50;
    %load/vec4 v0x558b7b8ab100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x558b7b8aadd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558b7b8ab100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b7b8aafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b7b8aae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b7b8ab060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558b7b8aad10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b7b8aac50_0, 0;
T_9.4 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x558b7b8ab1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x558b7b8aac50_0;
    %pad/u 32;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x558b7b8aadd0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558b7b8aac50_0;
    %assign/vec4/off/d v0x558b7b8aad10_0, 4, 5;
    %load/vec4 v0x558b7b8aac50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b7b8aac50_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558b7b8ab100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b7b8aae90_0, 0;
T_9.9 ;
T_9.6 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x558b7b8ab1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558b7b8ab100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b7b8aafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b7b8ab060_0, 0;
T_9.10 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558b7b8440d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8ac940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b7b8acc90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8acdd0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x558b7b8440d0;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0x558b7b8ac940_0;
    %inv;
    %store/vec4 v0x558b7b8ac940_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558b7b8440d0;
T_12 ;
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x558b7b8acc90_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b7b8acdd0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b7b8acc90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b7b8acdd0_0, 0, 1;
    %delay 960, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b7b8acc90_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b7b8acdd0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart_rx.v";
    "clk_strobe.v";
    "uart_tx.v";
