
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _259_/B (sg13g2_or2_1)
     1    0.003120    0.029483    0.117879    0.725407 v _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.029483    0.000000    0.725407 v _260_/B1 (sg13g2_o21ai_1)
     1    0.002949    0.093052    0.036523    0.761930 ^ _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.093052    0.000000    0.761930 ^ _261_/B1 (sg13g2_a21oi_1)
     1    0.002845    0.092052    0.049266    0.811196 v _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.092052    0.000000    0.811196 v _262_/B (sg13g2_nor2_1)
     1    0.003013    0.068515    0.069936    0.881133 ^ _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.068515    0.000000    0.881133 ^ _265_/B (sg13g2_nor3_1)
     1    0.003044    0.076011    0.050977    0.932109 v _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.076011    0.000000    0.932109 v _274_/A2 (sg13g2_a22oi_1)
     1    0.080000    0.688193    0.542990    1.475099 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.688193    0.000000    1.475099 ^ sine_out[1] (out)
                                              1.475099   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.475099   data arrival time
---------------------------------------------------------------------------------------------
                                              2.374901   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _247_/A1 (sg13g2_o21ai_1)
     1    0.002821    0.045150    0.082145    0.743753 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.045150    0.000000    0.743753 v _248_/C (sg13g2_nor3_1)
     1    0.002994    0.093067    0.081486    0.825239 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.093067    0.000000    0.825239 ^ _255_/B (sg13g2_nor4_1)
     1    0.002952    0.082562    0.067243    0.892482 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.082562    0.000000    0.892482 v _256_/B2 (sg13g2_a22oi_1)
     1    0.080000    0.688194    0.536995    1.429477 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.688194    0.000000    1.429477 ^ sine_out[0] (out)
                                              1.429477   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.429477   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420523   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _155_/B1 (sg13g2_a221oi_1)
     1    0.080000    1.043991    0.814705    1.394590 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      1.043991    0.000000    1.394590 ^ sine_out[17] (out)
                                              1.394590   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.394590   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455410   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.083100    0.689826    0.534307    1.307474 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.689826    0.000000    1.307474 ^ sine_out[2] (out)
                                              1.307474   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.307474   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542526   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _147_/A (sg13g2_nand2_1)
     2    0.005706    0.061712    0.074690    0.767973 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061712    0.000000    0.767973 v _275_/B (sg13g2_nor2_1)
     1    0.080000    0.665097    0.513497    1.281471 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.665097    0.000000    1.281471 ^ sine_out[3] (out)
                                              1.281471   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.281471   data arrival time
---------------------------------------------------------------------------------------------
                                              2.568529   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _189_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.803715    0.634379    1.254802 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.803715    0.000000    1.254802 ^ sine_out[32] (out)
                                              1.254802   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.254802   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595198   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _187_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.800658    0.634490    1.242018 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.800658    0.000000    1.242018 ^ sine_out[31] (out)
                                              1.242018   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.242018   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607982   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.279455    0.279455 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.279455 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156416    0.435871 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.435871 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.539644 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.539644 v _177_/B (sg13g2_nand2_1)
     3    0.008970    0.090440    0.074835    0.614479 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.090440    0.000000    0.614479 ^ _179_/A (sg13g2_nand2_1)
     2    0.005706    0.056828    0.074490    0.688969 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056828    0.000000    0.688969 v _281_/B (sg13g2_nor2_1)
     1    0.080000    0.664967    0.511235    1.200204 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.664967    0.000000    1.200204 ^ sine_out[8] (out)
                                              1.200204   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.200204   data arrival time
---------------------------------------------------------------------------------------------
                                              2.649796   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006157    0.057798    0.153977    0.541830 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.057798    0.000000    0.541830 v _176_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.802518    0.623569    1.165398 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.802518    0.000000    1.165398 ^ sine_out[27] (out)
                                              1.165398   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.165398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684602   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _186_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.675550    0.540775    1.161198 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.675550    0.000000    1.161198 ^ sine_out[30] (out)
                                              1.161198   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.161198   data arrival time
---------------------------------------------------------------------------------------------
                                              2.688802   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.721372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.721372 v _144_/B (sg13g2_nand2_1)
     2    0.006089    0.049427    0.063532    0.784904 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049427    0.000000    0.784904 ^ _145_/B (sg13g2_nand2_1)
     1    0.080000    0.448310    0.374153    1.159057 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.448310    0.000000    1.159057 v sine_out[14] (out)
                                              1.159057   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.159057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.690943   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.721372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.721372 v _147_/A (sg13g2_nand2_1)
     2    0.006089    0.054921    0.056959    0.778331 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054921    0.000000    0.778331 ^ _149_/B (sg13g2_nand2_1)
     1    0.080000    0.448310    0.376825    1.155156 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.448310    0.000000    1.155156 v sine_out[15] (out)
                                              1.155156   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.155156   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694844   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _148_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.679550    0.540877    1.148405 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.679550    0.000000    1.148405 ^ sine_out[16] (out)
                                              1.148405   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.148405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701595   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.721427 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.721427 v _171_/B (sg13g2_nand2_1)
     1    0.003096    0.041239    0.053194    0.774621 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.041239    0.000000    0.774621 ^ _172_/B (sg13g2_nand2_1)
     1    0.080000    0.472793    0.370170    1.144791 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.472793    0.000000    1.144791 v sine_out[25] (out)
                                              1.144791   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.144791   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705209   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.721427 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.721427 v _169_/B (sg13g2_nand2_1)
     1    0.003096    0.038695    0.053194    0.774621 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.038695    0.000000    0.774621 ^ _170_/B (sg13g2_nand2_1)
     1    0.080000    0.472793    0.368933    1.143554 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.472793    0.000000    1.143554 v sine_out[24] (out)
                                              1.143554   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.143554   data arrival time
---------------------------------------------------------------------------------------------
                                              2.706446   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _278_/B (sg13g2_nor2_1)
     1    0.080000    0.661848    0.522431    1.142854 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.661848    0.000000    1.142854 ^ sine_out[6] (out)
                                              1.142854   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.142854   data arrival time
---------------------------------------------------------------------------------------------
                                              2.707146   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _276_/A (sg13g2_nor2_1)
     1    0.080000    0.661921    0.527348    1.121718 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.661921    0.000000    1.121718 ^ sine_out[4] (out)
                                              1.121718   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.121718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728282   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _277_/A (sg13g2_nor2_1)
     1    0.080000    0.661802    0.527348    1.121718 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.661802    0.000000    1.121718 ^ sine_out[5] (out)
                                              1.121718   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.121718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728282   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _279_/A (sg13g2_nor2_1)
     1    0.080000    0.661700    0.527348    1.121718 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.661700    0.000000    1.121718 ^ sine_out[7] (out)
                                              1.121718   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.121718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728282   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _283_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.675451    0.535629    1.115513 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.675451    0.000000    1.115513 ^ sine_out[11] (out)
                                              1.115513   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.115513   data arrival time
---------------------------------------------------------------------------------------------
                                              2.734487   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _165_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.679550    0.535629    1.115513 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.679550    0.000000    1.115513 ^ sine_out[22] (out)
                                              1.115513   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.115513   data arrival time
---------------------------------------------------------------------------------------------
                                              2.734487   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.080000    0.462054    0.444403    1.108175 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.462054    0.000000    1.108175 v sine_out[29] (out)
                                              1.108175   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.108175   data arrival time
---------------------------------------------------------------------------------------------
                                              2.741826   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _151_/B (sg13g2_nand2_1)
     5    0.014900    0.119526    0.153635    0.541488 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.119526    0.000000    0.541488 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.002845    0.053663    0.054342    0.595830 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.053663    0.000000    0.595830 v _160_/B (sg13g2_nor2_1)
     1    0.080000    0.664967    0.509770    1.105599 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.664967    0.000000    1.105599 ^ sine_out[19] (out)
                                              1.105599   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.105599   data arrival time
---------------------------------------------------------------------------------------------
                                              2.744401   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.492163    0.438852    1.102623 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.492163    0.000000    1.102623 v sine_out[10] (out)
                                              1.102623   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.102623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.747377   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.460705    0.438852    1.102623 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.460705    0.000000    1.102623 v sine_out[21] (out)
                                              1.102623   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.102623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.747377   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _151_/B (sg13g2_nand2_1)
     5    0.014900    0.119526    0.153635    0.541488 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.119526    0.000000    0.541488 ^ _166_/B (sg13g2_nor2_1)
     1    0.002845    0.036396    0.053429    0.594917 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.036396    0.000000    0.594917 v _167_/B (sg13g2_nor2_1)
     1    0.080000    0.664967    0.501773    1.096690 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.664967    0.000000    1.096690 ^ sine_out[23] (out)
                                              1.096690   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.096690   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753310   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _131_/A (sg13g2_or2_1)
     6    0.016920    0.072523    0.201877    0.562198 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.072523    0.000000    0.562198 v _139_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.675324    0.530581    1.092779 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.675324    0.000000    1.092779 ^ sine_out[13] (out)
                                              1.092779   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.092779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.757221   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _131_/A (sg13g2_or2_1)
     6    0.016920    0.072523    0.201877    0.562198 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.072523    0.000000    0.562198 v _280_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.675552    0.530581    1.092779 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.675552    0.000000    1.092779 ^ sine_out[9] (out)
                                              1.092779   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.092779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.757221   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.279455    0.279455 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.279455 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156416    0.435871 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.435871 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.539644 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.539644 v _162_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.679550    0.540867    1.080511 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.679550    0.000000    1.080511 ^ sine_out[20] (out)
                                              1.080511   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.080511   data arrival time
---------------------------------------------------------------------------------------------
                                              2.769489   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.038697    0.164375    0.303413    0.303413 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.164375    0.000000    0.303413 ^ _125_/A (sg13g2_inv_1)
    10    0.028982    0.121022    0.163209    0.466622 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.121022    0.000000    0.466622 v _161_/A (sg13g2_nand2_1)
     3    0.009288    0.065882    0.081480    0.548102 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.065882    0.000000    0.548102 ^ _177_/B (sg13g2_nand2_1)
     3    0.008593    0.115898    0.084072    0.632174 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.115898    0.000000    0.632174 v _179_/A (sg13g2_nand2_1)
     2    0.006089    0.053288    0.067132    0.699305 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053288    0.000000    0.699305 ^ _180_/B (sg13g2_nand2_1)
     1    0.080000    0.472793    0.376031    1.075337 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.472793    0.000000    1.075337 v sine_out[28] (out)
                                              1.075337   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.075337   data arrival time
---------------------------------------------------------------------------------------------
                                              2.774663   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006157    0.057798    0.153977    0.541830 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.057798    0.000000    0.541830 v _157_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.679550    0.530835    1.072665 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.679550    0.000000    1.072665 ^ sine_out[18] (out)
                                              1.072665   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.072665   data arrival time
---------------------------------------------------------------------------------------------
                                              2.777335   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _141_/A (sg13g2_or2_1)
     3    0.009070    0.052618    0.153123    0.497677 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052618    0.000000    0.497677 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.005764    0.074782    0.070624    0.568301 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.074782    0.000000    0.568301 v _174_/B (sg13g2_nand2_1)
     1    0.003096    0.037418    0.052176    0.620477 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.037418    0.000000    0.620477 ^ _175_/B (sg13g2_nand2_1)
     1    0.080000    0.472793    0.368312    0.988789 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.472793    0.000000    0.988789 v sine_out[26] (out)
                                              0.988789   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.988789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861211   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _215_/A (sg13g2_nand3_1)
     2    0.005515    0.123566    0.153919    0.594505 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.123566    0.000000    0.594505 v _284_/B (sg13g2_and2_1)
     1    0.080000    0.250366    0.290394    0.884899 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.250366    0.000000    0.884899 v sine_out[12] (out)
                                              0.884899   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.884899   data arrival time
---------------------------------------------------------------------------------------------
                                              2.965101   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.088574    0.364907    0.441597    0.441597 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.364907    0.000000    0.441597 ^ _127_/A (sg13g2_inv_1)
     1    0.080000    0.305925    0.390948    0.832545 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.305925    0.000000    0.832545 v signB (out)
                                              0.832545   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.832545   data arrival time
---------------------------------------------------------------------------------------------
                                              3.017455   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.083100    0.689826    0.534307    1.307474 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.689826    0.000000    1.307474 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.158206    0.228151    1.535625 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.158206    0.000000    1.535625 v _214_/B (sg13g2_xnor2_1)
     1    0.001430    0.066784    0.122320    1.657945 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.066784    0.000000    1.657945 v _300_/D (sg13g2_dfrbpq_1)
                                              1.657945   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.109087    4.740913   library setup time
                                              4.740913   data required time
---------------------------------------------------------------------------------------------
                                              4.740913   data required time
                                             -1.657945   data arrival time
---------------------------------------------------------------------------------------------
                                              3.082968   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.083100    0.689826    0.534307    1.307474 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.689826    0.000000    1.307474 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.158206    0.228151    1.535625 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.158206    0.000000    1.535625 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002919    0.079025    0.069905    1.605530 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079025    0.000000    1.605530 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.023010    0.036610    1.642140 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023010    0.000000    1.642140 v _301_/D (sg13g2_dfrbpq_1)
                                              1.642140   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.093270    4.756730   library setup time
                                              4.756730   data required time
---------------------------------------------------------------------------------------------
                                              4.756730   data required time
                                             -1.642140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.114590   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.088574    0.364907    0.441597    0.441597 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.364907    0.000000    0.441597 ^ sign (out)
                                              0.441597   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.441597   data arrival time
---------------------------------------------------------------------------------------------
                                              3.408403   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.006464 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.006464 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005655    0.100061    0.117432    1.123896 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.100061    0.000000    1.123896 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001410    0.059544    0.106119    1.230015 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059544    0.000000    1.230015 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.230015   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.113749    4.736250   library setup time
                                              4.736250   data required time
---------------------------------------------------------------------------------------------
                                              4.736250   data required time
                                             -1.230015   data arrival time
---------------------------------------------------------------------------------------------
                                              3.506235   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.006464 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.006464 v _208_/B (sg13g2_xor2_1)
     1    0.001430    0.045564    0.108728    1.115192 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.045564    0.000000    1.115192 v _298_/D (sg13g2_dfrbpq_1)
                                              1.115192   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.101420    4.748580   library setup time
                                              4.748580   data required time
---------------------------------------------------------------------------------------------
                                              4.748580   data required time
                                             -1.115192   data arrival time
---------------------------------------------------------------------------------------------
                                              3.633388   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _204_/B (sg13g2_xor2_1)
     1    0.001410    0.049791    0.116076    1.008652 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049791    0.000000    1.008652 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.008652   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.110630    4.739370   library setup time
                                              4.739370   data required time
---------------------------------------------------------------------------------------------
                                              4.739370   data required time
                                             -1.008652   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730718   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _200_/A (sg13g2_xor2_1)
     1    0.001430    0.050483    0.114566    0.862646 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050483    0.000000    0.862646 v _296_/D (sg13g2_dfrbpq_1)
                                              0.862646   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.103197    4.746803   library setup time
                                              4.746803   data required time
---------------------------------------------------------------------------------------------
                                              4.746803   data required time
                                             -0.862646   data arrival time
---------------------------------------------------------------------------------------------
                                              3.884157   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _196_/A (sg13g2_xor2_1)
     1    0.001410    0.049258    0.121603    0.752356 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049258    0.000000    0.752356 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.752356   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.110460    4.739540   library setup time
                                              4.739540   data required time
---------------------------------------------------------------------------------------------
                                              4.739540   data required time
                                             -0.752356   data arrival time
---------------------------------------------------------------------------------------------
                                              3.987184   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008637    0.130295    0.159484    0.504039 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.130295    0.000000    0.504039 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001410    0.063067    0.110881    0.614920 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063067    0.000000    0.614920 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.614920   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.114876    4.735124   library setup time
                                              4.735124   data required time
---------------------------------------------------------------------------------------------
                                              4.735124   data required time
                                             -0.614920   data arrival time
---------------------------------------------------------------------------------------------
                                              4.120204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.049459    0.207526    0.333246    0.333246 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.207526    0.000000    0.333246 ^ _128_/A (sg13g2_inv_1)
     5    0.014126    0.084756    0.117528    0.450775 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.084756    0.000000    0.450775 v _293_/D (sg13g2_dfrbpq_1)
                                              0.450775   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.115581    4.734419   library setup time
                                              4.734419   data required time
---------------------------------------------------------------------------------------------
                                              4.734419   data required time
                                             -0.450775   data arrival time
---------------------------------------------------------------------------------------------
                                              4.283644   slack (MET)



