////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 10.1
//  \   \         Application : ISE
//  /   /         Filename : test8bit.tfw
// /___/   /\     Timestamp : Sat Jan 24 18:04:44 2026
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: test8bit_tb_0
//Device: Xilinx
//
`timescale 1ns/1ps

module test8bit_tb_0;
    reg [7:0] A = 8'b00000000;
    reg [7:0] B = 8'b00000000;
    reg Cin = 1'b0;
    wire Cout;
    wire [7:0] Sum;


    adder8bit UUT (
        .A(A),
        .B(B),
        .Cin(Cin),
        .Cout(Cout),
        .Sum(Sum));

    initial begin
        // -------------  Current Time:  1000ns
        #1000;
        Cin = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  1500ns
        #500;
        B = 8'b00000110;
        // -------------------------------------
        // -------------  Current Time:  1900ns
        #400;
        A = 8'b00000001;
        // -------------------------------------
        // -------------  Current Time:  2300ns
        #400;
        Cin = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  3100ns
        #800;
        A = 8'b01111101;
        // -------------------------------------
        // -------------  Current Time:  3400ns
        #300;
        Cin = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  3500ns
        #100;
        B = 8'b01100100;
        // -------------------------------------
        // -------------  Current Time:  4400ns
        #900;
        Cin = 1'b0;
    end

endmodule

