{"Source Block": ["verilog-ethernet/rtl/gmii_phy_if.v@158:168@HdlIdDef", "(* IOB = \"TRUE\" *)\nreg [7:0] gmii_rxd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_dv_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_er_reg = 0;\n\nalways @(posedge phy_gmii_rx_clk_io) begin\n    gmii_rxd_reg <= phy_gmii_rxd;\n    gmii_rx_dv_reg <= phy_gmii_rx_dv;\n    gmii_rx_er_reg <= phy_gmii_rx_er;\n"], "Clone Blocks": [["verilog-ethernet/rtl/gmii_phy_if.v@167:177", "    gmii_rx_dv_reg <= phy_gmii_rx_dv;\n    gmii_rx_er_reg <= phy_gmii_rx_er;\nend\n\nassign mac_gmii_rxd = gmii_rxd_reg;\nassign mac_gmii_rx_dv = gmii_rx_dv_reg;\nassign mac_gmii_rx_er = gmii_rx_er_reg;\n\n// register TX data from MAC to PHY\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_txd_reg = 0;\n"], ["verilog-ethernet/rtl/gmii_phy_if.v@156:166", "\n// register RX data from PHY to MAC\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_rxd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_dv_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_er_reg = 0;\n\nalways @(posedge phy_gmii_rx_clk_io) begin\n    gmii_rxd_reg <= phy_gmii_rxd;\n"]], "Diff Content": {"Delete": [[163, "reg gmii_rx_er_reg = 0;\n"]], "Add": [[163, "reg gmii_rx_er_reg = 1'b0;\n"]]}}