
Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<5>;
.reg .b32 %r<58>;
.reg .b64 %rd<23>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[33792];
ld.param.u64 %rd4, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
ld.param.u64 %rd5, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd6, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
mov.u32 %r1, %tid.x;
setp.gt.u32 %p1, %r1, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r7, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r8, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r7], %r8;
//
$L__BB0_2:
bar.sync 0;
ld.shared.u32 %r2, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r12, %r2, 128;
cvta.to.global.u64 %rd7, %rd6;
mul.wide.u32 %rd8, %r1, 4;
add.s64 %rd1, %rd7, %rd8;
ld.global.u32 %r4, [%rd1];
ld.global.u32 %r5, [%rd1+512];
//
tcgen05.st.sync.aligned.32x32b.x2.b32[%r2],{%r4, %r5};

//
//
tcgen05.st.sync.aligned.32x32b.x2.b32[%r12],{%r4, %r5};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
setp.ne.s32 %p2, %r1, 0;
@%p2 bra $L__BB0_4;
mov.u32 %r43, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
shr.u32 %r44, %r43, 4;
and.b32 %r45, %r44, 16383;
cvt.u64.u32 %rd17, %r45;
or.b64 %rd15, %rd17, 4611756662049538048;
add.s32 %r46, %r43, 16384;
shr.u32 %r47, %r46, 4;
and.b32 %r48, %r47, 16383;
cvt.u64.u32 %rd18, %r48;
or.b64 %rd16, %rd18, 4611756662049538048;
mov.b32 %r37, 136314896;
mov.b32 %r38, 1;
mov.b32 %r42, 0;
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
$L__BB0_4:
setp.gt.u32 %p3, %r1, 31;
bar.warp.sync -1;
//
mov.u64 %rd19, %clock64;
//
//
tcgen05.ld.sync.aligned.32x32b.x2.b32{%r49, %r50},[%r12];

//
//
tcgen05.ld.sync.aligned.32x32b.x2.b32{%r52, %r53},[%r2];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r55, %r52, %r49;
add.s32 %r6, %r55, %r4;
//
mov.u64 %rd20, %clock64;
//
bar.sync 0;
@%p3 bra $L__BB0_6;
mov.b32 %r57, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r2, %r57; 
}
//
$L__BB0_6:
setp.ne.s32 %p4, %r1, 0;
bar.sync 0;
@%p4 bra $L__BB0_8;
cvta.to.global.u64 %rd21, %rd4;
st.global.u64 [%rd21], %rd19;
cvta.to.global.u64 %rd22, %rd5;
st.global.u64 [%rd22], %rd20;
$L__BB0_8:
st.global.u32 [%rd1], %r6;
st.global.u32 [%rd1+512], %r5;
ret;

}


Fatbin elf code:
================
arch = sm_100a
code version = [1,8]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_100a
code version = [8,7]
host = linux
compile_size = 64bit
compressed
ptxasOptions = -O3  

//
//
//
//
//
//

.version 8.7
.target sm_100a
.address_size 64

//
//

.visible .entry _Z24benchmarkTMEMLoadLatencyPyS_Pj(
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1,
.param .u64 _Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2
)
{
.reg .pred %p<5>;
.reg .b32 %r<58>;
.reg .b64 %rd<23>;
//
.shared .align 4 .b8 _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem[33792];
ld.param.u64 %rd4, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_0];
ld.param.u64 %rd5, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_1];
ld.param.u64 %rd6, [_Z24benchmarkTMEMLoadLatencyPyS_Pj_param_2];
mov.u32 %r1, %tid.x;
setp.gt.u32 %p1, %r1, 31;
@%p1 bra $L__BB0_2;
mov.u32 %r7, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
mov.b32 %r8, 512;
//
tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%r7], %r8;
//
$L__BB0_2:
bar.sync 0;
ld.shared.u32 %r2, [_ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem];
add.s32 %r12, %r2, 128;
cvta.to.global.u64 %rd7, %rd6;
mul.wide.u32 %rd8, %r1, 4;
add.s64 %rd1, %rd7, %rd8;
ld.global.u32 %r4, [%rd1];
ld.global.u32 %r5, [%rd1+512];
//
tcgen05.st.sync.aligned.32x32b.x2.b32[%r2],{%r4, %r5};

//
//
tcgen05.st.sync.aligned.32x32b.x2.b32[%r12],{%r4, %r5};

//
//
tcgen05.wait::st.sync.aligned; 
//
bar.sync 0;
bar.sync 0;
bar.warp.sync -1;
setp.ne.s32 %p2, %r1, 0;
@%p2 bra $L__BB0_4;
mov.u32 %r43, _ZZ24benchmarkTMEMLoadLatencyPyS_PjE9sharedMem;
shr.u32 %r44, %r43, 4;
and.b32 %r45, %r44, 16383;
cvt.u64.u32 %rd17, %r45;
or.b64 %rd15, %rd17, 4611756662049538048;
add.s32 %r46, %r43, 16384;
shr.u32 %r47, %r46, 4;
and.b32 %r48, %r47, 16383;
cvt.u64.u32 %rd18, %r48;
or.b64 %rd16, %rd18, 4611756662049538048;
mov.b32 %r37, 136314896;
mov.b32 %r38, 1;
mov.b32 %r42, 0;
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
//
{
.reg .pred p;
setp.ne.b32 p, %r38, 0;
tcgen05.mma.cta_group::1.kind::f16 [%r2], %rd15, %rd16, %r37, {%r42, %r42, %r42, %r42}, p; 
}

//
$L__BB0_4:
setp.gt.u32 %p3, %r1, 31;
bar.warp.sync -1;
//
mov.u64 %rd19, %clock64;
//
//
tcgen05.ld.sync.aligned.32x32b.x2.b32{%r49, %r50},[%r12];

//
//
tcgen05.ld.sync.aligned.32x32b.x2.b32{%r52, %r53},[%r2];

//
//
tcgen05.wait::ld.sync.aligned; 
//
add.s32 %r55, %r52, %r49;
add.s32 %r6, %r55, %r4;
//
mov.u64 %rd20, %clock64;
//
bar.sync 0;
@%p3 bra $L__BB0_6;
mov.b32 %r57, 512;
//
{
tcgen05.dealloc.cta_group::1.sync.aligned.b32 %r2, %r57; 
}
//
$L__BB0_6:
setp.ne.s32 %p4, %r1, 0;
bar.sync 0;
@%p4 bra $L__BB0_8;
cvta.to.global.u64 %rd21, %rd4;
st.global.u64 [%rd21], %rd19;
cvta.to.global.u64 %rd22, %rd5;
st.global.u64 [%rd22], %rd20;
$L__BB0_8:
st.global.u32 [%rd1], %r6;
st.global.u32 [%rd1+512], %r5;
ret;

}

