<!--
	- I/O mapping
	- Version: 
	- Date: Mon Feb 19 13:13:03 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[9011:9011]" net="a[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9066:9066]" net="a[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9040:9040]" net="a[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9029:9029]" net="a[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9045:9045]" net="a[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9061:9061]" net="a[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9018:9018]" net="a[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9059:9059]" net="a[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9055:9055]" net="a[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9003:9003]" net="a[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9058:9058]" net="a[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9006:9006]" net="a[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9054:9054]" net="a[12]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9030:9030]" net="a[13]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9017:9017]" net="a[14]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9033:9033]" net="a[15]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9007:9007]" net="a[16]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9008:9008]" net="a[17]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9049:9049]" net="a[18]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9022:9022]" net="a[19]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9039:9039]" net="b[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9035:9035]" net="b[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9013:9013]" net="b[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9043:9043]" net="b[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8940:8940]" net="b[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9023:9023]" net="b[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9014:9014]" net="b[6]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9050:9050]" net="b[7]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9019:9019]" net="b[8]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9044:9044]" net="b[9]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9063:9063]" net="b[10]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9000:9000]" net="b[11]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9021:9021]" net="b[12]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9026:9026]" net="b[13]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9042:9042]" net="b[14]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9010:9010]" net="b[15]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9038:9038]" net="b[16]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9089:9089]" net="b[17]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[24431:24431]" net="clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9060:9060]" net="reset" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9005:9005]" net="acc_fir[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9071:9071]" net="acc_fir[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[8964:8964]" net="acc_fir[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9024:9024]" net="acc_fir[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9051:9051]" net="acc_fir[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[9052:9052]" net="acc_fir[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9112:9112]" net="z_out[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9115:9115]" net="z_out[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8932:8932]" net="z_out[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8972:8972]" net="z_out[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9085:9085]" net="z_out[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8999:8999]" net="z_out[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8931:8931]" net="z_out[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9094:9094]" net="z_out[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8929:8929]" net="z_out[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9142:9142]" net="z_out[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9072:9072]" net="z_out[10]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9113:9113]" net="z_out[11]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9105:9105]" net="z_out[12]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9133:9133]" net="z_out[13]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9138:9138]" net="z_out[14]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9130:9130]" net="z_out[15]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9125:9125]" net="z_out[16]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9090:9090]" net="z_out[17]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9102:9102]" net="z_out[18]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8998:8998]" net="z_out[19]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8984:8984]" net="z_out[20]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8936:8936]" net="z_out[21]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9116:9116]" net="z_out[22]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9067:9067]" net="z_out[23]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8930:8930]" net="z_out[24]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9117:9117]" net="z_out[25]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8979:8979]" net="z_out[26]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8951:8951]" net="z_out[27]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8992:8992]" net="z_out[28]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9143:9143]" net="z_out[29]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8942:8942]" net="z_out[30]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9095:9095]" net="z_out[31]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8935:8935]" net="z_out[32]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8949:8949]" net="z_out[33]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9134:9134]" net="z_out[34]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8987:8987]" net="z_out[35]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[9114:9114]" net="z_out[36]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[8991:8991]" net="z_out[37]" dir="output"/>
</io_mapping>
