<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="limiter_pipeline" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter_pipeline" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="ctl_0_dma_read_master_0_data_read_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="ctl_0_dma_read_master_0_data_read_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="ctl_0_dma_read_master_0_data_read_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ctl_0_dma_read_master_0_data_read_master_limiter" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="onchip_memory2_0_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0_Rxm_BAR0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0_Rxm_BAR0_translator" />
 <file
   path="simulation/submodules/write_master.v"
   type="VERILOG"
   library="dma_write_master_0" />
 <file
   path="simulation/submodules/byte_enable_generator.v"
   type="VERILOG"
   library="dma_write_master_0" />
 <file
   path="simulation/submodules/ST_to_MM_Adapter.v"
   type="VERILOG"
   library="dma_write_master_0" />
 <file
   path="simulation/submodules/write_burst_control.v"
   type="VERILOG"
   library="dma_write_master_0" />
 <file
   path="simulation/submodules/read_master.v"
   type="VERILOG"
   library="dma_read_master_0" />
 <file
   path="simulation/submodules/MM_to_ST_Adapter.v"
   type="VERILOG"
   library="dma_read_master_0" />
 <file
   path="simulation/submodules/read_burst_control.v"
   type="VERILOG"
   library="dma_read_master_0" />
 <file
   path="simulation/submodules/dispatcher.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/csr_block.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/descriptor_buffers.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/response_block.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/fifo_with_byteenables.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/read_signal_breakout.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/write_signal_breakout.v"
   type="VERILOG"
   library="modular_sgdma_dispatcher_0" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/q_sys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/q_sys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/q_sys_pio_led.v"
   type="VERILOG"
   library="pio_led" />
 <file
   path="simulation/submodules/q_sys_pio_key.v"
   type="VERILOG"
   library="pio_key" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_rp.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cfg_status.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_vartrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_clksync.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_control_register.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_avalon.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_interrupt.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_rp.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cfg_status.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_mailbox.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_fifo.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rxm_adapter.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_resp.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txavl_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txresp_cntrl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_underflow_adapter.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_cv_hip_avmm_hwtcl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpciexpav_stif_app.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpciexpav128_app.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_cv_hip_ast_hwtcl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_av_hip_128bit_atom.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_av_hip_ast_hwtcl.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_rs_hip.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcie_rs_serdes.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altpcierd_hip_rs.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_ip.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_merger.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_tx_pma_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_tx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_rx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_pcs_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_pcs.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_8g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_8g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_pipe_gen1_2_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_reset_ctrl_lego.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_common_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_common.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_pcs8g_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_pcs8g.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/alt_xcvr_mgmt2dec.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/altera_wait_generate.v"
   type="VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_emsip_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/av_xcvr_pipe_native_hip.sv"
   type="SYSTEM_VERILOG"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="pcie_cv_hip_avmm_0" />
 <file
   path="simulation/submodules/q_sys_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/q_sys_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/q_sys_ctl_0.v"
   type="VERILOG"
   library="ctl_0" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/av_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/av_xcvr_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_datactrl_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_datactrl_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_rmw_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_rmw_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_cal_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_control_av.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control_av.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_soc.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_direct.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/av_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xrbasic_lif.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/av_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xrbasic_lif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_wait_generate.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_wait_generate.v"
   type="VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/av_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/av_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor/av_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/av_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="alt_xcvr_reconfig_0"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/mentor_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/cadence_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/synopsys_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file
   path="simulation/submodules/aldec_files.txt"
   type="OTHER"
   library="alt_xcvr_reconfig_0" />
 <file path="simulation/q_sys.v" type="VERILOG" />
 <topLevel name="q_sys" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="q_sys.onchip_memory2_0"
   modelPath="q_sys.onchip_memory2_0" />
</simPackage>
