/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [2:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [27:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z & celloutsig_1_12z);
  assign celloutsig_0_15z = ~(in_data[53] & celloutsig_0_0z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[2] & _00_);
  assign celloutsig_0_44z = ~((celloutsig_0_28z[1] | celloutsig_0_36z[2]) & (_00_ | celloutsig_0_38z));
  assign celloutsig_1_13z = ~((celloutsig_1_4z[3] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z[3] | celloutsig_0_0z[0]) & (in_data[5] | celloutsig_0_9z[4]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | celloutsig_0_0z[1]) & (celloutsig_0_0z[1] | celloutsig_0_0z[0]));
  assign celloutsig_0_18z = ~(celloutsig_0_15z ^ celloutsig_0_14z);
  assign celloutsig_1_0z = in_data[105:101] + in_data[142:138];
  assign celloutsig_1_9z = { in_data[112:110], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } + { in_data[102:96], celloutsig_1_7z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_0z[3:1];
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[2], _00_, _02_[0] } = _15_;
  assign celloutsig_0_7z = { in_data[76:68], _02_[2], _00_, _02_[0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, _02_[2], _00_, _02_[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[72:49], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11:7], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_7z[25:13], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[43:40] / { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_3z == { _00_, _02_[0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = in_data[65:58] == celloutsig_0_8z[17:10];
  assign celloutsig_0_14z = ! { in_data[38:22], celloutsig_0_11z };
  assign celloutsig_1_14z = - { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_16z = - celloutsig_0_7z[15:1];
  assign celloutsig_0_28z = - celloutsig_0_0z;
  assign celloutsig_0_6z = ~ { in_data[16], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_8z[8:2] | { celloutsig_0_6z[3:0], _02_[2], _00_, _02_[0] };
  assign celloutsig_0_24z = { celloutsig_0_20z[3:1], _02_[2], _00_, _02_[0], celloutsig_0_3z } | { in_data[44:34], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_34z = celloutsig_0_10z[6] & _02_[0];
  assign celloutsig_0_45z = celloutsig_0_20z[1] & celloutsig_0_21z[13];
  assign celloutsig_1_7z = ~^ { _01_[1], celloutsig_1_3z, celloutsig_1_2z, _01_ };
  assign celloutsig_1_10z = ~^ { celloutsig_1_9z[8:1], celloutsig_1_6z };
  assign celloutsig_0_38z = ^ { celloutsig_0_10z[5], celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_29z };
  assign celloutsig_1_6z = ^ in_data[126:123];
  assign celloutsig_1_12z = ^ { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_17z = ^ celloutsig_1_14z[3:1];
  assign celloutsig_1_5z = { _01_[1], _01_ } >> { celloutsig_1_4z[1], _01_ };
  assign celloutsig_1_4z = { in_data[167:166], celloutsig_1_3z, celloutsig_1_3z } <<< { in_data[134:133], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[45:44], celloutsig_0_2z, celloutsig_0_5z } <<< celloutsig_0_7z[3:0];
  assign celloutsig_0_36z = { celloutsig_0_24z[4:2], celloutsig_0_17z } ~^ { celloutsig_0_6z[4:2], celloutsig_0_18z };
  assign celloutsig_0_20z = { celloutsig_0_8z[5:1], celloutsig_0_10z, celloutsig_0_13z } ~^ celloutsig_0_7z[17:5];
  assign celloutsig_0_21z = celloutsig_0_7z[27:7] ~^ { celloutsig_0_16z[11:7], celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[94:92] ^ in_data[18:16];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } ^ in_data[30:21];
  assign celloutsig_1_18z = celloutsig_1_14z[5:2] ^ { celloutsig_1_5z[3:2], celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_9z = { celloutsig_0_1z[2:0], celloutsig_0_3z } ^ { celloutsig_0_7z[21:12], _02_[2], _00_, _02_[0] };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[0] & in_data[191]) | (celloutsig_1_0z[0] & celloutsig_1_0z[1]));
  assign _02_[1] = _00_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
