module wideexpr_00009(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -((ctrl[7]?2'b11:~&($signed(((ctrl[3]?|(6'sb111011):u1))>>(($signed(4'sb0110))|((ctrl[7]?3'sb011:s5)))))));
  assign y1 = {2'sb11};
  assign y2 = (-(~(($signed((ctrl[4]?s4:+(4'b0101))))^((ctrl[7]?$signed((u5)<<(s1)):-({2'sb10,2'sb01,u2,u6}))))))|((-((6'b111010)>>>(+({(6'sb011010)==(1'sb1),^(6'sb010000)}))))<(3'sb011));
  assign y3 = -(-(u6));
  assign y4 = 6'sb001011;
  assign y5 = ($signed($signed(+(!(3'sb010)))))<<($signed(s4));
  assign y6 = ({4{(ctrl[0]?(ctrl[5]?6'sb110101:$signed(s0)):$signed((ctrl[4]?s1:3'sb010)))}})>>>(-((ctrl[1]?~|((s1)^(s0)):((s0)^~(s6))>(s1))));
  assign y7 = s0;
endmodule
