#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002E3868 .scope module, "Exemplo0048" "Exemplo0048" 2 23;
 .timescale 0 0;
v002ED560_0 .net "clock", 0 0, v002ED508_0; 1 drivers
v002EE1C8_0 .net "p1", 0 0, v002E2EC8_0; 1 drivers
S_002ED480 .scope module, "clk" "clock" 2 25, 3 1, S_002E3868;
 .timescale 0 0;
v002ED508_0 .var "clk", 0 0;
S_002E2DE8 .scope module, "pls1" "pulse" 2 27, 2 5, S_002E3868;
 .timescale 0 0;
v002E2E70_0 .alias "clock", 0 0, v002ED560_0;
v002E2EC8_0 .var "signal", 0 0;
E_00310DF8 .event negedge, v002E2E70_0;
E_00310E18 .event posedge, v002E2E70_0;
    .scope S_002ED480;
T_0 ;
    %set/v v002ED508_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002ED480;
T_1 ;
    %delay 12, 0;
    %load/v 8, v002ED508_0, 1;
    %inv 8, 1;
    %set/v v002ED508_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002E2DE8;
T_2 ;
    %wait E_00310E18;
    %set/v v002E2EC8_0, 1, 1;
    %delay 5, 0;
    %set/v v002E2EC8_0, 0, 1;
    %delay 5, 0;
    %set/v v002E2EC8_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002E2DE8;
T_3 ;
    %wait E_00310DF8;
    %set/v v002E2EC8_0, 1, 1;
    %delay 5, 0;
    %set/v v002E2EC8_0, 0, 1;
    %delay 5, 0;
    %set/v v002E2EC8_0, 1, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_002E3868;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "Exemplo048.vcd";
    %vpi_call 2 30 "$dumpvars", 2'sb01, v002ED560_0, v002EE1C8_0;
    %delay 120, 0;
    %vpi_call 2 31 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\Puc\2º\ARQ\Guia06\Exemplo048.v";
    "./clock.v";
