#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Oct 23 07:51:17 2015
# Process ID: 18238
# Log file: /home/parallels/source_code/ECE_527_MP/mp4/vivado.log
# Journal file: /home/parallels/source_code/ECE_527_MP/mp4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.xpr
set_property  ip_repo_paths  {/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/vivado-ip /home/parallels/source_code/ECE_527_MP/mp4/Mat_mult} [current_project]
update_ip_catalog
update_ip_catalog -delete_ip Tan Nguyen & Enyu Luo:hls:MAT_Stream:1.0 -repo_path /home/parallels/source_code/ECE_527_MP/mp4/Mat_mult
update_ip_catalog -rebuild
create_ip -name MAT_Stream -vendor xillinx.com -library hls -version 1.0 -module_name MAT_Stream_0
generate_target {instantiation_template} [get_files /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/MAT_Stream_0.xci]
generate_target all [get_files  /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/MAT_Stream_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/MAT_Stream_0.xci]
launch_run  MAT_Stream_0_synth_1
open_bd_design {/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/vivado_system/vivado_system.bd}
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_bd_design {/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/vivado_system/vivado_system.bd}
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/fifo_8x2048/fifo_8x2048.xci]
launch_runs fifo_8x2048_synth_1
wait_on_run fifo_8x2048_synth_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_bd_design {/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/vivado_system/vivado_system.bd}
report_drc -name drc_1 -ruledecks {default}
refresh_design
