INFO: [VRFC 10-163] Analyzing VHDL file "/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mandelbrot_pinout'
