// Seed: 1619234094
module module_0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd2,
    parameter id_9  = 32'd94
) (
    input  wand id_0,
    output tri  id_1,
    input  wire id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0();
  wire id_8;
  defparam id_9.id_10 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_3[1];
  module_0();
  assign id_4 = 1 == (id_3[{1, 1'h0}]);
  logic [7:0] id_5 = id_3;
endmodule
