{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_mailbox_0_1",
    "cell_name": "mailbox_0",
    "component_reference": "xilinx.com:ip:mailbox:2.1",
    "ip_revision": "15",
    "gen_directory": "../../../../../../multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1",
    "parameters": {
      "component_parameters": {
        "C_ENABLE_BUS_ERROR": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_EXT_RESET_HIGH": [ { "value": "1", "value_permission": "bd", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_S0_AXI_ACLK_FREQ_HZ": [ { "value": "100000000", "value_src": "propagated", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S0_AXI_ACLK_FREQ_MHZ": [ { "value": "100.0", "value_src": "propagated", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "C_S0_AXI_BASEADDR": [ { "value": "0xA0010000", "value_src": "propagated", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_S0_AXI_HIGHADDR": [ { "value": "0xA001FFFF", "value_src": "propagated", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_S0_AXI_ADDR_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S0_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S1_AXI_ACLK_FREQ_HZ": [ { "value": "100000000", "value_src": "propagated", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S1_AXI_ACLK_FREQ_MHZ": [ { "value": "100.0", "value_src": "propagated", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "C_S1_AXI_BASEADDR": [ { "value": "0xA0020000", "value_src": "propagated", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_S1_AXI_HIGHADDR": [ { "value": "0xA002FFFF", "value_src": "propagated", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_S1_AXI_ADDR_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S1_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_M0_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S0_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_M0_AXIS_PROTOCOL": [ { "value": "GENERIC", "resolve_type": "user", "usage": "all" } ],
        "C_S0_AXIS_PROTOCOL": [ { "value": "GENERIC", "resolve_type": "user", "usage": "all" } ],
        "C_M0_AXIS_ACLK_FREQ_MHZ": [ { "value": "100.0", "resolve_type": "user", "format": "float", "enabled": false, "usage": "all" } ],
        "C_S0_AXIS_ACLK_FREQ_MHZ": [ { "value": "100.0", "resolve_type": "user", "format": "float", "enabled": false, "usage": "all" } ],
        "C_M1_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S1_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_M1_AXIS_PROTOCOL": [ { "value": "GENERIC", "resolve_type": "user", "usage": "all" } ],
        "C_S1_AXIS_PROTOCOL": [ { "value": "GENERIC", "resolve_type": "user", "usage": "all" } ],
        "C_M1_AXIS_ACLK_FREQ_MHZ": [ { "value": "100.0", "resolve_type": "user", "format": "float", "enabled": false, "usage": "all" } ],
        "C_S1_AXIS_ACLK_FREQ_MHZ": [ { "value": "100.0", "resolve_type": "user", "format": "float", "enabled": false, "usage": "all" } ],
        "C_ASYNC_CLKS": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_NUM_SYNC_FF": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_ASYNC_INTERRUPTS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_IMPL_STYLE": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INTERCONNECT_PORT_0": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INTERCONNECT_PORT_1": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_MAILBOX_DEPTH": [ { "value": "16", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_READ_CLOCK_PERIOD_0": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_READ_CLOCK_PERIOD_1": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_mailbox_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "C_EXT_RESET_HIGH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_BUS_ERROR": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S0_AXI_BASEADDR": [ { "value": "0xA0010000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_S0_AXI_HIGHADDR": [ { "value": "0xA001FFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_S0_AXI_ADDR_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S0_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S1_AXI_BASEADDR": [ { "value": "0xA0020000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_S1_AXI_HIGHADDR": [ { "value": "0xA002FFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_S1_AXI_ADDR_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S1_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_M0_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "C_S0_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "C_M1_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "C_S1_AXIS_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "C_ASYNC_CLKS": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_SYNC_FF": [ { "value": "2", "resolve_type": "generated", "format": "long", "enabled": false, "usage": "all" } ],
        "C_ASYNC_INTERRUPTS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_IMPL_STYLE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_INTERCONNECT_PORT_0": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_INTERCONNECT_PORT_1": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_MAILBOX_DEPTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "avnet.com:zuboard_1cg:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu1cg" } ],
        "PACKAGE": [ { "value": "sbva484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "15" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "S0_AXI_ACLK": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_ARESETN": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_AWADDR": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S0_AXI_AWVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_AWREADY": [ { "direction": "out" } ],
        "S0_AXI_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S0_AXI_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "S0_AXI_WVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_WREADY": [ { "direction": "out" } ],
        "S0_AXI_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S0_AXI_BVALID": [ { "direction": "out" } ],
        "S0_AXI_BREADY": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_ARADDR": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S0_AXI_ARVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S0_AXI_ARREADY": [ { "direction": "out" } ],
        "S0_AXI_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "S0_AXI_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S0_AXI_RVALID": [ { "direction": "out" } ],
        "S0_AXI_RREADY": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_ACLK": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_ARESETN": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_AWADDR": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S1_AXI_AWVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_AWREADY": [ { "direction": "out" } ],
        "S1_AXI_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S1_AXI_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "S1_AXI_WVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_WREADY": [ { "direction": "out" } ],
        "S1_AXI_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S1_AXI_BVALID": [ { "direction": "out" } ],
        "S1_AXI_BREADY": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_ARADDR": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S1_AXI_ARVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S1_AXI_ARREADY": [ { "direction": "out" } ],
        "S1_AXI_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "S1_AXI_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S1_AXI_RVALID": [ { "direction": "out" } ],
        "S1_AXI_RREADY": [ { "direction": "in", "driver_value": "0" } ],
        "Interrupt_0": [ { "direction": "out" } ],
        "Interrupt_1": [ { "direction": "out" } ]
      },
      "interfaces": {
        "S0_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S0_AXI",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "32", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "2", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "2", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "S0_AXI_ARADDR" } ],
            "ARREADY": [ { "physical_name": "S0_AXI_ARREADY" } ],
            "ARVALID": [ { "physical_name": "S0_AXI_ARVALID" } ],
            "AWADDR": [ { "physical_name": "S0_AXI_AWADDR" } ],
            "AWREADY": [ { "physical_name": "S0_AXI_AWREADY" } ],
            "AWVALID": [ { "physical_name": "S0_AXI_AWVALID" } ],
            "BREADY": [ { "physical_name": "S0_AXI_BREADY" } ],
            "BRESP": [ { "physical_name": "S0_AXI_BRESP" } ],
            "BVALID": [ { "physical_name": "S0_AXI_BVALID" } ],
            "RDATA": [ { "physical_name": "S0_AXI_RDATA" } ],
            "RREADY": [ { "physical_name": "S0_AXI_RREADY" } ],
            "RRESP": [ { "physical_name": "S0_AXI_RRESP" } ],
            "RVALID": [ { "physical_name": "S0_AXI_RVALID" } ],
            "WDATA": [ { "physical_name": "S0_AXI_WDATA" } ],
            "WREADY": [ { "physical_name": "S0_AXI_WREADY" } ],
            "WSTRB": [ { "physical_name": "S0_AXI_WSTRB" } ],
            "WVALID": [ { "physical_name": "S0_AXI_WVALID" } ]
          }
        },
        "CLK.S0_AXI_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S0_AXI", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "S0_AXI_ARESETN", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "S0_AXI_ACLK" } ]
          }
        },
        "RST.S0_AXI_ARESETN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "S0_AXI_ARESETN" } ]
          }
        },
        "S1_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S1_AXI",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "32", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "2", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "2", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "S1_AXI_ARADDR" } ],
            "ARREADY": [ { "physical_name": "S1_AXI_ARREADY" } ],
            "ARVALID": [ { "physical_name": "S1_AXI_ARVALID" } ],
            "AWADDR": [ { "physical_name": "S1_AXI_AWADDR" } ],
            "AWREADY": [ { "physical_name": "S1_AXI_AWREADY" } ],
            "AWVALID": [ { "physical_name": "S1_AXI_AWVALID" } ],
            "BREADY": [ { "physical_name": "S1_AXI_BREADY" } ],
            "BRESP": [ { "physical_name": "S1_AXI_BRESP" } ],
            "BVALID": [ { "physical_name": "S1_AXI_BVALID" } ],
            "RDATA": [ { "physical_name": "S1_AXI_RDATA" } ],
            "RREADY": [ { "physical_name": "S1_AXI_RREADY" } ],
            "RRESP": [ { "physical_name": "S1_AXI_RRESP" } ],
            "RVALID": [ { "physical_name": "S1_AXI_RVALID" } ],
            "WDATA": [ { "physical_name": "S1_AXI_WDATA" } ],
            "WREADY": [ { "physical_name": "S1_AXI_WREADY" } ],
            "WSTRB": [ { "physical_name": "S1_AXI_WSTRB" } ],
            "WVALID": [ { "physical_name": "S1_AXI_WVALID" } ]
          }
        },
        "CLK.S1_AXI_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S1_AXI", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "S1_AXI_ARESETN", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "S1_AXI_ACLK" } ]
          }
        },
        "RST.S1_AXI_ARESETN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "S1_AXI_ARESETN" } ]
          }
        },
        "CLK.M0_AXIS_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "M0_AXIS", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SYS_Rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "CLK.S0_AXIS_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S0_AXIS", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SYS_Rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "CLK.M1_AXIS_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "M1_AXIS", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SYS_Rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "CLK.S1_AXIS_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S1_AXIS", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "SYS_Rst", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "INTERRUPT.Interrupt_0": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "SUGGESTED_PRIORITY": [ { "value": "HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "Interrupt_0" } ]
          }
        },
        "INTERRUPT.Interrupt_1": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "SUGGESTED_PRIORITY": [ { "value": "HIGH", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "Interrupt_1" } ]
          }
        }
      },
      "memory_maps": {
        "S0_AXI": {
          "description": "S0_AXI memory map",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "4096",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S0_AXI_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S0_AXI_HIGHADDR" } ]
              },
              "registers": {
                "WRDATA": {
                  "address_offset": "0x0",
                  "size": 32,
                  "display_name": "Write Data Register",
                  "description": "Write Data Register",
                  "is_volatile": true,
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "Write_Data": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Write Data",
                      "description": "Write register to send data to the other interface.",
                      "is_volatile": true,
                      "access": "write-only"
                    }
                  }
                },
                "RDDATA": {
                  "address_offset": "0x8",
                  "size": 32,
                  "display_name": "Read Data Register",
                  "description": "Read Data Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "RDDATA": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "RDDATA",
                      "description": "Read register to get data word sent from the other interface.",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Status": {
                  "address_offset": "0x10",
                  "size": 4,
                  "display_name": "Status Register",
                  "description": "Status Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x1",
                  "fields": {
                    "Empty": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Empty",
                      "description": "Indicates current status of the interface in the receive direction:\n  0 - There is data available.\n  1 - The FIFO is empty.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Full": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Full",
                      "description": "Indicates current status of the interface in the send direction:\n  0 - There is room for more data.\n  1 - The FIFO is full.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "STA": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Send Threshold Active",
                      "description": "Indicates current FIFO status of the interface in the send direction:\n  0 - Send FIFO level is greater than the SIT threshold.\n  1 - Send FIFO level is less than or equal to the SIT threshold.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "RTA": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Receive Threshold Active",
                      "description": "Indicates current FIFO status of the interface in the receive direction:\n  0 - Receive FIFO level is less than or equal to the RIT threshold.\n  1 - Receive FIFO level is greater than the RIT threshold.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Error": {
                  "address_offset": "0x14",
                  "size": 2,
                  "display_name": "Error Register",
                  "description": "Error Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x0",
                  "fields": {
                    "Empty_Error": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Empty Error",
                      "description": "Indicates attempts to read from RDDATA with Empty flag set:\n  0 - No error has occurred.\n  1 - Attempts to read while FIFO is empty. Cleared on read.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Full_Error": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Full Error",
                      "description": "Indicates attempts to write to WRDATA with Full flag set:\n  0 - No error has occurred.\n  1 - Attempts to write while FIFO is full. Cleared on read.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "SIT": {
                  "address_offset": "0x18",
                  "size": 4,
                  "display_name": "Send Interrupt Threshold Register",
                  "description": "Send Interrupt Threshold Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "SIT": {
                      "bit_offset": 0,
                      "bit_width": 4,
                      "display_name": "SIT",
                      "description": "Contains interrupt threshold for the interface in send direction.",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "RIT": {
                  "address_offset": "0x1C",
                  "size": 4,
                  "display_name": "Receive Interrupt Threshold Register",
                  "description": "Receive Interrupt Threshold Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "RIT": {
                      "bit_offset": 0,
                      "bit_width": 4,
                      "display_name": "Receive Interrupt Threshold",
                      "description": "Contains interrupt threshold for the interface in receive direction.",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IS": {
                  "address_offset": "0x20",
                  "size": 3,
                  "display_name": "Interrupt Status Register",
                  "description": "Interrupt Status Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt for the interface:\n  0 - No interrupt event has occurred.\n  1 - Data level in send FIFO has caused a STI.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt for the interface:\n  0 - No interrupt event has occurred.\n  1 - Data level in receive FIFO has caused a RTI.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Status for the interface:\n  0 - No interrupt event has occurred.\n  1 - A Mailbox error has occurred.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IE": {
                  "address_offset": "0x24",
                  "size": 3,
                  "display_name": "Interrupt Enable Register",
                  "description": "Interrupt Enable Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt Enable for the interface:\n  0 - STI interrupt is disabled.\n  1 - STI interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt Enable for the interface:\n  0 - RTI interrupt is disabled.\n  1 - RTI interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Enable for the interface:\n  0 - ERR interrupt is disabled.\n  1 - ERR interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IP": {
                  "address_offset": "0x28",
                  "size": 3,
                  "display_name": "Interrupt Pending Register",
                  "description": "Interrupt Pending Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for data level in send FIFO.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for data level in receive FIFO.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for Mailbox errors.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "CTRL": {
                  "address_offset": "0x2C",
                  "size": 2,
                  "display_name": "Control Register",
                  "description": "Control Register",
                  "is_volatile": true,
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "CSF": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "CSF",
                      "description": "Clear send FIFO for the interface:\n  0 - Do nothing.\n  1 - Clear the send FIFO.\n",
                      "is_volatile": true,
                      "access": "write-only"
                    },
                    "CRF": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "CRF",
                      "description": "Clear receive FIFO for the interface:\n  0 - Do nothing.\n  1 - Clear the receive FIFO.\n",
                      "is_volatile": true,
                      "access": "write-only"
                    }
                  }
                }
              }
            }
          }
        },
        "S1_AXI": {
          "description": "S1_AXI memory map",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "4096",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S1_AXI_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S1_AXI_HIGHADDR" } ]
              },
              "registers": {
                "WRDATA": {
                  "address_offset": "0x0",
                  "size": 32,
                  "display_name": "Write Data Register",
                  "description": "Write Data Register",
                  "is_volatile": true,
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "Write_Data": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "Write Data",
                      "description": "Write register to send data to the other interface.",
                      "is_volatile": true,
                      "access": "write-only"
                    }
                  }
                },
                "RDDATA": {
                  "address_offset": "0x8",
                  "size": 32,
                  "display_name": "Read Data Register",
                  "description": "Read Data Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "RDDATA": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "RDDATA",
                      "description": "Read register to get data word sent from the other interface.",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Status": {
                  "address_offset": "0x10",
                  "size": 4,
                  "display_name": "Status Register",
                  "description": "Status Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x1",
                  "fields": {
                    "Empty": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Empty",
                      "description": "Indicates current status of the interface in the receive direction:\n  0 - There is data available.\n  1 - The FIFO is empty.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Full": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Full",
                      "description": "Indicates current status of the interface in the send direction:\n  0 - There is room for more data.\n  1 - The FIFO is full.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "STA": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Send Threshold Active",
                      "description": "Indicates current FIFO status of the interface in the send direction:\n  0 - Send FIFO level is greater than the SIT threshold.\n  1 - Send FIFO level is less than or equal to the SIT threshold.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "RTA": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Receive Threshold Active",
                      "description": "Indicates current FIFO status of the interface in the receive direction:\n  0 - Receive FIFO level is less than or equal to the RIT threshold.\n  1 - Receive FIFO level is greater than the RIT threshold.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Error": {
                  "address_offset": "0x14",
                  "size": 2,
                  "display_name": "Error Register",
                  "description": "Error Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x0",
                  "fields": {
                    "Empty_Error": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Empty Error",
                      "description": "Indicates attempts to read from RDDATA with Empty flag set:\n  0 - No error has occurred.\n  1 - Attempts to read while FIFO is empty. Cleared on read.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Full_Error": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Full Error",
                      "description": "Indicates attempts to write to WRDATA with Full flag set:\n  0 - No error has occurred.\n  1 - Attempts to write while FIFO is full. Cleared on read.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "SIT": {
                  "address_offset": "0x18",
                  "size": 4,
                  "display_name": "Send Interrupt Threshold Register",
                  "description": "Send Interrupt Threshold Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "SIT": {
                      "bit_offset": 0,
                      "bit_width": 4,
                      "display_name": "SIT",
                      "description": "Contains interrupt threshold for the interface in send direction.",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "RIT": {
                  "address_offset": "0x1C",
                  "size": 4,
                  "display_name": "Receive Interrupt Threshold Register",
                  "description": "Receive Interrupt Threshold Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "RIT": {
                      "bit_offset": 0,
                      "bit_width": 4,
                      "display_name": "Receive Interrupt Threshold",
                      "description": "Contains interrupt threshold for the interface in receive direction.",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IS": {
                  "address_offset": "0x20",
                  "size": 3,
                  "display_name": "Interrupt Status Register",
                  "description": "Interrupt Status Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt for the interface:\n  0 - No interrupt event has occurred.\n  1 - Data level in send FIFO has caused a STI.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt for the interface:\n  0 - No interrupt event has occurred.\n  1 - Data level in receive FIFO has caused a RTI.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Status for the interface:\n  0 - No interrupt event has occurred.\n  1 - A Mailbox error has occurred.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IE": {
                  "address_offset": "0x24",
                  "size": 3,
                  "display_name": "Interrupt Enable Register",
                  "description": "Interrupt Enable Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt Enable for the interface:\n  0 - STI interrupt is disabled.\n  1 - STI interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt Enable for the interface:\n  0 - RTI interrupt is disabled.\n  1 - RTI interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Enable for the interface:\n  0 - ERR interrupt is disabled.\n  1 - ERR interrupt is enabled.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "IP": {
                  "address_offset": "0x28",
                  "size": 3,
                  "display_name": "Interrupt Pending Register",
                  "description": "Interrupt Pending Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "STI": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "STI",
                      "description": "Mailbox Send Threshold Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for data level in send FIFO.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "RTI": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "RTI",
                      "description": "Mailbox Receive Threshold Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for data level in receive FIFO.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "ERR": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "ERR",
                      "description": "Mailbox Error Interrupt Pending status for the interface:\n  0 - No pending interrupt.\n  1 - Pending interrupt for Mailbox errors.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "CTRL": {
                  "address_offset": "0x2C",
                  "size": 2,
                  "display_name": "Control Register",
                  "description": "Control Register",
                  "is_volatile": true,
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "CSF": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "CSF",
                      "description": "Clear send FIFO for the interface:\n  0 - Do nothing.\n  1 - Clear the send FIFO.\n",
                      "is_volatile": true,
                      "access": "write-only"
                    },
                    "CRF": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "CRF",
                      "description": "Clear receive FIFO for the interface:\n  0 - Do nothing.\n  1 - Clear the receive FIFO.\n",
                      "is_volatile": true,
                      "access": "write-only"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}