Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 13 16:04:54 2022
| Host         : Mr-YEET running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            4 |
|     11 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |             390 |          174 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                    | encoding/encode_button_pressed01_out |                1 |              1 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[125]_i_1_n_0      |                1 |              1 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[111]_i_1_n_0      |                1 |              2 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[88]_i_1_n_0       |                1 |              3 |
|  clk_IBUF_BUFG | an[3]_i_1_n_0                      |                                      |                2 |              4 |
|  clk_IBUF_BUFG | inputs[3]_i_1_n_0                  |                                      |                2 |              4 |
| ~clk_IBUF_BUFG |                                    |                                      |                3 |              4 |
| ~clk_IBUF_BUFG | encoding/loop_counter              |                                      |                1 |              4 |
|  clk_IBUF_BUFG |                                    | an[3]_i_1_n_0                        |                4 |             11 |
|  clk_IBUF_BUFG |                                    |                                      |                6 |             14 |
|  clk_IBUF_BUFG | encoding/output_selector_reg[2]    | encoding/finished_reg_0              |                5 |             17 |
| ~clk_IBUF_BUFG | encoding/input_key                 |                                      |               38 |            122 |
| ~clk_IBUF_BUFG | encoding/input_all                 |                                      |               84 |            128 |
| ~clk_IBUF_BUFG | encoding/output_array[127]_i_1_n_0 |                                      |               47 |            128 |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+


