Info: Generated random seed: 8327509267748079197
Info: constrained 'clk_12p0' to bel 'X12/Y31/io1'
Info: constrained 'ICE_39' to bel 'X4/Y31/io0'
Info: constrained 'ICE_40' to bel 'X5/Y31/io0'
Info: constrained 'ICE_41' to bel 'X6/Y31/io0'
Info: constrained 'ICE_25' to bel 'X19/Y31/io1'
Info: constrained 'ICE_27' to bel 'X18/Y31/io1'
Info: constrained 'ICE_45' to bel 'X7/Y0/io1'
Info: constrained 'ICE_47' to bel 'X6/Y0/io0'
Info: constrained 'ICE_2' to bel 'X8/Y0/io0'
Info: constrained 'ICE_4' to bel 'X9/Y0/io0'
Info: constrained 'ICE_44' to bel 'X6/Y0/io1'
Info: constrained 'ICE_46' to bel 'X5/Y0/io0'
Info: constrained 'ICE_48' to bel 'X7/Y0/io0'
Info: constrained 'ICE_3' to bel 'X9/Y0/io1'
Info: constrained 'ICE_31' to bel 'X16/Y31/io1'
Info: constrained 'ICE_34' to bel 'X13/Y31/io1'
Info: constrained 'ICE_38' to bel 'X8/Y31/io1'
Info: constrained 'ICE_43' to bel 'X9/Y31/io0'
Info: constrained 'ICE_36' to bel 'X9/Y31/io1'
Info: constrained 'ICE_42' to bel 'X8/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      440 LCs used as LUT4 only
Info:      178 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       58 LCs used as DFF only
Info: Packing carries..
Info:      354 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       95 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting pll_clk (fanout 236)
Info: promoting ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1] [reset] (fanout 72)
Info: promoting pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.uart_rx_to_buttons_pong_top_c_l58_c29_92e3.bin_op_plus_pong_top_c_l21_c3_e1e7.left_SB_DFFSR_Q_D_SB_CARRY_I0_CO_SB_LUT4_I3_O [reset] (fanout 32)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.bin_op_eq_uart_mac_h_l55_c6_d8c9.left_SB_DFFESS_Q_S [reset] (fanout 18)
Info: promoting ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O [cen] (fanout 25)
Info: promoting ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_O [cen] (fanout 24)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.o_bit_stream_mux_uart_mac_h_l85_c5_d665.iftrue.data_SB_LUT4_I2_O[0] [cen] (fanout 16)
Info: Constraining chains...
Info:       60 LCs used to legalise carry chains.
Info: Checksum: 0xeeea002b

Info: Device utilisation:
Info: 	         ICESTORM_LC:     998/   5280    18%
Info: 	        ICESTORM_RAM:       0/     30     0%
Info: 	               SB_IO:      20/     96    20%
Info: 	               SB_GB:       7/      8    87%
Info: 	        ICESTORM_PLL:       1/      1   100%
Info: 	         SB_WARMBOOT:       0/      1     0%
Info: 	        ICESTORM_DSP:       0/      8     0%
Info: 	      ICESTORM_HFOSC:       0/      1     0%
Info: 	      ICESTORM_LFOSC:       0/      1     0%
Info: 	              SB_I2C:       0/      2     0%
Info: 	              SB_SPI:       0/      2     0%
Info: 	              IO_I3C:       0/      2     0%
Info: 	         SB_LEDDA_IP:       0/      1     0%
Info: 	         SB_RGBA_DRV:       0/      1     0%
Info: 	      ICESTORM_SPRAM:       0/      4     0%

Info: Placed 22 cells based on constraints.
Info: Creating initial analytic placement for 359 cells, random placement wirelen = 16660.
Info:     at initial placer iter 0, wirelen = 398
Info:     at initial placer iter 1, wirelen = 257
Info:     at initial placer iter 2, wirelen = 338
Info:     at initial placer iter 3, wirelen = 385
Info: Running main analytical placer, max placement attempts per cell = 131584.
Info:     at iteration #1, type ALL: wirelen solved = 356, spread = 3506, legal = 3826; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 382, spread = 3473, legal = 3952; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 381, spread = 3288, legal = 3936; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 440, spread = 3080, legal = 3695; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 541, spread = 3435, legal = 3780; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 655, spread = 3155, legal = 3689; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 689, spread = 3316, legal = 3726; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 790, spread = 3102, legal = 3560; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 788, spread = 3392, legal = 3773; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 794, spread = 3441, legal = 3798; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 888, spread = 3288, legal = 3724; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 906, spread = 3571, legal = 3833; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 1054, spread = 3426, legal = 4230; time = 0.03s
Info: HeAP Placer Time: 0.54s
Info:   of which solving equations: 0.32s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.06s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 417, wirelen = 3560
Info:   at iteration #5: temp = 0.000000, timing cost = 403, wirelen = 2643
Info:   at iteration #10: temp = 0.000000, timing cost = 362, wirelen = 2440
Info:   at iteration #15: temp = 0.000000, timing cost = 405, wirelen = 2374
Info:   at iteration #20: temp = 0.000000, timing cost = 404, wirelen = 2356
Info:   at iteration #23: temp = 0.000000, timing cost = 394, wirelen = 2346 
Info: SA placement time 1.31s

Info: Max frequency for clock 'pll_clk_$glb_clk': 28.13 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                  -> posedge pll_clk_$glb_clk: 4.80 ns
Info: Max delay posedge pll_clk_$glb_clk -> <async>                 : 7.04 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  4448,   6027) |********************+
Info: [  6027,   7606) |*****************************+
Info: [  7606,   9185) |*********+
Info: [  9185,  10764) |*****+
Info: [ 10764,  12343) |***+
Info: [ 12343,  13922) |*+
Info: [ 13922,  15501) |*+
Info: [ 15501,  17080) |****+
Info: [ 17080,  18659) |************+
Info: [ 18659,  20238) |**+
Info: [ 20238,  21817) |*************************+
Info: [ 21817,  23396) |**********+
Info: [ 23396,  24975) |**************+
Info: [ 24975,  26554) |*********+
Info: [ 26554,  28133) |***********+
Info: [ 28133,  29712) |**************+
Info: [ 29712,  31291) |*********************+
Info: [ 31291,  32870) |**********************+
Info: [ 32870,  34449) |***************************************+
Info: [ 34449,  36028) |************************************************************ 
Info: Checksum: 0xd1fba9e6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3066 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       55        790 |   55   790 |      2128|       0.23       0.23|
Info:       2000 |      181       1448 |  126   658 |      1265|       0.11       0.34|
Info:       3000 |      298       2176 |  117   728 |       416|       0.10       0.44|
Info:       3451 |      328       2592 |   30   416 |         0|       0.16       0.60|
Info: Routing complete.
Info: Router1 time 0.60s
Info: Checksum: 0xfb107bfc

Info: Critical path report for clock 'pll_clk_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state_SB_DFFESR_Q_20_D_SB_LUT4_O_LC.O
Info:    routing  1.76  3.15 Net pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state[0] (5,17) -> (4,18)
Info:                          Sink ICE_2_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  4.03 Source ICE_2_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.O
Info:    routing  2.95  6.98 Net ICE_2_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 (4,18) -> (1,20)
Info:                          Sink $nextpnr_ICESTORM_LC_8.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10
Info:      logic  0.68  7.65 Source $nextpnr_ICESTORM_LC_8.COUT
Info:    routing  0.00  7.65 Net $nextpnr_ICESTORM_LC_8$O (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:      logic  0.28  7.93 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  7.93 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  8.21 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  8.21 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  8.49 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  8.49 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  8.76 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  8.76 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  9.04 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  9.04 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  9.32 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  9.32 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,20)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  9.60 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.56  10.15 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI (1,20) -> (1,21)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  10.43 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  10.43 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI (1,21) -> (1,21)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.28  10.71 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.66  11.37 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3] (1,21) -> (1,21)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.87  12.25 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC.O
Info:    routing  1.76  14.01 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1] (1,21) -> (2,22)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  14.88 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:    routing  3.49  18.38 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1] (2,22) -> (4,26)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  19.25 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:    routing  1.76  21.01 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O[3] (4,26) -> (5,26)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  21.89 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_LC.O
Info:    routing  1.76  23.65 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1] (5,26) -> (5,27)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  24.52 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_LC.O
Info:    routing  2.95  27.47 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1] (5,27) -> (5,30)
Info:                          Sink ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.87  28.35 Source ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:    routing  1.10  29.44 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_O (5,30) -> (6,31)
Info:                          Sink $gbuf_ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  1.59  31.03 Source $gbuf_ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.70  31.74 Net ICE_2_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce (6,31) -> (9,24)
Info:                          Sink pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state_SB_DFFESR_Q_7_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  31.83 Source pipelinec_inst.pong_vga_datapath_0clk_79f6ca61.render_state_machine_pong_top_c_l59_c19_0562.next_state_func_pong_h_l274_c13_d48f_state_SB_DFFESR_Q_7_D_SB_LUT4_O_LC.CEN
Info: 12.37 ns logic, 19.46 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ICE_27$sb_io.D_IN_0
Info:    routing  3.89  3.89 Net ICE_27$SB_IO_IN (18,31) -> (12,28)
Info:                          Sink pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.o_bit_stream_mux_uart_mac_h_l85_c5_d665.iftrue.data_SB_DFF_Q_DFFLC.I0
Info:                          Defined in:
Info:                               top.sv:9.9-9.15
Info:      setup  1.23  5.12 Source pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_25b1.o_bit_stream_mux_uart_mac_h_l85_c5_d665.iftrue.data_SB_DFF_Q_DFFLC.I0
Info: 1.23 ns logic, 3.89 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  1.39  1.39 Source ICE_2_SB_DFFSS_Q_D_SB_LUT4_O_LC.O
Info:    routing  6.30  7.69 Net ICE_48$SB_IO_OUT (4,20) -> (7,0)
Info:                          Sink ICE_48$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top.sv:19.10-19.16
Info: 1.39 ns logic, 6.30 ns routing

Info: Max frequency for clock 'pll_clk_$glb_clk': 31.41 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                  -> posedge pll_clk_$glb_clk: 5.12 ns
Info: Max delay posedge pll_clk_$glb_clk -> <async>                 : 7.69 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  8165,   9559) |***********************************+
Info: [  9559,  10953) |************************************+
Info: [ 10953,  12347) |***+
Info: [ 12347,  13741) |***************+
Info: [ 13741,  15135) |*****+
Info: [ 15135,  16529) |************+
Info: [ 16529,  17923) | 
Info: [ 17923,  19317) |+
Info: [ 19317,  20711) |******************+
Info: [ 20711,  22105) |*********+
Info: [ 22105,  23499) |******+
Info: [ 23499,  24893) |************ 
Info: [ 24893,  26287) |**************+
Info: [ 26287,  27681) |**********+
Info: [ 27681,  29075) |*******************************+
Info: [ 29075,  30469) |**********************+
Info: [ 30469,  31863) |*********************+
Info: [ 31863,  33257) |******************************+
Info: [ 33257,  34651) |***************************************+
Info: [ 34651,  36045) |************************************************************ 

Info: Program finished normally.
