window.SIDEBAR_ITEMS = {"constant":[["ABORT",""],["ACTIVE",""],["DISDEBUG",""],["DREQ",""],["DREQ_STOPS_DMA",""],["END",""],["ERROR",""],["INT",""],["PANIC_PRIORITY",""],["PAUSED",""],["PRIORITY",""],["RESET",""],["WAITING_FOR_OUTSTANDING_WRITES",""],["WAIT_FOR_OUTSTANDING_WRITES",""]],"mod":[["ABORT","Abort DMA (W1SC)"],["ACTIVE","Acitvate the DMA"],["DISDEBUG","Disable debug pause signal"],["DREQ","`DREQ` state (RO)"],["DREQ_STOPS_DMA","DMA paused by `DREQ` state (RO)"],["END","DMA end flag (W1C)"],["ERROR","DMA error (RO)"],["INT","Interrupt status (W1C)"],["PANIC_PRIORITY","AXI panic priority level"],["PAUSED","DMA paused state (RO)"],["PRIORITY","AXI priority level"],["RESET","DMA channel reset (W1SC)"],["WAITING_FOR_OUTSTANDING_WRITES","DMA is waiting for the last write to be received (RO)"],["WAIT_FOR_OUTSTANDING_WRITES","Wait for outstanding writes"]],"struct":[["Register",""]]};