

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Thu Apr  3 16:13:16 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |                           Modules                          |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |             |     |
    |                           & Loops                          |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT     | URAM|
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |+ atax*                                                     |  Timing|  -1.91|     3184|  1.769e+04|         -|     3185|     -|  dataflow|     -|  9 (~0%)|  9405 (~0%)|  11804 (~0%)|    -|
    | + entry_proc                                               |       -|   2.24|        0|      0.000|         -|        0|     -|        no|     -|        -|     2 (~0%)|     20 (~0%)|    -|
    | + Loop_1_proc1                                             |  Timing|  -1.91|     3184|  1.769e+04|         -|     3184|     -|        no|     -|  9 (~0%)|  7972 (~0%)|   9405 (~0%)|    -|
    |  + Loop_1_proc1_Pipeline_1                                 |       -|   2.33|       34|    170.000|         -|       34|     -|        no|     -|        -|     8 (~0%)|     50 (~0%)|    -|
    |   o Loop 1                                                 |       -|   3.65|       32|    160.000|         1|        1|    32|       yes|     -|        -|           -|            -|    -|
    |  + Loop_1_proc1_Pipeline_VITIS_LOOP_8_1                    |       -|   0.00|     1066|  5.330e+03|         -|     1066|     -|        no|     -|        -|  3441 (~0%)|   3565 (~0%)|    -|
    |   o VITIS_LOOP_8_1                                         |      II|   3.65|     1064|  5.320e+03|        42|       33|    32|       yes|     -|        -|           -|            -|    -|
    |  + Loop_1_proc1_Pipeline_VITIS_LOOP_45_1                   |       -|   1.54|       34|    170.000|         -|       34|     -|        no|     -|        -|    15 (~0%)|     72 (~0%)|    -|
    |   o VITIS_LOOP_45_1                                        |       -|   3.65|       32|    160.000|         2|        1|    32|       yes|     -|        -|           -|            -|    -|
    |  o VITIS_LOOP_22_1                                         |       -|   3.65|      720|  4.000e+03|       180|        -|     4|        no|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_3                                |       -|   2.29|       10|     50.000|         -|       10|     -|        no|     -|        -|     6 (~0%)|     48 (~0%)|    -|
    |    o Loop 1                                                |       -|   3.65|        8|     40.000|         1|        1|     8|       yes|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |  Timing|  -1.91|      154|    855.624|         -|      154|     -|        no|     -|        -|  1159 (~0%)|    661 (~0%)|    -|
    |    o VITIS_LOOP_24_2_VITIS_LOOP_25_3                       |      II|   3.65|      152|    844.512|        29|        4|    32|       yes|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_VITIS_LOOP_32_5                  |       -|   1.54|       10|     50.000|         -|       10|     -|        no|     -|        -|     7 (~0%)|     70 (~0%)|    -|
    |    o VITIS_LOOP_32_5                                       |       -|   3.65|        8|     40.000|         2|        1|     8|       yes|     -|        -|           -|            -|    -|
    |  o VITIS_LOOP_50_2_VITIS_LOOP_51_3                         |       -|   3.65|     1360|  7.556e+03|        85|        -|    16|        no|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_7                                |       -|   2.29|       10|     50.000|         -|       10|     -|        no|     -|        -|     6 (~0%)|     48 (~0%)|    -|
    |    o Loop 1                                                |       -|   3.65|        8|     40.000|         1|        1|     8|       yes|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_VITIS_LOOP_53_4                  |       -|   0.48|       33|    165.000|         -|       33|     -|        no|     -|  3 (~0%)|  1094 (~0%)|    923 (~0%)|    -|
    |    o VITIS_LOOP_53_4                                       |      II|   3.65|       31|    155.000|        11|        3|     8|       yes|     -|        -|           -|            -|    -|
    |   + Loop_1_proc1_Pipeline_VITIS_LOOP_59_6                  |       -|   0.17|       27|    135.000|         -|       27|     -|        no|     -|        -|   277 (~0%)|    284 (~0%)|    -|
    |    o VITIS_LOOP_59_6                                       |      II|   3.65|       25|    125.000|         5|        3|     8|       yes|     -|        -|           -|            -|    -|
    | + Loop_VITIS_LOOP_71_1_proc                                |       -|   0.00|       43|    215.000|         -|       43|     -|        no|     -|        -|   120 (~0%)|    353 (~0%)|    -|
    |  + Loop_VITIS_LOOP_71_1_proc_Pipeline_VITIS_LOOP_71_1      |       -|   0.00|       35|    175.000|         -|       35|     -|        no|     -|        -|    47 (~0%)|    115 (~0%)|    -|
    |   o VITIS_LOOP_71_1                                        |       -|   3.65|       33|    165.000|         3|        1|    32|       yes|     -|        -|           -|            -|    -|
    +------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control_r | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control_r | x_1      | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | x_2      | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | y_out_1  | 0x28   | 32    | W      | Data signal of y_out             |                                                                      |
| s_axi_control_r | y_out_2  | 0x2c   | 32    | W      | Data signal of y_out             |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-----------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                           |
+----------+-----------------+-----------+----------+-----------------------------------+
| A        | m_axi_gmem      | interface |          |                                   |
| A        | s_axi_control_r | register  | offset   | name=A_1 offset=0x10 range=32     |
| A        | s_axi_control_r | register  | offset   | name=A_2 offset=0x14 range=32     |
| x        | m_axi_gmem      | interface |          |                                   |
| x        | s_axi_control_r | register  | offset   | name=x_1 offset=0x1c range=32     |
| x        | s_axi_control_r | register  | offset   | name=x_2 offset=0x20 range=32     |
| y_out    | m_axi_gmem      | interface |          |                                   |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_1 offset=0x28 range=32 |
| y_out    | s_axi_control_r | register  | offset   | name=y_out_2 offset=0x2c range=32 |
+----------+-----------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_71_1 | write     | 32     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:71:19 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
| HW Interface | Problem                                                                                | Resolution | Location                                                                          |
+--------------+----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
| m_axi_gmem   | Could not burst due to multiple potential reads to the same bundle in the same region. | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:8:23 |
+--------------+----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + atax                                                    | 9   |        |             |      |        |         |
|  + Loop_1_proc1                                           | 9   |        |             |      |        |         |
|    add_ln22_fu_675_p2                                     | -   |        | add_ln22    | add  | fabric | 0       |
|    add_ln50_1_fu_710_p2                                   | -   |        | add_ln50_1  | add  | fabric | 0       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U112                      | -   |        | add_ln50    | add  | fabric | 0       |
|    add_ln51_fu_773_p2                                     | -   |        | add_ln51    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_1                               | 0   |        |             |      |        |         |
|     empty_51_fu_190_p2                                    | -   |        | empty_51    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_8_1                  | 0   |        |             |      |        |         |
|     add_ln8_fu_1010_p2                                    | -   |        | add_ln8     | add  | fabric | 0       |
|     add_ln10_fu_990_p2                                    | -   |        | add_ln10    | add  | fabric | 0       |
|     add_ln12_fu_1035_p2                                   | -   |        | add_ln12    | add  | fabric | 0       |
|     add_ln12_1_fu_1064_p2                                 | -   |        | add_ln12_1  | add  | fabric | 0       |
|     add_ln12_2_fu_1088_p2                                 | -   |        | add_ln12_2  | add  | fabric | 0       |
|     add_ln12_3_fu_1112_p2                                 | -   |        | add_ln12_3  | add  | fabric | 0       |
|     add_ln12_4_fu_1136_p2                                 | -   |        | add_ln12_4  | add  | fabric | 0       |
|     add_ln12_5_fu_1160_p2                                 | -   |        | add_ln12_5  | add  | fabric | 0       |
|     add_ln12_6_fu_1184_p2                                 | -   |        | add_ln12_6  | add  | fabric | 0       |
|     add_ln12_7_fu_1208_p2                                 | -   |        | add_ln12_7  | add  | fabric | 0       |
|     add_ln12_8_fu_1254_p2                                 | -   |        | add_ln12_8  | add  | fabric | 0       |
|     add_ln12_9_fu_1301_p2                                 | -   |        | add_ln12_9  | add  | fabric | 0       |
|     add_ln12_10_fu_1329_p2                                | -   |        | add_ln12_10 | add  | fabric | 0       |
|     add_ln12_11_fu_1357_p2                                | -   |        | add_ln12_11 | add  | fabric | 0       |
|     add_ln12_12_fu_1385_p2                                | -   |        | add_ln12_12 | add  | fabric | 0       |
|     add_ln12_13_fu_1413_p2                                | -   |        | add_ln12_13 | add  | fabric | 0       |
|     add_ln12_14_fu_1441_p2                                | -   |        | add_ln12_14 | add  | fabric | 0       |
|     add_ln12_15_fu_1469_p2                                | -   |        | add_ln12_15 | add  | fabric | 0       |
|     add_ln12_16_fu_1497_p2                                | -   |        | add_ln12_16 | add  | fabric | 0       |
|     add_ln12_17_fu_1542_p2                                | -   |        | add_ln12_17 | add  | fabric | 0       |
|     add_ln12_18_fu_1570_p2                                | -   |        | add_ln12_18 | add  | fabric | 0       |
|     add_ln12_19_fu_1598_p2                                | -   |        | add_ln12_19 | add  | fabric | 0       |
|     add_ln12_20_fu_1626_p2                                | -   |        | add_ln12_20 | add  | fabric | 0       |
|     add_ln12_21_fu_1654_p2                                | -   |        | add_ln12_21 | add  | fabric | 0       |
|     add_ln12_22_fu_1682_p2                                | -   |        | add_ln12_22 | add  | fabric | 0       |
|     add_ln12_23_fu_1710_p2                                | -   |        | add_ln12_23 | add  | fabric | 0       |
|     add_ln12_24_fu_1738_p2                                | -   |        | add_ln12_24 | add  | fabric | 0       |
|     add_ln12_25_fu_1783_p2                                | -   |        | add_ln12_25 | add  | fabric | 0       |
|     add_ln12_26_fu_1811_p2                                | -   |        | add_ln12_26 | add  | fabric | 0       |
|     add_ln12_27_fu_1839_p2                                | -   |        | add_ln12_27 | add  | fabric | 0       |
|     add_ln12_28_fu_1867_p2                                | -   |        | add_ln12_28 | add  | fabric | 0       |
|     add_ln12_29_fu_1895_p2                                | -   |        | add_ln12_29 | add  | fabric | 0       |
|     add_ln12_30_fu_1932_p2                                | -   |        | add_ln12_30 | add  | fabric | 0       |
|     add_ln12_31_fu_1947_p2                                | -   |        | add_ln12_31 | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_3                               | 0   |        |             |      |        |         |
|     empty_49_fu_58_p2                                     | -   |        | empty_49    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_45_1                 | 0   |        |             |      |        |         |
|     add_ln45_fu_73_p2                                     | -   |        | add_ln45    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3 | 0   |        |             |      |        |         |
|     add_ln24_1_fu_372_p2                                  | -   |        | add_ln24_1  | add  | fabric | 0       |
|     add_ln24_fu_384_p2                                    | -   |        | add_ln24    | add  | fabric | 0       |
|     empty_45_fu_461_p2                                    | -   |        | empty_45    | add  | fabric | 0       |
|     add_ln25_fu_487_p2                                    | -   |        | add_ln25    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_32_5                 | 0   |        |             |      |        |         |
|     add_ln32_fu_74_p2                                     | -   |        | add_ln32    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_7                               | 0   |        |             |      |        |         |
|     empty_47_fu_58_p2                                     | -   |        | empty_47    | add  | fabric | 0       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_53_4                 | 3   |        |             |      |        |         |
|     add_ln53_fu_441_p2                                    | -   |        | add_ln53    | add  | fabric | 0       |
|     empty_43_fu_451_p2                                    | -   |        | empty_43    | add  | fabric | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U63                     | 3   |        | mul_i_2     | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U60                      | -   |        | add28_i_2   | fadd | fabric | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U63                     | 3   |        | mul_i_5     | fmul | maxdsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U60                      | -   |        | add28_i_5   | fadd | fabric | 3       |
|   + Loop_1_proc1_Pipeline_VITIS_LOOP_59_6                 | 0   |        |             |      |        |         |
|     add_ln59_fu_290_p2                                    | -   |        | add_ln59    | add  | fabric | 0       |
|  + Loop_VITIS_LOOP_71_1_proc                              | 0   |        |             |      |        |         |
|   + Loop_VITIS_LOOP_71_1_proc_Pipeline_VITIS_LOOP_71_1    | 0   |        |             |      |        |         |
|     add_ln71_fu_210_p2                                    | -   |        | add_ln71    | add  | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+--------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+-----------------------+------+------+--------+--------------+---------+------+---------+
| + atax                | 0    | 0    |        |              |         |      |         |
|   y_out_c_U           | -    | -    |        | y_out_c      | fifo    | srl  | 0       |
|   buff_y_out_U        | -    | -    |        | buff_y_out   | ram_1p  | auto | 1       |
|   buff_y_out_1_U      | -    | -    |        | buff_y_out_1 | ram_1p  | auto | 1       |
|   buff_y_out_2_U      | -    | -    |        | buff_y_out_2 | ram_1p  | auto | 1       |
|   buff_y_out_3_U      | -    | -    |        | buff_y_out_3 | ram_1p  | auto | 1       |
|   buff_y_out_4_U      | -    | -    |        | buff_y_out_4 | ram_1p  | auto | 1       |
|   buff_y_out_5_U      | -    | -    |        | buff_y_out_5 | ram_1p  | auto | 1       |
|   buff_y_out_6_U      | -    | -    |        | buff_y_out_6 | ram_1p  | auto | 1       |
|   buff_y_out_7_U      | -    | -    |        | buff_y_out_7 | ram_1p  | auto | 1       |
|  + Loop_1_proc1       | 0    | 0    |        |              |         |      |         |
|    buff_A_U           | -    | -    |        | buff_A       | ram_1p  | auto | 1       |
|    buff_A_1_U         | -    | -    |        | buff_A_1     | ram_1p  | auto | 1       |
|    buff_A_2_U         | -    | -    |        | buff_A_2     | ram_1p  | auto | 1       |
|    buff_A_3_U         | -    | -    |        | buff_A_3     | ram_1p  | auto | 1       |
|    buff_A_4_U         | -    | -    |        | buff_A_4     | ram_1p  | auto | 1       |
|    buff_A_5_U         | -    | -    |        | buff_A_5     | ram_1p  | auto | 1       |
|    buff_A_6_U         | -    | -    |        | buff_A_6     | ram_1p  | auto | 1       |
|    buff_A_7_U         | -    | -    |        | buff_A_7     | ram_1p  | auto | 1       |
|    buff_x_U           | -    | -    |        | buff_x       | ram_1p  | auto | 1       |
|    buff_x_1_U         | -    | -    |        | buff_x_1     | ram_1p  | auto | 1       |
|    buff_x_2_U         | -    | -    |        | buff_x_2     | ram_1p  | auto | 1       |
|    buff_x_3_U         | -    | -    |        | buff_x_3     | ram_1p  | auto | 1       |
|    buff_x_4_U         | -    | -    |        | buff_x_4     | ram_1p  | auto | 1       |
|    buff_x_5_U         | -    | -    |        | buff_x_5     | ram_1p  | auto | 1       |
|    buff_x_6_U         | -    | -    |        | buff_x_6     | ram_1p  | auto | 1       |
|    buff_x16_U         | -    | -    |        | buff_x16     | ram_1p  | auto | 1       |
|    local_tmp1_U       | -    | -    |        | local_tmp1   | ram_s2p | auto | 1       |
|    tmp1_stream_fifo_U | -    | -    |        | tmp1_stream  | fifo    | srl  | 0       |
|    tmp1_U             | -    | -    |        | tmp1         | ram_1p  | auto | 1       |
|    local_y_out_U      | -    | -    |        | local_y_out  | ram_t2p | auto | 1       |
+-----------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+-----------------------------------------------------------+
| Type            | Options                                   | Location                                                  |
+-----------------+-------------------------------------------+-----------------------------------------------------------+
| inline          |                                           | ../atax/generate/atax.cpp:4 in read_inputs                |
| array_partition | variable=buff_A cyclic factor=8 dim=2     | ../atax/generate/atax.cpp:5 in read_inputs, buff_A        |
| array_partition | variable=buff_x cyclic factor=8           | ../atax/generate/atax.cpp:6 in read_inputs, buff_x        |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:9 in read_inputs                |
| inline          |                                           | ../atax/generate/atax.cpp:18 in compute_tmp1              |
| array_partition | variable=buff_A cyclic factor=8 dim=2     | ../atax/generate/atax.cpp:19 in compute_tmp1, buff_A      |
| array_partition | variable=buff_x cyclic factor=8           | ../atax/generate/atax.cpp:20 in compute_tmp1, buff_x      |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:26 in compute_tmp1              |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:33 in compute_tmp1              |
| inline          |                                           | ../atax/generate/atax.cpp:40 in compute_y_out             |
| array_partition | variable=buff_A cyclic factor=8 dim=2     | ../atax/generate/atax.cpp:41 in compute_y_out, buff_A     |
| array_partition | variable=buff_y_out cyclic factor=8       | ../atax/generate/atax.cpp:42 in compute_y_out, buff_y_out |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:46 in compute_y_out             |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:54 in compute_y_out             |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:60 in compute_y_out             |
| inline          |                                           | ../atax/generate/atax.cpp:68 in write_output              |
| array_partition | variable=buff_y_out cyclic factor=8       | ../atax/generate/atax.cpp:69 in write_output, buff_y_out  |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:72 in write_output              |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:78 in atax, A                   |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:79 in atax, x                   |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:80 in atax, y_out               |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:81 in atax, return              |
| dataflow        |                                           | ../atax/generate/atax.cpp:83 in atax                      |
| stream          | variable=tmp1_stream depth=32             | ../atax/generate/atax.cpp:89 in atax, tmp1_stream         |
+-----------------+-------------------------------------------+-----------------------------------------------------------+


