static void F_1 ( void T_1 * V_1 , int V_2 , T_2 V_3 )\r\n{\r\nF_2 ( V_3 , V_1 + V_2 ) ;\r\n}\r\nstatic T_2 F_3 ( void T_1 * V_1 , int V_2 )\r\n{\r\nreturn F_4 ( V_1 + V_2 ) ;\r\n}\r\nstatic void F_5 ( void T_1 * V_1 , int V_2 , T_2 V_3 )\r\n{\r\nF_2 ( ( F_4 ( V_1 + V_2 ) | V_3 ) , V_1 + V_2 ) ;\r\n}\r\nint F_6 ( void T_1 * V_4 , int V_5 )\r\n{\r\nF_5 ( V_4 , F_7 ( V_5 ) ,\r\nV_6 ) ;\r\nwhile ( ( F_3 ( V_4 , F_7 ( V_5 ) ) &\r\nV_6 ) != 0x0 )\r\n;\r\nreturn 0 ;\r\n}\r\nbool F_8 ( void T_1 * V_4 , int V_5 , bool V_7 )\r\n{\r\nT_2 V_2 ;\r\nbool V_8 ;\r\nV_2 = F_3 ( V_4 , F_7 ( V_5 ) ) ;\r\nV_8 = ( V_2 & V_9 ) != 0x0 ;\r\nif ( V_7 )\r\nV_2 |= V_9 ;\r\nelse\r\nV_2 &= ~ V_9 ;\r\nF_1 ( V_4 , F_7 ( V_5 ) , V_2 ) ;\r\nF_9 () ;\r\nreturn V_8 ;\r\n}\r\nint F_10 ( void T_1 * V_4 , int V_5 )\r\n{\r\nT_2 V_10 = 0 , V_11 = 0 ;\r\nV_10 = F_3 ( V_4 , F_11 ( V_5 ) ) ;\r\nif ( ( V_10 & V_12 ) != 0 )\r\nV_11 = 1 ;\r\nreturn V_11 ;\r\n}\r\nint F_12 ( void T_1 * V_4 , int V_5 , T_2 V_13 )\r\n{\r\nunsigned int V_14 , V_10 , V_15 ;\r\nT_2 V_16 ;\r\nT_2 V_17 ;\r\nswitch ( V_13 ) {\r\ncase V_18 :\r\nV_16 = 0x9801 ;\r\nV_17 = 0x21 ;\r\nbreak;\r\ncase V_19 :\r\ncase V_20 :\r\nV_16 = 1 ;\r\nV_17 = 1 ;\r\nbreak;\r\ncase V_21 :\r\nV_16 = 0x9801 ;\r\nV_17 = 0x20 ;\r\nbreak;\r\ncase V_22 :\r\nV_16 = 0x20 ;\r\nV_17 = 0x1 ;\r\nbreak;\r\ndefault:\r\nF_13 ( 1 , L_1 , V_13 ) ;\r\nreturn - V_23 ;\r\n}\r\nF_1 ( V_4 , F_14 ( V_5 ) , 0 ) ;\r\nfor ( V_14 = 0 ; V_14 < 1000 ; V_14 ++ ) {\r\nF_15 ( 1000 , 2000 ) ;\r\nV_10 = F_3 ( V_4 , F_11 ( V_5 ) ) ;\r\nif ( ( V_10 & V_24 ) != 0 )\r\nbreak;\r\n}\r\nif ( ( V_10 & V_24 ) == 0 )\r\nF_16 ( L_2 ) ;\r\nF_1 ( V_4 , F_17 ( V_5 ) , V_16 ) ;\r\nF_1 ( V_4 , F_14 ( V_5 ) , V_17 ) ;\r\nV_15 = V_12 ;\r\nif ( V_17 & V_25 )\r\nV_15 |= V_26 ;\r\nfor ( V_14 = 0 ; V_14 < 1000 ; V_14 ++ ) {\r\nF_15 ( 200 , 500 ) ;\r\nV_10 = F_3 ( V_4 , F_11 ( V_5 ) ) ;\r\nif ( ( V_10 & V_15 ) == V_15 )\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}
