<module name="GPMC0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG_GPMC_REVISION" acronym="CFG_GPMC_REVISION" offset="0x0" width="32" description="This register contains the IP revision code ">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads returns 0" range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="REV" width="8" begin="7" end="0" resetval="0x96" description="IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 1.0, 0x21 for 2.1" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_SYSCONFIG" acronym="CFG_GPMC_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the OCP interface ">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Write 0's for future compatibility Reads return 0" range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0 for future compatibility Reads returns 0" range="2" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="This bit must be kept 0 for normal functioning of the IP. Do not set this bit to 1" range="1" rwaccess="N/A"/> 
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x0" description="Internal OCP clock gating strategy" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_SYSSTATUS" acronym="CFG_GPMC_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module, excluding the interrupt status information  ">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads returns 0" range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reads returns 0 [reserved for OCP-socket status information]" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Internal reset monitoring" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_IRQSTATUS" acronym="CFG_GPMC_IRQSTATUS" offset="0x18" width="32" description="This interrupt status register regroups all the status of the module internal events that can generate an interrupt. ">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="WAIT3EDGEDETECTIONSTATUS" width="1" begin="11" end="11" resetval="0x0" description="Status of the Wait3 Edge Detection interrupt " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="WAIT2EDGEDETECTIONSTATUS" width="1" begin="10" end="10" resetval="0x0" description="Status of the Wait2 Edge Detection interrupt " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="WAIT1EDGEDETECTIONSTATUS" width="1" begin="9" end="9" resetval="0x0" description="Status of the Wait1 Edge Detection interrupt " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="WAIT0EDGEDETECTIONSTATUS" width="1" begin="8" end="8" resetval="0x0" description="Status of the Wait0 Edge Detection interrupt " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="TERMINALCOUNTSTATUS" width="1" begin="1" end="1" resetval="0x0" description="Status of the TerminalCountEvent interrupt " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="FIFOEVENTSTATUS" width="1" begin="0" end="0" resetval="0x0" description="Status of the FIFOEvent interrupt " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_GPMC_IRQENABLE" acronym="CFG_GPMC_IRQENABLE" offset="0x1C" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on a event-by-event basis. ">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="WAIT3EDGEDETECTIONENABLE" width="1" begin="11" end="11" resetval="0x0" description="Enables the Wait3 Edge Detection interrupt" range="11" rwaccess="R/W"/> 
		<bitfield id="WAIT2EDGEDETECTIONENABLE" width="1" begin="10" end="10" resetval="0x0" description="Enables the Wait2 Edge Detection interrupt" range="10" rwaccess="R/W"/> 
		<bitfield id="WAIT1EDGEDETECTIONENABLE" width="1" begin="9" end="9" resetval="0x0" description="Enables the Wait1 Edge Detection interrupt" range="9" rwaccess="R/W"/> 
		<bitfield id="WAIT0EDGEDETECTIONENABLE" width="1" begin="8" end="8" resetval="0x0" description="Enables the Wait0 Edge Detection interrupt" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="TERMINALCOUNTEVENTENABLE" width="1" begin="1" end="1" resetval="0x0" description="Enables TerminalCountEvent interrupt issuing in pre-fetch or write posting mode" range="1" rwaccess="R/W"/> 
		<bitfield id="FIFOEVENTENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the FIFOEvent interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_TIMEOUT_CONTROL" acronym="CFG_GPMC_TIMEOUT_CONTROL" offset="0x40" width="32" description="The GPMC_TIMEOUT_CONTROL register allows the user to set the start value of the timeout counter  ">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 13" rwaccess="N/A"/> 
		<bitfield id="TIMEOUTSTARTVALUE" width="9" begin="12" end="4" resetval="0x511" description="Start value of the time-out counter [0x000 corresponds to 0 GPMC.FCLK cycle, 0x001 corresponds to 1 GmpcClk cycle,  &#38;, 0x1FF corresponds to 511  GPMC.FCLK cyles.]" range="12 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="3 - 1" rwaccess="N/A"/> 
		<bitfield id="TIMEOUTENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable bit of the TimeOut feature" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_ERR_ADDRESS" acronym="CFG_GPMC_ERR_ADDRESS" offset="0x44" width="32" description="The GPMC_ERR_ADDRESS register stores the address of the illegal access when an error occurs ">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31" rwaccess="N/A"/> 
		<bitfield id="ILLEGALADD" width="31" begin="30" end="0" resetval="0x0" description="Address of illegal access : A30[0 for memory region, 1 for GPMC register region] and A29-A0[1 GBytes maximum]" range="30 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_ERR_TYPE" acronym="CFG_GPMC_ERR_TYPE" offset="0x48" width="32" description="The GPMC_ERR_TYPE register stores the type of error when an error occurs ">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="ILLEGALMCMD" width="3" begin="10" end="8" resetval="0x0" description="System Command of the transaction that caused the error" range="10 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="ERRORNOTSUPPADD" width="1" begin="4" end="4" resetval="0x0" description="Not supported Address error" range="4" rwaccess="R"/> 
		<bitfield id="ERRORNOTSUPPMCMD" width="1" begin="3" end="3" resetval="0x0" description="Not supported Command error" range="3" rwaccess="R"/> 
		<bitfield id="ERRORTIMEOUT" width="1" begin="2" end="2" resetval="0x0" description="Time-out error" range="2" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="1" rwaccess="N/A"/> 
		<bitfield id="ERRORVALID" width="1" begin="0" end="0" resetval="0x0" description="Error validity status - Must be explicitely cleared with a write 1 transaction" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_GPMC_CONFIG" acronym="CFG_GPMC_CONFIG" offset="0x50" width="32" description="The  configuration register allows global configuration of the GPMC ">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="WAIT3PINPOLARITY" width="1" begin="11" end="11" resetval="0x1" description="Selects the polarity of input pin WAIT3" range="11" rwaccess="R/W"/> 
		<bitfield id="WAIT2PINPOLARITY" width="1" begin="10" end="10" resetval="0x0" description="Selects the polarity of input pin WAIT2" range="10" rwaccess="R/W"/> 
		<bitfield id="WAIT1PINPOLARITY" width="1" begin="9" end="9" resetval="0x1" description="Selects the polarity of input pin WAIT1" range="9" rwaccess="R/W"/> 
		<bitfield id="WAIT0PINPOLARITY" width="1" begin="8" end="8" resetval="0x0" description="Selects the polarity of input pin WAIT0" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="WRITEPROTECT" width="1" begin="4" end="4" resetval="0x0" description="Controls the WP output pin level" range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="3 - 2" rwaccess="N/A"/> 
		<bitfield id="LIMITEDADDRESS" width="1" begin="1" end="1" resetval="0x0" description="Limited Address device support" range="1" rwaccess="R/W"/> 
		<bitfield id="NANDFORCEPOSTEDWRITE" width="1" begin="0" end="0" resetval="0x0" description="Enables the Force Posted Write feature to NAND Cmd/Add/Data location" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_STATUS" acronym="CFG_GPMC_STATUS" offset="0x54" width="32" description="The  status register provides global status bits of the GPMC ">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="WAIT3STATUS" width="1" begin="11" end="11" resetval="0x0" description="Is a copy of input pin WAIT3. [Reset value is WAIT3 input pin sampled at IC reset]" range="11" rwaccess="R"/> 
		<bitfield id="WAIT2STATUS" width="1" begin="10" end="10" resetval="0x0" description="Is a copy of input pin WAIT2. [Reset value is WAIT2 input pin sampled at IC reset]" range="10" rwaccess="R"/> 
		<bitfield id="WAIT1STATUS" width="1" begin="9" end="9" resetval="0x0" description="Is a copy of input pin WAIT1. [Reset value is WAIT1 input pin sampled at IC reset]" range="9" rwaccess="R"/> 
		<bitfield id="WAIT0STATUS" width="1" begin="8" end="8" resetval="0x0" description="Is a copy of input pin WAIT0. [Reset value is WAIT0 input pin sampled at IC reset]" range="8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Write 0's for future compatibility Reads returns 0" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="EMPTYWRITEBUFFERSTATUS" width="1" begin="0" end="0" resetval="0x1" description="Stores the empty status of the write buffer" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_PREFETCH_CONFIG1" acronym="CFG_GPMC_PREFETCH_CONFIG1" offset="0x1E0" width="32" description="Prefetch engine configuration 1 ">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31" rwaccess="N/A"/> 
		<bitfield id="CYCLEOPTIMIZATION" width="3" begin="30" end="28" resetval="0x0" description="Define the number of GPMC.FCLK cycles to be substracted from RdCycleTime, WrCycleTime,  AccessTime, CSRdOffTime, CSWrOffTime, ADVRdOffTime, ADVWrOffTime, OEOffTime, WEOffTime [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x7 corresponds to 7 GPMC.FCLK cycles]" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="ENABLEOPTIMIZEDACCESS" width="1" begin="27" end="27" resetval="0x0" description="Enables access cycle optimization" range="27" rwaccess="R/W"/> 
		<bitfield id="ENGINECSSELECTOR" width="3" begin="26" end="24" resetval="0x0" description="Selects the CS where Prefetch Postwrite engine is active [0x0 corresponds toCS0, 0x1 corresponds to CS1,  &#38;, 0x7 corresponds to CS7]" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PFPWENROUNDROBIN" width="1" begin="23" end="23" resetval="0x0" description="Enables the PFPW RoundRobin arbitration" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="22 - 20" rwaccess="N/A"/> 
		<bitfield id="PFPWWEIGHTEDPRIO" width="4" begin="19" end="16" resetval="0x0" description="When an arbitration occurs between a direct memory access and a PFPW engine access, the direct memory access is always serviced. If the PFPWEnRoundRobin is enabled, 0x0 means : the next access is granted to the PFPW engine, 0x1 means : the two next accesses are granted to the PFPW engine, ..., 0xF means : the 16 next accesses are granted to the PFPW engine." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="FIFOTHRESHOLD" width="7" begin="14" end="8" resetval="0x64" description="Selects the maximum number of bytes read from the FIFO or written to the FIFO by the host on a DMA or interrupt request [0x00 corresponds to 0 byte, 0x01 corresponds to 1 byte,  &#38;, 0x40 corresponds to 64 bytes]" range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="ENABLEENGINE" width="1" begin="7" end="7" resetval="0x0" description="Enables the Prefetch Postwite engine" range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="6" rwaccess="N/A"/> 
		<bitfield id="WAITPINSELECTOR" width="2" begin="5" end="4" resetval="0x0" description="Select which wait pin edge detector should start the engine in synchronized mode" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="SYNCHROMODE" width="1" begin="3" end="3" resetval="0x0" description="Selects when the engine starts the access to CS" range="3" rwaccess="R/W"/> 
		<bitfield id="DMAMODE" width="1" begin="2" end="2" resetval="0x0" description="Selects interrupt synchronization or DMA request synchronization" range="2" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="1" rwaccess="N/A"/> 
		<bitfield id="ACCESSMODE" width="1" begin="0" end="0" resetval="0x0" description="Selects pre-fetch read or write posting accesses" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_PREFETCH_CONFIG2" acronym="CFG_GPMC_PREFETCH_CONFIG2" offset="0x1E4" width="32" description="Prefetch engine configuration 2 ">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 14" rwaccess="N/A"/> 
		<bitfield id="TRANSFERCOUNT" width="14" begin="13" end="0" resetval="0x0" description="Selects the number of bytes to be read or written by the engine to the selected CS  [0x0000 corresponds to 0 byte, 0x0001 corresponds to 1 byte,  &#38;, 0x2000 corresponds to 8 Kbytes]" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_PREFETCH_CONTROL" acronym="CFG_GPMC_PREFETCH_CONTROL" offset="0x1EC" width="32" description="Prefetch engine control ">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="STARTENGINE" width="1" begin="0" end="0" resetval="0x0" description="Resets the FIFO pointer and starts the engine" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_PREFETCH_STATUS" acronym="CFG_GPMC_PREFETCH_STATUS" offset="0x1F0" width="32" description="Prefetch engine status ">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31" rwaccess="N/A"/> 
		<bitfield id="FIFOPOINTER" width="7" begin="30" end="24" resetval="0x0" description="Number of available bytes to be read or number of free empty byte places to be written [0x00 corresponds to 0 byte available to be read or 0 free empty place to be written,  &#38;, 0x40 corresponds to 64 bytes available to be read or 64 empty places to be written]" range="30 - 24" rwaccess="R"/> 
		<bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="23 - 17" rwaccess="N/A"/> 
		<bitfield id="FIFOTHRESHOLDSTATUS" width="1" begin="16" end="16" resetval="0x0" description="Set when FIFOPointer exceeds FIFOThreshold value" range="16" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="COUNTVALUE" width="14" begin="13" end="0" resetval="0x0" description="Number of remaining bytes to be read or to be written by the engine according to the TransferCount value [0x0000 corresponds to 0 byte remaining to be read or to be written, 0x0001 corresponds to 1 byte remaining to be read or to be written,  &#38;, 0x2000 corresponds to 8 Kbytes remaining to be read or to be written]" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_ECC_CONFIG" acronym="CFG_GPMC_ECC_CONFIG" offset="0x1F4" width="32" description="ECC configuration ">
		<bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 17" rwaccess="N/A"/> 
		<bitfield id="ECCALGORITHM" width="1" begin="16" end="16" resetval="0x0" description="ECC algorithm used 0x0: Hamming code 0x1: BCH code" range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="ECCBCHTSEL" width="2" begin="13" end="12" resetval="0x1" description="Error correction capability used for BCH 0x0: up to 4 bits error correction [t = 4] 0x1: up to 8 bits error correction [t=8] 0x2: up to 16 bits error correction [t=16] 0x3: reserved" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="ECCWRAPMODE" width="4" begin="11" end="8" resetval="0x0" description="Spare area organization definition for the BCH algorithm. See the BCH syndrome/parity calculator module functional specification for more details" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ECC16B" width="1" begin="7" end="7" resetval="0x0" description="Selects an ECC calculated on 16 columns" range="7" rwaccess="R/W"/> 
		<bitfield id="ECCTOPSECTOR" width="3" begin="6" end="4" resetval="0x3" description="Number of sectors to process with the BCH algorithm 0x0: 1 sector [512kB page] 0x1: 2 sectors ... 0x3: 4 sectors [2kB page] ... 0x7: 8 sectors [4kB page]" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="ECCCS" width="3" begin="3" end="1" resetval="0x0" description="Selects the CS where ECC is computed" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="ECCENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables the ECC feature" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_ECC_CONTROL" acronym="CFG_GPMC_ECC_CONTROL" offset="0x1F8" width="32" description="ECC control ">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="ECCCLEAR" width="1" begin="8" end="8" resetval="0x0" description="Clear all ECC result registers [Reads returns 0 - Writes 1 to this field clear all ECC result registers - Writes 0 are ignored] " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 4" rwaccess="N/A"/> 
		<bitfield id="ECCPOINTER" width="4" begin="3" end="0" resetval="0x0" description="Selects ECC result register [Reads to this field give the dynamic position of the ECC pointer - Writes to this field select the ECC result register where the first ECC computation will be stored]; Other enums: writing other values disables the ECC engine [ECCEnable bit of GPMC_ECC_CONFIG set to 0]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_ECC_SIZE_CONFIG" acronym="CFG_GPMC_ECC_SIZE_CONFIG" offset="0x1FC" width="32" description="ECC size ">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x3" description="Write 0's for future compatibility. Read returns 3" range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="ECCSIZE1" width="8" begin="29" end="22" resetval="0x255" description="Defines ECC size 1 [0x00 corresponds to 2 Bytes, 0x01 corresponds to 4 Bytes, 0x02 corresponds to 6 Bytes, 0x03 corresponds to 8 Bytes,  &#38;, 0xFF corresponds to 512 Bytes]" range="29 - 22" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x3" description="Write 0's for future compatibility. Read returns 3" range="21 - 20" rwaccess="N/A"/> 
		<bitfield id="ECCSIZE0" width="8" begin="19" end="12" resetval="0x255" description="Defines ECC size 0 [0x00 corresponds to 2 Bytes, 0x01 corresponds to 4 Bytes, 0x02 corresponds to 6 Bytes, 0x03 corresponds to 8 Bytes,  &#38;, 0xFF corresponds to 512 Bytes]" range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="11 - 9" rwaccess="N/A"/> 
		<bitfield id="ECC9RESULTSIZE" width="1" begin="8" end="8" resetval="0x0" description="Selects ECC size for ECC 9 result register" range="8" rwaccess="R/W"/> 
		<bitfield id="ECC8RESULTSIZE" width="1" begin="7" end="7" resetval="0x0" description="Selects ECC size for ECC 8 result register" range="7" rwaccess="R/W"/> 
		<bitfield id="ECC7RESULTSIZE" width="1" begin="6" end="6" resetval="0x0" description="Selects ECC size for ECC 7 result register" range="6" rwaccess="R/W"/> 
		<bitfield id="ECC6RESULTSIZE" width="1" begin="5" end="5" resetval="0x0" description="Selects ECC size for ECC 6 result register" range="5" rwaccess="R/W"/> 
		<bitfield id="ECC5RESULTSIZE" width="1" begin="4" end="4" resetval="0x0" description="Selects ECC size for ECC 5 result register" range="4" rwaccess="R/W"/> 
		<bitfield id="ECC4RESULTSIZE" width="1" begin="3" end="3" resetval="0x0" description="Selects ECC size for ECC 4 result register" range="3" rwaccess="R/W"/> 
		<bitfield id="ECC3RESULTSIZE" width="1" begin="2" end="2" resetval="0x0" description="Selects ECC size for ECC 3 result register" range="2" rwaccess="R/W"/> 
		<bitfield id="ECC2RESULTSIZE" width="1" begin="1" end="1" resetval="0x0" description="Selects ECC size for ECC 2 result register" range="1" rwaccess="R/W"/> 
		<bitfield id="ECC1RESULTSIZE" width="1" begin="0" end="0" resetval="0x0" description="Selects ECC size for ECC 1 result register" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_ECC_RESULT" acronym="CFG_GPMC_ECC_RESULT" offset="0x200" width="32" description="ECC result register ">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0x0" description="Odd Row Parity bit 2048, only used for ECC computed on 512 Bytes " range="27" rwaccess="R"/> 
		<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0x0" description="Odd Row Parity bit 1024" range="26" rwaccess="R"/> 
		<bitfield id="P512O" width="1" begin="25" end="25" resetval="0x0" description="Odd Row Parity bit 512" range="25" rwaccess="R"/> 
		<bitfield id="P256O" width="1" begin="24" end="24" resetval="0x0" description="Odd Row Parity bit 256" range="24" rwaccess="R"/> 
		<bitfield id="P128O" width="1" begin="23" end="23" resetval="0x0" description="Odd Row Parity bit 128" range="23" rwaccess="R"/> 
		<bitfield id="P64O" width="1" begin="22" end="22" resetval="0x0" description="Odd Row Parity bit 64" range="22" rwaccess="R"/> 
		<bitfield id="P32O" width="1" begin="21" end="21" resetval="0x0" description="Odd Row Parity bit 32" range="21" rwaccess="R"/> 
		<bitfield id="P16O" width="1" begin="20" end="20" resetval="0x0" description="Odd Row Parity bit 16" range="20" rwaccess="R"/> 
		<bitfield id="P8O" width="1" begin="19" end="19" resetval="0x0" description="Odd Row Parity bit 8" range="19" rwaccess="R"/> 
		<bitfield id="P4O" width="1" begin="18" end="18" resetval="0x0" description="Odd Column Parity bit 4" range="18" rwaccess="R"/> 
		<bitfield id="P2O" width="1" begin="17" end="17" resetval="0x0" description="Odd Column Parity bit 2" range="17" rwaccess="R"/> 
		<bitfield id="P1O" width="1" begin="16" end="16" resetval="0x0" description="Odd Column Parity bit 1" range="16" rwaccess="R"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 12" rwaccess="N/A"/> 
		<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0x0" description="Even Row Parity bit 2048, only used for ECC computed on 512 Bytes " range="11" rwaccess="R"/> 
		<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0x0" description="Even Row Parity bit 1024" range="10" rwaccess="R"/> 
		<bitfield id="P512E" width="1" begin="9" end="9" resetval="0x0" description="Even Row Parity bit 512" range="9" rwaccess="R"/> 
		<bitfield id="P256E" width="1" begin="8" end="8" resetval="0x0" description="Even Row Parity bit 256" range="8" rwaccess="R"/> 
		<bitfield id="P128E" width="1" begin="7" end="7" resetval="0x0" description="Even Row Parity bit 128" range="7" rwaccess="R"/> 
		<bitfield id="P64E" width="1" begin="6" end="6" resetval="0x0" description="Even Row Parity bit 64" range="6" rwaccess="R"/> 
		<bitfield id="P32E" width="1" begin="5" end="5" resetval="0x0" description="Even Row Parity bit 32" range="5" rwaccess="R"/> 
		<bitfield id="P16E" width="1" begin="4" end="4" resetval="0x0" description="Even Row Parity bit 16" range="4" rwaccess="R"/> 
		<bitfield id="P8E" width="1" begin="3" end="3" resetval="0x0" description="Even Row Parity bit 8" range="3" rwaccess="R"/> 
		<bitfield id="P4E" width="1" begin="2" end="2" resetval="0x0" description="Even Column Parity bit 4" range="2" rwaccess="R"/> 
		<bitfield id="P2E" width="1" begin="1" end="1" resetval="0x0" description="Even Column Parity bit 2" range="1" rwaccess="R"/> 
		<bitfield id="P1E" width="1" begin="0" end="0" resetval="0x0" description="Even Column Parity bit 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_SWDATA" acronym="CFG_GPMC_BCH_SWDATA" offset="0x2D0" width="32" description="This register is used to directly pass data to the BCH ECC calculator without accessing the actual NAND flash interface.">
		<bitfield id="BCH_DATA" width="16" begin="15" end="0" resetval="0x0" description="Data to be included in the BCH calculation. Only bits 0 to 7 are taken into account if the calculator is configured to use 8 bits data [ECC16B = 0]" range="15 - 0" rwaccess="W"/>
	</register>
	<register id="CFG_GPMC_CONFIG1" acronym="CFG_GPMC_CONFIG1" offset="0x60" width="32" description="The  configuration 1 register sets signal control parameters per chip select ">
		<bitfield id="WRAPBURST" width="1" begin="31" end="31" resetval="0x0" description="Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst" range="31" rwaccess="R/W"/> 
		<bitfield id="READMULTIPLE" width="1" begin="30" end="30" resetval="0x0" description="Selects the read single or multiple access" range="30" rwaccess="R/W"/> 
		<bitfield id="READTYPE" width="1" begin="29" end="29" resetval="0x0" description="Selects the read mode operation" range="29" rwaccess="R/W"/> 
		<bitfield id="WRITEMULTIPLE" width="1" begin="28" end="28" resetval="0x0" description="Selects the write single or multiple access" range="28" rwaccess="R/W"/> 
		<bitfield id="WRITETYPE" width="1" begin="27" end="27" resetval="0x0" description="Selects the write mode operation" range="27" rwaccess="R/W"/> 
		<bitfield id="CLKACTIVATIONTIME" width="2" begin="26" end="25" resetval="0x0" description="Output GPMC.CLK activation time" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="ATTACHEDDEVICEPAGELENGTH" width="2" begin="24" end="23" resetval="0x0" description="Specifies the attached device page [burst] length" range="24 - 23" rwaccess="R/W"/> 
		<bitfield id="WAITREADMONITORING" width="1" begin="22" end="22" resetval="0x0" description="Selects the Wait monitoring configuration for Read accesses [Reset value is BOOTWAITEN input pin sampled at IC reset]" range="22" rwaccess="R/W"/> 
		<bitfield id="WAITWRITEMONITORING" width="1" begin="21" end="21" resetval="0x0" description="Selects the Wait monitoring configuration for Write accesses" range="21" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="20" rwaccess="N/A"/> 
		<bitfield id="WAITMONITORINGTIME" width="2" begin="19" end="18" resetval="0x0" description="Selects input pin Wait monitoring time" range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="WAITPINSELECT" width="2" begin="17" end="16" resetval="0x0" description="Selects the input WAIT pin for this chip select [Reset value is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 0 for CS1-7]" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="DEVICESIZE" width="2" begin="13" end="12" resetval="0x0" description="Selects the device size attached [Reset value is BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 for CS1-7]" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="DEVICETYPE" width="2" begin="11" end="10" resetval="0x0" description="Selects the attached device type" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="MUXADDDATA" width="2" begin="9" end="8" resetval="0x0" description="Enables the Address and data multiplexed protocol   [Reset value is CS0MUXDEVICE input pin sampled at IC reset for CS0 and 0 for CS1-7]" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="TIMEPARAGRANULARITY" width="1" begin="4" end="4" resetval="0x0" description="Signals timing latencies scalar factor [Rd/WRCycleTime, AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, WEOffTime, Cycle2CycleDelay, BusTurnAround, TimeOutStartValue]" range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="3 - 2" rwaccess="N/A"/> 
		<bitfield id="GPMCFCLKDIVIDER" width="2" begin="1" end="0" resetval="0x0" description="Divides the GPMC.FCLK clock" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG2" acronym="CFG_GPMC_CONFIG2" offset="0x64" width="32" description="Chip-select signal timing parameter configuration ">
		<bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Write 0's for future compatibility Reads returns 0" range="31 - 21" rwaccess="N/A"/> 
		<bitfield id="CSWROFFTIME" width="5" begin="20" end="16" resetval="0x16" description="CS# de-assertion time from start cycle time for write accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 13" rwaccess="N/A"/> 
		<bitfield id="CSRDOFFTIME" width="5" begin="12" end="8" resetval="0x16" description="CS# de-assertion time from start cycle time for read accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="CSEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="CS# Add Extra Half GPMC.FCLK cycle" range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="6 - 4" rwaccess="N/A"/> 
		<bitfield id="CSONTIME" width="4" begin="3" end="0" resetval="0x1" description="CS# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG3" acronym="CFG_GPMC_CONFIG3" offset="0x68" width="32" description="ADV# signal timing parameter configuration ">
		<bitfield id="RESERVED_1" width="1" begin="31" end="31" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31" rwaccess="R"/> 
		<bitfield id="ADVAADMUXWROFFTIME" width="3" begin="30" end="28" resetval="0x2" description="ADV# de-assertion for first address phase when using the AAD-Mux protocol" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="27" end="27" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="27" rwaccess="R"/> 
		<bitfield id="ADVAADMUXRDOFFTIME" width="3" begin="26" end="24" resetval="0x2" description="ADV# assertion for first address phase when using the AAD-Mux protocol" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="23 - 21" rwaccess="N/A"/> 
		<bitfield id="ADVWROFFTIME" width="5" begin="20" end="16" resetval="0x6" description="ADV# de-assertion time from start cycle time for write accesses [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 13" rwaccess="N/A"/> 
		<bitfield id="ADVRDOFFTIME" width="5" begin="12" end="8" resetval="0x5" description="ADV# de-assertion time from start cycle time for read accesses[0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="ADVEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="ADV# Add Extra Half GPMC.FCLK cycle" range="7" rwaccess="R/W"/> 
		<bitfield id="ADVAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="ADV# assertion for first address phase when using the AAD-Mux protocol" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="ADVONTIME" width="4" begin="3" end="0" resetval="0x4" description="ADV# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG4" acronym="CFG_GPMC_CONFIG4" offset="0x6C" width="32" description="WE# and OE# signals timing parameter configuration ">
		<bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 29" rwaccess="R"/> 
		<bitfield id="WEOFFTIME" width="5" begin="28" end="24" resetval="0x16" description="WE# de-assertion time from start cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="WEEXTRADELAY" width="1" begin="23" end="23" resetval="0x0" description="WE# Add Extra Half GPMC.FCLK cycle" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="22 - 20" rwaccess="N/A"/> 
		<bitfield id="WEONTIME" width="4" begin="19" end="16" resetval="0x5" description="WE# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="OEAADMUXOFFTIME" width="3" begin="15" end="13" resetval="0x3" description="OE# de-assertion time for the first address phase in an AAD-Mux access" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="OEOFFTIME" width="5" begin="12" end="8" resetval="0x16" description="OE# de-assertion time from start cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="OEEXTRADELAY" width="1" begin="7" end="7" resetval="0x0" description="OE# Add Extra Half GPMC.FCLK cycle" range="7" rwaccess="R/W"/> 
		<bitfield id="OEAADMUXONTIME" width="3" begin="6" end="4" resetval="0x1" description="OE# assertion time for the first address phase in an AAD-Mux access" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="OEONTIME" width="4" begin="3" end="0" resetval="0x6" description="OE# assertion time from start cycle time [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG5" acronym="CFG_GPMC_CONFIG5" offset="0x70" width="32" description="RdAccessTime and CycleTime timing parameters configuration ">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="PAGEBURSTACCESSTIME" width="4" begin="27" end="24" resetval="0x1" description="Delay between successive words in a multiple access [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="23 - 21" rwaccess="N/A"/> 
		<bitfield id="RDACCESSTIME" width="5" begin="20" end="16" resetval="0x15" description="Delay between start cycle time and first data valid  [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Write 0's for future compatibility Reads returns 0" range="15 - 13" rwaccess="N/A"/> 
		<bitfield id="WRCYCLETIME" width="5" begin="12" end="8" resetval="0x17" description="Total write cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="RDCYCLETIME" width="5" begin="4" end="0" resetval="0x17" description="Total read cycle time [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG6" acronym="CFG_GPMC_CONFIG6" offset="0x74" width="32" description="WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and BusTurnAround parameters configuration ">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="TI Internal use - Do not modify" range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="30 - 29" rwaccess="N/A"/> 
		<bitfield id="WRACCESSTIME" width="5" begin="28" end="24" resetval="0x15" description="Delay from StartAccessTime to the GPMC.FCLK rising edge corresponding the the GPMC.CLK rising edge used by the attached memory for the first data capture [0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0x1F corresponds to 31 GPMC.FCLK cycles]" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="23 - 20" rwaccess="N/A"/> 
		<bitfield id="WRDATAONADMUXBUS" width="4" begin="19" end="16" resetval="0x7" description="Specifies on which GPMC.FCLK rising edge the first data of the synchronous burst write is driven in the add/data mux bus" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="15 - 12" rwaccess="N/A"/> 
		<bitfield id="CYCLE2CYCLEDELAY" width="4" begin="11" end="8" resetval="0x0" description="Chip select high pulse delay between two successive accesses [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CYCLE2CYCLESAMECSEN" width="1" begin="7" end="7" resetval="0x0" description="Add Cycle2CycleDelay between two successive accesses to the same chip-select [any access type]" range="7" rwaccess="R/W"/> 
		<bitfield id="CYCLE2CYCLEDIFFCSEN" width="1" begin="6" end="6" resetval="0x0" description="Add Cycle2CycleDelay between two successive accesses to a different chip-select [any access type]" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0's for future compatibility Reads returns 0" range="5 - 4" rwaccess="N/A"/> 
		<bitfield id="BUSTURNAROUND" width="4" begin="3" end="0" resetval="0x0" description="Bus turn around latency between two successive accesses to the same chip-select [rd to wr] or to a different chip-select [read to read and read to write] [0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &#38;, 0xF corresponds to 15 GPMC.FCLK cycles]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_CONFIG7" acronym="CFG_GPMC_CONFIG7" offset="0x78" width="32" description="Chip-select address mapping configuration  
 
Note: For CS0, the register reset is 0xf40 while for all the other instances CS1-CS7, the reset is 0xf00.">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="MASKADDRESS" width="4" begin="11" end="8" resetval="0x15" description="Chip-select mask address" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7" rwaccess="N/A"/> 
		<bitfield id="CSVALID" width="1" begin="6" end="6" resetval="0x1" description="Chip-select enable [reset value is 1 for CS0 and 0 for CS1-7]" range="6" rwaccess="R/W"/> 
		<bitfield id="BASEADDRESS" width="6" begin="5" end="0" resetval="0x0" description="Chip-select base address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_NAND_COMMAND" acronym="CFG_GPMC_NAND_COMMAND" offset="0x7C" width="32" description="This Register is not a true register, just a address location. ">
		<bitfield id="GPMC_NAND_COMMAND_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CFG_GPMC_NAND_ADDRESS" acronym="CFG_GPMC_NAND_ADDRESS" offset="0x80" width="32" description="This Register is not a true register, just a address location. ">
		<bitfield id="GPMC_NAND_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CFG_GPMC_NAND_DATA" acronym="CFG_GPMC_NAND_DATA" offset="0x84" width="32" description="This Register is not a true register, just a address location. ">
		<bitfield id="GPMC_NAND_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_0" acronym="CFG_GPMC_BCH_RESULT_0" offset="0x240" width="32" description="BCH ECC result, bits 0 to 31">
		<bitfield id="BCH_RESULT_0" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 0 to 31" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_1" acronym="CFG_GPMC_BCH_RESULT_1" offset="0x244" width="32" description="BCH ECC result, bits 32 to 63">
		<bitfield id="BCH_RESULT_1" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 32 to 63" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_2" acronym="CFG_GPMC_BCH_RESULT_2" offset="0x248" width="32" description="BCH ECC result, bits 64 to 95">
		<bitfield id="BCH_RESULT_2" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 64 to 95" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_3" acronym="CFG_GPMC_BCH_RESULT_3" offset="0x24C" width="32" description="BCH ECC result, bits 96 to 127">
		<bitfield id="BCH_RESULT_3" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 96 to 127" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_4" acronym="CFG_GPMC_BCH_RESULT_4" offset="0x300" width="32" description="BCH ECC result, bits 128 to 159">
		<bitfield id="BCH_RESULT_4" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 128 to 159" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_5" acronym="CFG_GPMC_BCH_RESULT_5" offset="0x304" width="32" description="BCH ECC result, bits 160 to 191">
		<bitfield id="BCH_RESULT_5" width="32" begin="31" end="0" resetval="0x0" description="BCH ECC result, bits 160 to 191" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_GPMC_BCH_RESULT_6" acronym="CFG_GPMC_BCH_RESULT_6" offset="0x308" width="32" description="BCH ECC result, bits 192 to 207">
		<bitfield id="BCH_RESULT_6" width="16" begin="15" end="0" resetval="0x0" description="BCH ECC result, bits 192 to 207" range="15 - 0" rwaccess="R"/>
	</register>
</module>