{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700635288590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700635288591 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700635288612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700635288714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700635288714 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a0 " "Atom \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1700635288870 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1700635288870 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289599 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289608 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289609 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289609 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289610 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289611 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289612 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"vga_module:vga_module\|vga:v\|videoGen:videoGen\|ram2:mem\|altsyncram:altsyncram_component\|altsyncram_fqo1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_fqo1.tdf" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/db/altsyncram_fqo1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram2.v" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/ram2.v" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 85 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 31 0 0 } } { "vga_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/vga_module.sv" 17 0 0 } } { "top_module.sv" "" { Text "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/top_module.sv" 24 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1700635289612 "|top_module|vga_module:vga_module|vga:v|videoGen:videoGen|ram2:mem|altsyncram:altsyncram_component|altsyncram_fqo1:auto_generated|ram_block1a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700635289730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700635289886 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700635290594 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700635290608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 79 " "No exact pin location assignment(s) for 46 pins of 79 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700635291245 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700635315620 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1700635316030 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1700635316030 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635316031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700635316049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700635316050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700635316051 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700635316051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700635316052 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700635316052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700635316052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700635316053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700635316053 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700635316221 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1700635316221 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635316222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700635334716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700635334717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700635334721 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700635334721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700635334722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700635334738 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1700635334962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635337395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700635340016 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700635341232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635341233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700635346547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700635357582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700635357582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700635358517 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1700635358517 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700635358517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635358527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700635362332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700635362415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700635363970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700635363970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700635365588 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700635372153 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700635372609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/output_files/top_module.fit.smsg " "Generated suppressed messages file C:/Users/ferco/OneDrive - Estudiantes ITCR/8S 2023/Taller de Diseño Digital/FiltrosImagen/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700635372749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6619 " "Peak virtual memory: 6619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700635373586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 00:42:53 2023 " "Processing ended: Wed Nov 22 00:42:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700635373586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700635373586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700635373586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700635373586 ""}
