
Fault_Diagnosis_Electric_Motor_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff8  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08106290  08106290  00016290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810642c  0810642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08106434  08106434  00016434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08106438  08106438  00016438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  10000000  0810643c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000210  10000074  081064b0  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10000284  081064b0  00020284  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f487  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000323c  00000000  00000000  0003f52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e08  00000000  00000000  00042768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d20  00000000  00000000  00043570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003be82  00000000  00000000  00044290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00012b44  00000000  00000000  00080112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001853d0  00000000  00000000  00092c56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00218026  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004008  00000000  00000000  0021807c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000074 	.word	0x10000074
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08106278 	.word	0x08106278

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000078 	.word	0x10000078
 81002d4:	08106278 	.word	0x08106278

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b96e 	b.w	81005cc <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	4604      	mov	r4, r0
 8100310:	468c      	mov	ip, r1
 8100312:	2b00      	cmp	r3, #0
 8100314:	f040 8083 	bne.w	810041e <__udivmoddi4+0x116>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d947      	bls.n	81003ae <__udivmoddi4+0xa6>
 810031e:	fab2 f282 	clz	r2, r2
 8100322:	b142      	cbz	r2, 8100336 <__udivmoddi4+0x2e>
 8100324:	f1c2 0020 	rsb	r0, r2, #32
 8100328:	fa24 f000 	lsr.w	r0, r4, r0
 810032c:	4091      	lsls	r1, r2
 810032e:	4097      	lsls	r7, r2
 8100330:	ea40 0c01 	orr.w	ip, r0, r1
 8100334:	4094      	lsls	r4, r2
 8100336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 810033a:	0c23      	lsrs	r3, r4, #16
 810033c:	fbbc f6f8 	udiv	r6, ip, r8
 8100340:	fa1f fe87 	uxth.w	lr, r7
 8100344:	fb08 c116 	mls	r1, r8, r6, ip
 8100348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810034c:	fb06 f10e 	mul.w	r1, r6, lr
 8100350:	4299      	cmp	r1, r3
 8100352:	d909      	bls.n	8100368 <__udivmoddi4+0x60>
 8100354:	18fb      	adds	r3, r7, r3
 8100356:	f106 30ff 	add.w	r0, r6, #4294967295
 810035a:	f080 8119 	bcs.w	8100590 <__udivmoddi4+0x288>
 810035e:	4299      	cmp	r1, r3
 8100360:	f240 8116 	bls.w	8100590 <__udivmoddi4+0x288>
 8100364:	3e02      	subs	r6, #2
 8100366:	443b      	add	r3, r7
 8100368:	1a5b      	subs	r3, r3, r1
 810036a:	b2a4      	uxth	r4, r4
 810036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100370:	fb08 3310 	mls	r3, r8, r0, r3
 8100374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100378:	fb00 fe0e 	mul.w	lr, r0, lr
 810037c:	45a6      	cmp	lr, r4
 810037e:	d909      	bls.n	8100394 <__udivmoddi4+0x8c>
 8100380:	193c      	adds	r4, r7, r4
 8100382:	f100 33ff 	add.w	r3, r0, #4294967295
 8100386:	f080 8105 	bcs.w	8100594 <__udivmoddi4+0x28c>
 810038a:	45a6      	cmp	lr, r4
 810038c:	f240 8102 	bls.w	8100594 <__udivmoddi4+0x28c>
 8100390:	3802      	subs	r0, #2
 8100392:	443c      	add	r4, r7
 8100394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100398:	eba4 040e 	sub.w	r4, r4, lr
 810039c:	2600      	movs	r6, #0
 810039e:	b11d      	cbz	r5, 81003a8 <__udivmoddi4+0xa0>
 81003a0:	40d4      	lsrs	r4, r2
 81003a2:	2300      	movs	r3, #0
 81003a4:	e9c5 4300 	strd	r4, r3, [r5]
 81003a8:	4631      	mov	r1, r6
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	b902      	cbnz	r2, 81003b2 <__udivmoddi4+0xaa>
 81003b0:	deff      	udf	#255	; 0xff
 81003b2:	fab2 f282 	clz	r2, r2
 81003b6:	2a00      	cmp	r2, #0
 81003b8:	d150      	bne.n	810045c <__udivmoddi4+0x154>
 81003ba:	1bcb      	subs	r3, r1, r7
 81003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003c0:	fa1f f887 	uxth.w	r8, r7
 81003c4:	2601      	movs	r6, #1
 81003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 81003ca:	0c21      	lsrs	r1, r4, #16
 81003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 81003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81003d4:	fb08 f30c 	mul.w	r3, r8, ip
 81003d8:	428b      	cmp	r3, r1
 81003da:	d907      	bls.n	81003ec <__udivmoddi4+0xe4>
 81003dc:	1879      	adds	r1, r7, r1
 81003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 81003e2:	d202      	bcs.n	81003ea <__udivmoddi4+0xe2>
 81003e4:	428b      	cmp	r3, r1
 81003e6:	f200 80e9 	bhi.w	81005bc <__udivmoddi4+0x2b4>
 81003ea:	4684      	mov	ip, r0
 81003ec:	1ac9      	subs	r1, r1, r3
 81003ee:	b2a3      	uxth	r3, r4
 81003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 81003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 81003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 81003fc:	fb08 f800 	mul.w	r8, r8, r0
 8100400:	45a0      	cmp	r8, r4
 8100402:	d907      	bls.n	8100414 <__udivmoddi4+0x10c>
 8100404:	193c      	adds	r4, r7, r4
 8100406:	f100 33ff 	add.w	r3, r0, #4294967295
 810040a:	d202      	bcs.n	8100412 <__udivmoddi4+0x10a>
 810040c:	45a0      	cmp	r8, r4
 810040e:	f200 80d9 	bhi.w	81005c4 <__udivmoddi4+0x2bc>
 8100412:	4618      	mov	r0, r3
 8100414:	eba4 0408 	sub.w	r4, r4, r8
 8100418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 810041c:	e7bf      	b.n	810039e <__udivmoddi4+0x96>
 810041e:	428b      	cmp	r3, r1
 8100420:	d909      	bls.n	8100436 <__udivmoddi4+0x12e>
 8100422:	2d00      	cmp	r5, #0
 8100424:	f000 80b1 	beq.w	810058a <__udivmoddi4+0x282>
 8100428:	2600      	movs	r6, #0
 810042a:	e9c5 0100 	strd	r0, r1, [r5]
 810042e:	4630      	mov	r0, r6
 8100430:	4631      	mov	r1, r6
 8100432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100436:	fab3 f683 	clz	r6, r3
 810043a:	2e00      	cmp	r6, #0
 810043c:	d14a      	bne.n	81004d4 <__udivmoddi4+0x1cc>
 810043e:	428b      	cmp	r3, r1
 8100440:	d302      	bcc.n	8100448 <__udivmoddi4+0x140>
 8100442:	4282      	cmp	r2, r0
 8100444:	f200 80b8 	bhi.w	81005b8 <__udivmoddi4+0x2b0>
 8100448:	1a84      	subs	r4, r0, r2
 810044a:	eb61 0103 	sbc.w	r1, r1, r3
 810044e:	2001      	movs	r0, #1
 8100450:	468c      	mov	ip, r1
 8100452:	2d00      	cmp	r5, #0
 8100454:	d0a8      	beq.n	81003a8 <__udivmoddi4+0xa0>
 8100456:	e9c5 4c00 	strd	r4, ip, [r5]
 810045a:	e7a5      	b.n	81003a8 <__udivmoddi4+0xa0>
 810045c:	f1c2 0320 	rsb	r3, r2, #32
 8100460:	fa20 f603 	lsr.w	r6, r0, r3
 8100464:	4097      	lsls	r7, r2
 8100466:	fa01 f002 	lsl.w	r0, r1, r2
 810046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810046e:	40d9      	lsrs	r1, r3
 8100470:	4330      	orrs	r0, r6
 8100472:	0c03      	lsrs	r3, r0, #16
 8100474:	fbb1 f6fe 	udiv	r6, r1, lr
 8100478:	fa1f f887 	uxth.w	r8, r7
 810047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8100480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100484:	fb06 f108 	mul.w	r1, r6, r8
 8100488:	4299      	cmp	r1, r3
 810048a:	fa04 f402 	lsl.w	r4, r4, r2
 810048e:	d909      	bls.n	81004a4 <__udivmoddi4+0x19c>
 8100490:	18fb      	adds	r3, r7, r3
 8100492:	f106 3cff 	add.w	ip, r6, #4294967295
 8100496:	f080 808d 	bcs.w	81005b4 <__udivmoddi4+0x2ac>
 810049a:	4299      	cmp	r1, r3
 810049c:	f240 808a 	bls.w	81005b4 <__udivmoddi4+0x2ac>
 81004a0:	3e02      	subs	r6, #2
 81004a2:	443b      	add	r3, r7
 81004a4:	1a5b      	subs	r3, r3, r1
 81004a6:	b281      	uxth	r1, r0
 81004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 81004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 81004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81004b4:	fb00 f308 	mul.w	r3, r0, r8
 81004b8:	428b      	cmp	r3, r1
 81004ba:	d907      	bls.n	81004cc <__udivmoddi4+0x1c4>
 81004bc:	1879      	adds	r1, r7, r1
 81004be:	f100 3cff 	add.w	ip, r0, #4294967295
 81004c2:	d273      	bcs.n	81005ac <__udivmoddi4+0x2a4>
 81004c4:	428b      	cmp	r3, r1
 81004c6:	d971      	bls.n	81005ac <__udivmoddi4+0x2a4>
 81004c8:	3802      	subs	r0, #2
 81004ca:	4439      	add	r1, r7
 81004cc:	1acb      	subs	r3, r1, r3
 81004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 81004d2:	e778      	b.n	81003c6 <__udivmoddi4+0xbe>
 81004d4:	f1c6 0c20 	rsb	ip, r6, #32
 81004d8:	fa03 f406 	lsl.w	r4, r3, r6
 81004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 81004e0:	431c      	orrs	r4, r3
 81004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 81004e6:	fa01 f306 	lsl.w	r3, r1, r6
 81004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 81004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 81004f2:	431f      	orrs	r7, r3
 81004f4:	0c3b      	lsrs	r3, r7, #16
 81004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81004fa:	fa1f f884 	uxth.w	r8, r4
 81004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8100502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8100506:	fb09 fa08 	mul.w	sl, r9, r8
 810050a:	458a      	cmp	sl, r1
 810050c:	fa02 f206 	lsl.w	r2, r2, r6
 8100510:	fa00 f306 	lsl.w	r3, r0, r6
 8100514:	d908      	bls.n	8100528 <__udivmoddi4+0x220>
 8100516:	1861      	adds	r1, r4, r1
 8100518:	f109 30ff 	add.w	r0, r9, #4294967295
 810051c:	d248      	bcs.n	81005b0 <__udivmoddi4+0x2a8>
 810051e:	458a      	cmp	sl, r1
 8100520:	d946      	bls.n	81005b0 <__udivmoddi4+0x2a8>
 8100522:	f1a9 0902 	sub.w	r9, r9, #2
 8100526:	4421      	add	r1, r4
 8100528:	eba1 010a 	sub.w	r1, r1, sl
 810052c:	b2bf      	uxth	r7, r7
 810052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8100532:	fb0e 1110 	mls	r1, lr, r0, r1
 8100536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 810053a:	fb00 f808 	mul.w	r8, r0, r8
 810053e:	45b8      	cmp	r8, r7
 8100540:	d907      	bls.n	8100552 <__udivmoddi4+0x24a>
 8100542:	19e7      	adds	r7, r4, r7
 8100544:	f100 31ff 	add.w	r1, r0, #4294967295
 8100548:	d22e      	bcs.n	81005a8 <__udivmoddi4+0x2a0>
 810054a:	45b8      	cmp	r8, r7
 810054c:	d92c      	bls.n	81005a8 <__udivmoddi4+0x2a0>
 810054e:	3802      	subs	r0, #2
 8100550:	4427      	add	r7, r4
 8100552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8100556:	eba7 0708 	sub.w	r7, r7, r8
 810055a:	fba0 8902 	umull	r8, r9, r0, r2
 810055e:	454f      	cmp	r7, r9
 8100560:	46c6      	mov	lr, r8
 8100562:	4649      	mov	r1, r9
 8100564:	d31a      	bcc.n	810059c <__udivmoddi4+0x294>
 8100566:	d017      	beq.n	8100598 <__udivmoddi4+0x290>
 8100568:	b15d      	cbz	r5, 8100582 <__udivmoddi4+0x27a>
 810056a:	ebb3 020e 	subs.w	r2, r3, lr
 810056e:	eb67 0701 	sbc.w	r7, r7, r1
 8100572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8100576:	40f2      	lsrs	r2, r6
 8100578:	ea4c 0202 	orr.w	r2, ip, r2
 810057c:	40f7      	lsrs	r7, r6
 810057e:	e9c5 2700 	strd	r2, r7, [r5]
 8100582:	2600      	movs	r6, #0
 8100584:	4631      	mov	r1, r6
 8100586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810058a:	462e      	mov	r6, r5
 810058c:	4628      	mov	r0, r5
 810058e:	e70b      	b.n	81003a8 <__udivmoddi4+0xa0>
 8100590:	4606      	mov	r6, r0
 8100592:	e6e9      	b.n	8100368 <__udivmoddi4+0x60>
 8100594:	4618      	mov	r0, r3
 8100596:	e6fd      	b.n	8100394 <__udivmoddi4+0x8c>
 8100598:	4543      	cmp	r3, r8
 810059a:	d2e5      	bcs.n	8100568 <__udivmoddi4+0x260>
 810059c:	ebb8 0e02 	subs.w	lr, r8, r2
 81005a0:	eb69 0104 	sbc.w	r1, r9, r4
 81005a4:	3801      	subs	r0, #1
 81005a6:	e7df      	b.n	8100568 <__udivmoddi4+0x260>
 81005a8:	4608      	mov	r0, r1
 81005aa:	e7d2      	b.n	8100552 <__udivmoddi4+0x24a>
 81005ac:	4660      	mov	r0, ip
 81005ae:	e78d      	b.n	81004cc <__udivmoddi4+0x1c4>
 81005b0:	4681      	mov	r9, r0
 81005b2:	e7b9      	b.n	8100528 <__udivmoddi4+0x220>
 81005b4:	4666      	mov	r6, ip
 81005b6:	e775      	b.n	81004a4 <__udivmoddi4+0x19c>
 81005b8:	4630      	mov	r0, r6
 81005ba:	e74a      	b.n	8100452 <__udivmoddi4+0x14a>
 81005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 81005c0:	4439      	add	r1, r7
 81005c2:	e713      	b.n	81003ec <__udivmoddi4+0xe4>
 81005c4:	3802      	subs	r0, #2
 81005c6:	443c      	add	r4, r7
 81005c8:	e724      	b.n	8100414 <__udivmoddi4+0x10c>
 81005ca:	bf00      	nop

081005cc <__aeabi_idiv0>:
 81005cc:	4770      	bx	lr
 81005ce:	bf00      	nop

081005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005d0:	b480      	push	{r7}
 81005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005d4:	4b0b      	ldr	r3, [pc, #44]	; (8100604 <SystemInit+0x34>)
 81005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81005da:	4a0a      	ldr	r2, [pc, #40]	; (8100604 <SystemInit+0x34>)
 81005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005e4:	4b07      	ldr	r3, [pc, #28]	; (8100604 <SystemInit+0x34>)
 81005e6:	691b      	ldr	r3, [r3, #16]
 81005e8:	4a06      	ldr	r2, [pc, #24]	; (8100604 <SystemInit+0x34>)
 81005ea:	f043 0310 	orr.w	r3, r3, #16
 81005ee:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81005f0:	4b04      	ldr	r3, [pc, #16]	; (8100604 <SystemInit+0x34>)
 81005f2:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81005f6:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 81005f8:	bf00      	nop
 81005fa:	46bd      	mov	sp, r7
 81005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop
 8100604:	e000ed00 	.word	0xe000ed00

08100608 <ADE9000_Power>:

#include "ADE9000_API.h"
#include "main.h"

//power-on sequence
void ADE9000_Power(void){
 8100608:	b580      	push	{r7, lr}
 810060a:	af00      	add	r7, sp, #0
	//PM1 pin
	//PM1 e PM0 for power mode (PM1=0 for normal mode)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 810060c:	2200      	movs	r2, #0
 810060e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100612:	480c      	ldr	r0, [pc, #48]	; (8100644 <ADE9000_Power+0x3c>)
 8100614:	f001 f97c 	bl	8101910 <HAL_GPIO_WritePin>

	//RESET pin (è !reset)
	//reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8100618:	2200      	movs	r2, #0
 810061a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 810061e:	4809      	ldr	r0, [pc, #36]	; (8100644 <ADE9000_Power+0x3c>)
 8100620:	f001 f976 	bl	8101910 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8100624:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8100628:	f000 fe7a 	bl	8101320 <HAL_Delay>
    //no reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 810062c:	2201      	movs	r2, #1
 810062e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8100632:	4804      	ldr	r0, [pc, #16]	; (8100644 <ADE9000_Power+0x3c>)
 8100634:	f001 f96c 	bl	8101910 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8100638:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810063c:	f000 fe70 	bl	8101320 <HAL_Delay>
    } while ((value_reg_32 & 0x00010000)==0);
    //Clear IRQ1
    value_reg_32 = value_reg_32 & 0x00010000;
    ADE9000_SPI_Write_32(ADDR_STATUS1,value_reg_32);
    */
}
 8100640:	bf00      	nop
 8100642:	bd80      	pop	{r7, pc}
 8100644:	58021000 	.word	0x58021000

08100648 <ADE9000_SPI_Read_32>:

	return data.data_16;
}


uint32_t ADE9000_SPI_Read_32(uint16_t Address){
 8100648:	b580      	push	{r7, lr}
 810064a:	b086      	sub	sp, #24
 810064c:	af00      	add	r7, sp, #0
 810064e:	4603      	mov	r3, r0
 8100650:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 8100652:	88fb      	ldrh	r3, [r7, #6]
 8100654:	011b      	lsls	r3, r3, #4
 8100656:	b29b      	uxth	r3, r3
 8100658:	3308      	adds	r3, #8
 810065a:	b29b      	uxth	r3, r3
 810065c:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 810065e:	2200      	movs	r2, #0
 8100660:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100664:	4814      	ldr	r0, [pc, #80]	; (81006b8 <ADE9000_SPI_Read_32+0x70>)
 8100666:	f001 f953 	bl	8101910 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 810066a:	f107 010c 	add.w	r1, r7, #12
 810066e:	2364      	movs	r3, #100	; 0x64
 8100670:	2201      	movs	r2, #1
 8100672:	4812      	ldr	r0, [pc, #72]	; (81006bc <ADE9000_SPI_Read_32+0x74>)
 8100674:	f003 f85a 	bl	810372c <HAL_SPI_Transmit>
 8100678:	4603      	mov	r3, r0
 810067a:	75fb      	strb	r3, [r7, #23]

	//Receive data
	ret = HAL_SPI_Receive(&hspi3,data.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 810067c:	f107 0110 	add.w	r1, r7, #16
 8100680:	3102      	adds	r1, #2
 8100682:	2364      	movs	r3, #100	; 0x64
 8100684:	2201      	movs	r2, #1
 8100686:	480d      	ldr	r0, [pc, #52]	; (81006bc <ADE9000_SPI_Read_32+0x74>)
 8100688:	f003 fa3e 	bl	8103b08 <HAL_SPI_Receive>
 810068c:	4603      	mov	r3, r0
 810068e:	75fb      	strb	r3, [r7, #23]
	ret = HAL_SPI_Receive(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 8100690:	f107 0110 	add.w	r1, r7, #16
 8100694:	2364      	movs	r3, #100	; 0x64
 8100696:	2201      	movs	r2, #1
 8100698:	4808      	ldr	r0, [pc, #32]	; (81006bc <ADE9000_SPI_Read_32+0x74>)
 810069a:	f003 fa35 	bl	8103b08 <HAL_SPI_Receive>
 810069e:	4603      	mov	r3, r0
 81006a0:	75fb      	strb	r3, [r7, #23]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81006a2:	2201      	movs	r2, #1
 81006a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 81006a8:	4803      	ldr	r0, [pc, #12]	; (81006b8 <ADE9000_SPI_Read_32+0x70>)
 81006aa:	f001 f931 	bl	8101910 <HAL_GPIO_WritePin>

	return data.data_32;
 81006ae:	693b      	ldr	r3, [r7, #16]
}
 81006b0:	4618      	mov	r0, r3
 81006b2:	3718      	adds	r7, #24
 81006b4:	46bd      	mov	sp, r7
 81006b6:	bd80      	pop	{r7, pc}
 81006b8:	58021800 	.word	0x58021800
 81006bc:	1000012c 	.word	0x1000012c

081006c0 <ADE9000_SPI_Write_16>:

void ADE9000_SPI_Write_16(uint16_t Address, uint16_t Data){
 81006c0:	b580      	push	{r7, lr}
 81006c2:	b084      	sub	sp, #16
 81006c4:	af00      	add	r7, sp, #0
 81006c6:	4603      	mov	r3, r0
 81006c8:	460a      	mov	r2, r1
 81006ca:	80fb      	strh	r3, [r7, #6]
 81006cc:	4613      	mov	r3, r2
 81006ce:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 81006d0:	88fb      	ldrh	r3, [r7, #6]
 81006d2:	011b      	lsls	r3, r3, #4
 81006d4:	b29b      	uxth	r3, r3
 81006d6:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 81006d8:	2200      	movs	r2, #0
 81006da:	f44f 7100 	mov.w	r1, #512	; 0x200
 81006de:	4810      	ldr	r0, [pc, #64]	; (8100720 <ADE9000_SPI_Write_16+0x60>)
 81006e0:	f001 f916 	bl	8101910 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 81006e4:	f107 010c 	add.w	r1, r7, #12
 81006e8:	2364      	movs	r3, #100	; 0x64
 81006ea:	2201      	movs	r2, #1
 81006ec:	480d      	ldr	r0, [pc, #52]	; (8100724 <ADE9000_SPI_Write_16+0x64>)
 81006ee:	f003 f81d 	bl	810372c <HAL_SPI_Transmit>
 81006f2:	4603      	mov	r3, r0
 81006f4:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_16 = Data;
 81006f6:	88bb      	ldrh	r3, [r7, #4]
 81006f8:	813b      	strh	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 81006fa:	f107 0108 	add.w	r1, r7, #8
 81006fe:	2364      	movs	r3, #100	; 0x64
 8100700:	2201      	movs	r2, #1
 8100702:	4808      	ldr	r0, [pc, #32]	; (8100724 <ADE9000_SPI_Write_16+0x64>)
 8100704:	f003 f812 	bl	810372c <HAL_SPI_Transmit>
 8100708:	4603      	mov	r3, r0
 810070a:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 810070c:	2201      	movs	r2, #1
 810070e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100712:	4803      	ldr	r0, [pc, #12]	; (8100720 <ADE9000_SPI_Write_16+0x60>)
 8100714:	f001 f8fc 	bl	8101910 <HAL_GPIO_WritePin>

}
 8100718:	bf00      	nop
 810071a:	3710      	adds	r7, #16
 810071c:	46bd      	mov	sp, r7
 810071e:	bd80      	pop	{r7, pc}
 8100720:	58021800 	.word	0x58021800
 8100724:	1000012c 	.word	0x1000012c

08100728 <ADE9000_SPI_Write_32>:

void ADE9000_SPI_Write_32(uint16_t Address, uint32_t Data){
 8100728:	b580      	push	{r7, lr}
 810072a:	b084      	sub	sp, #16
 810072c:	af00      	add	r7, sp, #0
 810072e:	4603      	mov	r3, r0
 8100730:	6039      	str	r1, [r7, #0]
 8100732:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_32 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 8100734:	88fb      	ldrh	r3, [r7, #6]
 8100736:	011b      	lsls	r3, r3, #4
 8100738:	b29b      	uxth	r3, r3
 810073a:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 810073c:	2200      	movs	r2, #0
 810073e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100742:	4815      	ldr	r0, [pc, #84]	; (8100798 <ADE9000_SPI_Write_32+0x70>)
 8100744:	f001 f8e4 	bl	8101910 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8100748:	f107 010c 	add.w	r1, r7, #12
 810074c:	2364      	movs	r3, #100	; 0x64
 810074e:	2201      	movs	r2, #1
 8100750:	4812      	ldr	r0, [pc, #72]	; (810079c <ADE9000_SPI_Write_32+0x74>)
 8100752:	f002 ffeb 	bl	810372c <HAL_SPI_Transmit>
 8100756:	4603      	mov	r3, r0
 8100758:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_32 = Data;
 810075a:	683b      	ldr	r3, [r7, #0]
 810075c:	60bb      	str	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8 +2,SIZE_16,TIMEOUT_SPI);
 810075e:	f107 0108 	add.w	r1, r7, #8
 8100762:	3102      	adds	r1, #2
 8100764:	2364      	movs	r3, #100	; 0x64
 8100766:	2201      	movs	r2, #1
 8100768:	480c      	ldr	r0, [pc, #48]	; (810079c <ADE9000_SPI_Write_32+0x74>)
 810076a:	f002 ffdf 	bl	810372c <HAL_SPI_Transmit>
 810076e:	4603      	mov	r3, r0
 8100770:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 8100772:	f107 0108 	add.w	r1, r7, #8
 8100776:	2364      	movs	r3, #100	; 0x64
 8100778:	2201      	movs	r2, #1
 810077a:	4808      	ldr	r0, [pc, #32]	; (810079c <ADE9000_SPI_Write_32+0x74>)
 810077c:	f002 ffd6 	bl	810372c <HAL_SPI_Transmit>
 8100780:	4603      	mov	r3, r0
 8100782:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 8100784:	2201      	movs	r2, #1
 8100786:	f44f 7100 	mov.w	r1, #512	; 0x200
 810078a:	4803      	ldr	r0, [pc, #12]	; (8100798 <ADE9000_SPI_Write_32+0x70>)
 810078c:	f001 f8c0 	bl	8101910 <HAL_GPIO_WritePin>

}
 8100790:	bf00      	nop
 8100792:	3710      	adds	r7, #16
 8100794:	46bd      	mov	sp, r7
 8100796:	bd80      	pop	{r7, pc}
 8100798:	58021800 	.word	0x58021800
 810079c:	1000012c 	.word	0x1000012c

081007a0 <ADE9000_Setup>:

void ADE9000_Setup(){
 81007a0:	b580      	push	{r7, lr}
 81007a2:	b082      	sub	sp, #8
 81007a4:	af00      	add	r7, sp, #0
	uint32_t value_reg_32;
	uint16_t value_reg_16;

	// ADDR_PGA_GAIN
	value_reg_16 = 0x0000; //gain all channel 1
 81007a6:	2300      	movs	r3, #0
 81007a8:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_PGA_GAIN,value_reg_16);
 81007aa:	88fb      	ldrh	r3, [r7, #6]
 81007ac:	4619      	mov	r1, r3
 81007ae:	f240 40b9 	movw	r0, #1209	; 0x4b9
 81007b2:	f7ff ff85 	bl	81006c0 <ADE9000_SPI_Write_16>

	//CONFIG2
	value_reg_16 = 	0x0C00;			//Default High pass corner frequency of 1.25Hz
 81007b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81007ba:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG2,value_reg_16);
 81007bc:	88fb      	ldrh	r3, [r7, #6]
 81007be:	4619      	mov	r1, r3
 81007c0:	f240 40af 	movw	r0, #1199	; 0x4af
 81007c4:	f7ff ff7c 	bl	81006c0 <ADE9000_SPI_Write_16>

	//ACCMODE
	value_reg_16= 0x0000;			//3P4W Wye configuration
 81007c8:	2300      	movs	r3, #0
 81007ca:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_ACCMODE,value_reg_16);
 81007cc:	88fb      	ldrh	r3, [r7, #6]
 81007ce:	4619      	mov	r1, r3
 81007d0:	f240 4092 	movw	r0, #1170	; 0x492
 81007d4:	f7ff ff74 	bl	81006c0 <ADE9000_SPI_Write_16>
	//Mode,Fixed/resample,Avvio
	//channel burst
	//value_reg_16 = 0x0028; //no IN, sinc4, stop full, fixed rate, stop, solo IA (1000)
	//value_reg_16 = 0x1020;//IN, sinc4, stop full, fixed rate, stop, tutti canali(0000)
	//value_reg_16 = 0x0029; //no IN, sinc4, stop full, fixed rate, stop, solo VA (1001)
	value_reg_16 = 0x0021; //no IN, sinc4, stop full, fixed rate, stop, solo Ia e VA (0001)
 81007d8:	2321      	movs	r3, #33	; 0x21
 81007da:	80fb      	strh	r3, [r7, #6]
	//10 Sinc4 + IIR LPF output at 8 kSPS
	//value_reg_16 = 0x0221; //no IN, LPF, stop full, fixed rate, stop, solo Ia e VA (0001)
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 81007dc:	88fb      	ldrh	r3, [r7, #6]
 81007de:	4619      	mov	r1, r3
 81007e0:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 81007e4:	f7ff ff6c 	bl	81006c0 <ADE9000_SPI_Write_16>

	//WFB_PG_IRQEN
	// 1 bit per pagina: pag15-pag0
	//fa PageFULL in STATUS0
	value_reg_16 = 0x8000; //page 15
 81007e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81007ec:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_PG_IRQEN,value_reg_16);
 81007ee:	88fb      	ldrh	r3, [r7, #6]
 81007f0:	4619      	mov	r1, r3
 81007f2:	f240 40a1 	movw	r0, #1185	; 0x4a1
 81007f6:	f7ff ff63 	bl	81006c0 <ADE9000_SPI_Write_16>

	//ADDR_MASK0
	//IRQ0 per full page (bit 17)
	value_reg_32 = 0x00020000;
 81007fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 81007fe:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK0,value_reg_32);
 8100800:	6839      	ldr	r1, [r7, #0]
 8100802:	f240 4005 	movw	r0, #1029	; 0x405
 8100806:	f7ff ff8f 	bl	8100728 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK0);
 810080a:	f240 4005 	movw	r0, #1029	; 0x405
 810080e:	f7ff ff1b 	bl	8100648 <ADE9000_SPI_Read_32>
 8100812:	6038      	str	r0, [r7, #0]

	//ADDR_MASK1
	//disable all int
	value_reg_32 = 0x00000000;
 8100814:	2300      	movs	r3, #0
 8100816:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK1,value_reg_32);
 8100818:	6839      	ldr	r1, [r7, #0]
 810081a:	f240 4006 	movw	r0, #1030	; 0x406
 810081e:	f7ff ff83 	bl	8100728 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK1);
 8100822:	f240 4006 	movw	r0, #1030	; 0x406
 8100826:	f7ff ff0f 	bl	8100648 <ADE9000_SPI_Read_32>
 810082a:	6038      	str	r0, [r7, #0]

	value_reg_16 = 0x0001;
 810082c:	2301      	movs	r3, #1
 810082e:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_RUN, value_reg_16);
 8100830:	88fb      	ldrh	r3, [r7, #6]
 8100832:	4619      	mov	r1, r3
 8100834:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8100838:	f7ff ff42 	bl	81006c0 <ADE9000_SPI_Write_16>
}
 810083c:	bf00      	nop
 810083e:	3708      	adds	r7, #8
 8100840:	46bd      	mov	sp, r7
 8100842:	bd80      	pop	{r7, pc}

08100844 <Start_Waveform_Buffer>:
void Start_Waveform_Buffer() {
 8100844:	b580      	push	{r7, lr}
 8100846:	b082      	sub	sp, #8
 8100848:	af00      	add	r7, sp, #0
	//WFB_CFG
	//Res,Res,Res,IN
	//Res,Res,Source
	//Mode,Fixed/resample,Avvio
	//channel burst
	value_reg_16 = 0x0038; //no IN, sinc4, stop full, fixed rate, start, solo IA
 810084a:	2338      	movs	r3, #56	; 0x38
 810084c:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 810084e:	88fb      	ldrh	r3, [r7, #6]
 8100850:	4619      	mov	r1, r3
 8100852:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8100856:	f7ff ff33 	bl	81006c0 <ADE9000_SPI_Write_16>

}
 810085a:	bf00      	nop
 810085c:	3708      	adds	r7, #8
 810085e:	46bd      	mov	sp, r7
 8100860:	bd80      	pop	{r7, pc}
	...

08100864 <ADE9000_SPI_Burst_Read_two_ch>:

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
}

void ADE9000_SPI_Burst_Read_two_ch(uint16_t Address, uint16_t n, int32_t* i, int32_t* v){
 8100864:	b580      	push	{r7, lr}
 8100866:	b088      	sub	sp, #32
 8100868:	af00      	add	r7, sp, #0
 810086a:	60ba      	str	r2, [r7, #8]
 810086c:	607b      	str	r3, [r7, #4]
 810086e:	4603      	mov	r3, r0
 8100870:	81fb      	strh	r3, [r7, #14]
 8100872:	460b      	mov	r3, r1
 8100874:	81bb      	strh	r3, [r7, #12]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 8100876:	89fb      	ldrh	r3, [r7, #14]
 8100878:	011b      	lsls	r3, r3, #4
 810087a:	b29b      	uxth	r3, r3
 810087c:	3308      	adds	r3, #8
 810087e:	b29b      	uxth	r3, r3
 8100880:	82bb      	strh	r3, [r7, #20]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8100882:	2200      	movs	r2, #0
 8100884:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100888:	4829      	ldr	r0, [pc, #164]	; (8100930 <ADE9000_SPI_Burst_Read_two_ch+0xcc>)
 810088a:	f001 f841 	bl	8101910 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 810088e:	f107 0114 	add.w	r1, r7, #20
 8100892:	2364      	movs	r3, #100	; 0x64
 8100894:	2201      	movs	r2, #1
 8100896:	4827      	ldr	r0, [pc, #156]	; (8100934 <ADE9000_SPI_Burst_Read_two_ch+0xd0>)
 8100898:	f002 ff48 	bl	810372c <HAL_SPI_Transmit>
 810089c:	4603      	mov	r3, r0
 810089e:	777b      	strb	r3, [r7, #29]

	for(uint16_t j=0; j<n; j++){
 81008a0:	2300      	movs	r3, #0
 81008a2:	83fb      	strh	r3, [r7, #30]
 81008a4:	e036      	b.n	8100914 <ADE9000_SPI_Burst_Read_two_ch+0xb0>
		//Receive data

		//NB: CONTROLLARE ORDINE (REGISTRI è I,V)
		ret = HAL_SPI_Receive(&hspi3,app.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 81008a6:	f107 0118 	add.w	r1, r7, #24
 81008aa:	3102      	adds	r1, #2
 81008ac:	2364      	movs	r3, #100	; 0x64
 81008ae:	2201      	movs	r2, #1
 81008b0:	4820      	ldr	r0, [pc, #128]	; (8100934 <ADE9000_SPI_Burst_Read_two_ch+0xd0>)
 81008b2:	f003 f929 	bl	8103b08 <HAL_SPI_Receive>
 81008b6:	4603      	mov	r3, r0
 81008b8:	777b      	strb	r3, [r7, #29]
		ret = HAL_SPI_Receive(&hspi3,app.data_8,SIZE_16,TIMEOUT_SPI);
 81008ba:	f107 0118 	add.w	r1, r7, #24
 81008be:	2364      	movs	r3, #100	; 0x64
 81008c0:	2201      	movs	r2, #1
 81008c2:	481c      	ldr	r0, [pc, #112]	; (8100934 <ADE9000_SPI_Burst_Read_two_ch+0xd0>)
 81008c4:	f003 f920 	bl	8103b08 <HAL_SPI_Receive>
 81008c8:	4603      	mov	r3, r0
 81008ca:	777b      	strb	r3, [r7, #29]
		*(i + j)= app.data_32;
 81008cc:	69b9      	ldr	r1, [r7, #24]
 81008ce:	8bfb      	ldrh	r3, [r7, #30]
 81008d0:	009b      	lsls	r3, r3, #2
 81008d2:	68ba      	ldr	r2, [r7, #8]
 81008d4:	4413      	add	r3, r2
 81008d6:	460a      	mov	r2, r1
 81008d8:	601a      	str	r2, [r3, #0]

		ret = HAL_SPI_Receive(&hspi3,app.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 81008da:	f107 0118 	add.w	r1, r7, #24
 81008de:	3102      	adds	r1, #2
 81008e0:	2364      	movs	r3, #100	; 0x64
 81008e2:	2201      	movs	r2, #1
 81008e4:	4813      	ldr	r0, [pc, #76]	; (8100934 <ADE9000_SPI_Burst_Read_two_ch+0xd0>)
 81008e6:	f003 f90f 	bl	8103b08 <HAL_SPI_Receive>
 81008ea:	4603      	mov	r3, r0
 81008ec:	777b      	strb	r3, [r7, #29]
		ret = HAL_SPI_Receive(&hspi3,app.data_8,SIZE_16,TIMEOUT_SPI);
 81008ee:	f107 0118 	add.w	r1, r7, #24
 81008f2:	2364      	movs	r3, #100	; 0x64
 81008f4:	2201      	movs	r2, #1
 81008f6:	480f      	ldr	r0, [pc, #60]	; (8100934 <ADE9000_SPI_Burst_Read_two_ch+0xd0>)
 81008f8:	f003 f906 	bl	8103b08 <HAL_SPI_Receive>
 81008fc:	4603      	mov	r3, r0
 81008fe:	777b      	strb	r3, [r7, #29]
		*(v + j)= app.data_32;
 8100900:	69b9      	ldr	r1, [r7, #24]
 8100902:	8bfb      	ldrh	r3, [r7, #30]
 8100904:	009b      	lsls	r3, r3, #2
 8100906:	687a      	ldr	r2, [r7, #4]
 8100908:	4413      	add	r3, r2
 810090a:	460a      	mov	r2, r1
 810090c:	601a      	str	r2, [r3, #0]
	for(uint16_t j=0; j<n; j++){
 810090e:	8bfb      	ldrh	r3, [r7, #30]
 8100910:	3301      	adds	r3, #1
 8100912:	83fb      	strh	r3, [r7, #30]
 8100914:	8bfa      	ldrh	r2, [r7, #30]
 8100916:	89bb      	ldrh	r3, [r7, #12]
 8100918:	429a      	cmp	r2, r3
 810091a:	d3c4      	bcc.n	81008a6 <ADE9000_SPI_Burst_Read_two_ch+0x42>
	}

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 810091c:	2201      	movs	r2, #1
 810091e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100922:	4803      	ldr	r0, [pc, #12]	; (8100930 <ADE9000_SPI_Burst_Read_two_ch+0xcc>)
 8100924:	f000 fff4 	bl	8101910 <HAL_GPIO_WritePin>
}
 8100928:	bf00      	nop
 810092a:	3720      	adds	r7, #32
 810092c:	46bd      	mov	sp, r7
 810092e:	bd80      	pop	{r7, pc}
 8100930:	58021800 	.word	0x58021800
 8100934:	1000012c 	.word	0x1000012c

08100938 <ADE9000_Conv_ADC>:

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
}

void ADE9000_Conv_ADC(int32_t* data, uint32_t n){
 8100938:	b580      	push	{r7, lr}
 810093a:	b084      	sub	sp, #16
 810093c:	af00      	add	r7, sp, #0
 810093e:	6078      	str	r0, [r7, #4]
 8100940:	6039      	str	r1, [r7, #0]
	int32_t app;
	for(uint32_t i=0; i<n; i++){
 8100942:	2300      	movs	r3, #0
 8100944:	60bb      	str	r3, [r7, #8]
 8100946:	e02e      	b.n	81009a6 <ADE9000_Conv_ADC+0x6e>
		app = *(data + i);
 8100948:	68bb      	ldr	r3, [r7, #8]
 810094a:	009b      	lsls	r3, r3, #2
 810094c:	687a      	ldr	r2, [r7, #4]
 810094e:	4413      	add	r3, r2
 8100950:	681b      	ldr	r3, [r3, #0]
 8100952:	60fb      	str	r3, [r7, #12]
		if((app & 0x0000000F)!=0) {
 8100954:	68fb      	ldr	r3, [r7, #12]
 8100956:	f003 030f 	and.w	r3, r3, #15
 810095a:	2b00      	cmp	r3, #0
 810095c:	d002      	beq.n	8100964 <ADE9000_Conv_ADC+0x2c>
			printf("Error ADC code\r\n");
 810095e:	4816      	ldr	r0, [pc, #88]	; (81009b8 <ADE9000_Conv_ADC+0x80>)
 8100960:	f005 f832 	bl	81059c8 <puts>
		}
		if ((app &0xF0000000)==0xF0000000){
 8100964:	68fb      	ldr	r3, [r7, #12]
 8100966:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 810096a:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
 810096e:	d105      	bne.n	810097c <ADE9000_Conv_ADC+0x44>
			app = ((app>>4)|0xF0000000);
 8100970:	68fb      	ldr	r3, [r7, #12]
 8100972:	111b      	asrs	r3, r3, #4
 8100974:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8100978:	60fb      	str	r3, [r7, #12]
 810097a:	e00b      	b.n	8100994 <ADE9000_Conv_ADC+0x5c>
		}else if((app &0xF0000000)==0x00000000) {
 810097c:	68fb      	ldr	r3, [r7, #12]
 810097e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8100982:	2b00      	cmp	r3, #0
 8100984:	d103      	bne.n	810098e <ADE9000_Conv_ADC+0x56>
			app = ((app>>4)|0x00000000);
 8100986:	68fb      	ldr	r3, [r7, #12]
 8100988:	111b      	asrs	r3, r3, #4
 810098a:	60fb      	str	r3, [r7, #12]
 810098c:	e002      	b.n	8100994 <ADE9000_Conv_ADC+0x5c>
		}
		else {
			printf("Error ADC code\r\n");
 810098e:	480a      	ldr	r0, [pc, #40]	; (81009b8 <ADE9000_Conv_ADC+0x80>)
 8100990:	f005 f81a 	bl	81059c8 <puts>
		}
		*(data+i) = app;
 8100994:	68bb      	ldr	r3, [r7, #8]
 8100996:	009b      	lsls	r3, r3, #2
 8100998:	687a      	ldr	r2, [r7, #4]
 810099a:	4413      	add	r3, r2
 810099c:	68fa      	ldr	r2, [r7, #12]
 810099e:	601a      	str	r2, [r3, #0]
	for(uint32_t i=0; i<n; i++){
 81009a0:	68bb      	ldr	r3, [r7, #8]
 81009a2:	3301      	adds	r3, #1
 81009a4:	60bb      	str	r3, [r7, #8]
 81009a6:	68ba      	ldr	r2, [r7, #8]
 81009a8:	683b      	ldr	r3, [r7, #0]
 81009aa:	429a      	cmp	r2, r3
 81009ac:	d3cc      	bcc.n	8100948 <ADE9000_Conv_ADC+0x10>
	}

}
 81009ae:	bf00      	nop
 81009b0:	bf00      	nop
 81009b2:	3710      	adds	r7, #16
 81009b4:	46bd      	mov	sp, r7
 81009b6:	bd80      	pop	{r7, pc}
 81009b8:	08106334 	.word	0x08106334

081009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81009bc:	b580      	push	{r7, lr}
 81009be:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
 81009c2:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81009c4:	4b30      	ldr	r3, [pc, #192]	; (8100a88 <main+0xcc>)
 81009c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81009ca:	4a2f      	ldr	r2, [pc, #188]	; (8100a88 <main+0xcc>)
 81009cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81009d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81009d4:	4b2c      	ldr	r3, [pc, #176]	; (8100a88 <main+0xcc>)
 81009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81009da:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 81009de:	1d3b      	adds	r3, r7, #4
 81009e0:	601a      	str	r2, [r3, #0]
 81009e2:	1d3b      	adds	r3, r7, #4
 81009e4:	681b      	ldr	r3, [r3, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81009e6:	2001      	movs	r0, #1
 81009e8:	f000 ffc6 	bl	8101978 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81009ec:	f001 f850 	bl	8101a90 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81009f0:	2201      	movs	r2, #1
 81009f2:	2102      	movs	r1, #2
 81009f4:	2000      	movs	r0, #0
 81009f6:	f000 ffd1 	bl	810199c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81009fa:	4b24      	ldr	r3, [pc, #144]	; (8100a8c <main+0xd0>)
 81009fc:	681b      	ldr	r3, [r3, #0]
 81009fe:	091b      	lsrs	r3, r3, #4
 8100a00:	f003 030f 	and.w	r3, r3, #15
 8100a04:	2b07      	cmp	r3, #7
 8100a06:	d108      	bne.n	8100a1a <main+0x5e>
 8100a08:	4b21      	ldr	r3, [pc, #132]	; (8100a90 <main+0xd4>)
 8100a0a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100a0e:	4a20      	ldr	r2, [pc, #128]	; (8100a90 <main+0xd4>)
 8100a10:	f043 0301 	orr.w	r3, r3, #1
 8100a14:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100a18:	e007      	b.n	8100a2a <main+0x6e>
 8100a1a:	4b1d      	ldr	r3, [pc, #116]	; (8100a90 <main+0xd4>)
 8100a1c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100a20:	4a1b      	ldr	r2, [pc, #108]	; (8100a90 <main+0xd4>)
 8100a22:	f043 0301 	orr.w	r3, r3, #1
 8100a26:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100a2a:	f000 fbc5 	bl	81011b8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100a2e:	f000 f8d5 	bl	8100bdc <MX_GPIO_Init>
  MX_SPI3_Init();
 8100a32:	f000 f831 	bl	8100a98 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8100a36:	f000 f885 	bl	8100b44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  uint32_t value_reg_32;

  ADE9000_Power();
 8100a3a:	f7ff fde5 	bl	8100608 <ADE9000_Power>

  ADE9000_Setup();
 8100a3e:	f7ff feaf 	bl	81007a0 <ADE9000_Setup>
  printf("start buffer\r\n");
 8100a42:	4814      	ldr	r0, [pc, #80]	; (8100a94 <main+0xd8>)
 8100a44:	f004 ffc0 	bl	81059c8 <puts>

  Start_Waveform_Buffer();
 8100a48:	f7ff fefc 	bl	8100844 <Start_Waveform_Buffer>
  HAL_Delay(1000);
 8100a4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100a50:	f000 fc66 	bl	8101320 <HAL_Delay>
  ADE9000_Conv_ADC(va,BURST_READ_N);
*/


int32_t va [BURST_READ_N], ia [BURST_READ_N];
ADE9000_SPI_Burst_Read_two_ch(WAVEFORM_BUFFER_START_ADDR, BURST_READ_N,ia,va);
 8100a54:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8100a58:	f107 0208 	add.w	r2, r7, #8
 8100a5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8100a60:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8100a64:	f7ff fefe 	bl	8100864 <ADE9000_SPI_Burst_Read_two_ch>
ADE9000_Conv_ADC(va,BURST_READ_N);
 8100a68:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8100a6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8100a70:	4618      	mov	r0, r3
 8100a72:	f7ff ff61 	bl	8100938 <ADE9000_Conv_ADC>
ADE9000_Conv_ADC(ia,BURST_READ_N);
 8100a76:	f107 0308 	add.w	r3, r7, #8
 8100a7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8100a7e:	4618      	mov	r0, r3
 8100a80:	f7ff ff5a 	bl	8100938 <ADE9000_Conv_ADC>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8100a84:	e7fe      	b.n	8100a84 <main+0xc8>
 8100a86:	bf00      	nop
 8100a88:	58024400 	.word	0x58024400
 8100a8c:	e000ed00 	.word	0xe000ed00
 8100a90:	58026400 	.word	0x58026400
 8100a94:	08106344 	.word	0x08106344

08100a98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8100a98:	b580      	push	{r7, lr}
 8100a9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8100a9c:	4b27      	ldr	r3, [pc, #156]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100a9e:	4a28      	ldr	r2, [pc, #160]	; (8100b40 <MX_SPI3_Init+0xa8>)
 8100aa0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8100aa2:	4b26      	ldr	r3, [pc, #152]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100aa4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100aa8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8100aaa:	4b24      	ldr	r3, [pc, #144]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100aac:	2200      	movs	r2, #0
 8100aae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8100ab0:	4b22      	ldr	r3, [pc, #136]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ab2:	220f      	movs	r2, #15
 8100ab4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100ab6:	4b21      	ldr	r3, [pc, #132]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ab8:	2200      	movs	r2, #0
 8100aba:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100abc:	4b1f      	ldr	r3, [pc, #124]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100abe:	2200      	movs	r2, #0
 8100ac0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8100ac2:	4b1e      	ldr	r3, [pc, #120]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ac4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8100ac8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8100aca:	4b1c      	ldr	r3, [pc, #112]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100acc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8100ad0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100ad2:	4b1a      	ldr	r3, [pc, #104]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ad4:	2200      	movs	r2, #0
 8100ad6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8100ad8:	4b18      	ldr	r3, [pc, #96]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ada:	2200      	movs	r2, #0
 8100adc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100ade:	4b17      	ldr	r3, [pc, #92]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ae0:	2200      	movs	r2, #0
 8100ae2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8100ae4:	4b15      	ldr	r3, [pc, #84]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100ae6:	2200      	movs	r2, #0
 8100ae8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100aea:	4b14      	ldr	r3, [pc, #80]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100aec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100af0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100af2:	4b12      	ldr	r3, [pc, #72]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100af4:	2200      	movs	r2, #0
 8100af6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100af8:	4b10      	ldr	r3, [pc, #64]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100afa:	2200      	movs	r2, #0
 8100afc:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100afe:	4b0f      	ldr	r3, [pc, #60]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b00:	2200      	movs	r2, #0
 8100b02:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100b04:	4b0d      	ldr	r3, [pc, #52]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b06:	2200      	movs	r2, #0
 8100b08:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100b0a:	4b0c      	ldr	r3, [pc, #48]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b0c:	2200      	movs	r2, #0
 8100b0e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100b10:	4b0a      	ldr	r3, [pc, #40]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b12:	2200      	movs	r2, #0
 8100b14:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100b16:	4b09      	ldr	r3, [pc, #36]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b18:	2200      	movs	r2, #0
 8100b1a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100b1c:	4b07      	ldr	r3, [pc, #28]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b1e:	2200      	movs	r2, #0
 8100b20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100b22:	4b06      	ldr	r3, [pc, #24]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b24:	2200      	movs	r2, #0
 8100b26:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8100b28:	4804      	ldr	r0, [pc, #16]	; (8100b3c <MX_SPI3_Init+0xa4>)
 8100b2a:	f002 fcf9 	bl	8103520 <HAL_SPI_Init>
 8100b2e:	4603      	mov	r3, r0
 8100b30:	2b00      	cmp	r3, #0
 8100b32:	d001      	beq.n	8100b38 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8100b34:	f000 f93c 	bl	8100db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8100b38:	bf00      	nop
 8100b3a:	bd80      	pop	{r7, pc}
 8100b3c:	1000012c 	.word	0x1000012c
 8100b40:	40003c00 	.word	0x40003c00

08100b44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8100b44:	b580      	push	{r7, lr}
 8100b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8100b48:	4b22      	ldr	r3, [pc, #136]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b4a:	4a23      	ldr	r2, [pc, #140]	; (8100bd8 <MX_USART3_UART_Init+0x94>)
 8100b4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100b4e:	4b21      	ldr	r3, [pc, #132]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8100b54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8100b56:	4b1f      	ldr	r3, [pc, #124]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b58:	2200      	movs	r2, #0
 8100b5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100b5c:	4b1d      	ldr	r3, [pc, #116]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b5e:	2200      	movs	r2, #0
 8100b60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8100b62:	4b1c      	ldr	r3, [pc, #112]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b64:	2200      	movs	r2, #0
 8100b66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8100b68:	4b1a      	ldr	r3, [pc, #104]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b6a:	220c      	movs	r2, #12
 8100b6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100b6e:	4b19      	ldr	r3, [pc, #100]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b70:	2200      	movs	r2, #0
 8100b72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8100b74:	4b17      	ldr	r3, [pc, #92]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b76:	2200      	movs	r2, #0
 8100b78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8100b7a:	4b16      	ldr	r3, [pc, #88]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b7c:	2200      	movs	r2, #0
 8100b7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100b80:	4b14      	ldr	r3, [pc, #80]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b82:	2200      	movs	r2, #0
 8100b84:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8100b86:	4b13      	ldr	r3, [pc, #76]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b88:	2200      	movs	r2, #0
 8100b8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8100b8c:	4811      	ldr	r0, [pc, #68]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100b8e:	f003 fd7d 	bl	810468c <HAL_UART_Init>
 8100b92:	4603      	mov	r3, r0
 8100b94:	2b00      	cmp	r3, #0
 8100b96:	d001      	beq.n	8100b9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8100b98:	f000 f90a 	bl	8100db0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100b9c:	2100      	movs	r1, #0
 8100b9e:	480d      	ldr	r0, [pc, #52]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100ba0:	f004 fda8 	bl	81056f4 <HAL_UARTEx_SetTxFifoThreshold>
 8100ba4:	4603      	mov	r3, r0
 8100ba6:	2b00      	cmp	r3, #0
 8100ba8:	d001      	beq.n	8100bae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8100baa:	f000 f901 	bl	8100db0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100bae:	2100      	movs	r1, #0
 8100bb0:	4808      	ldr	r0, [pc, #32]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100bb2:	f004 fddd 	bl	8105770 <HAL_UARTEx_SetRxFifoThreshold>
 8100bb6:	4603      	mov	r3, r0
 8100bb8:	2b00      	cmp	r3, #0
 8100bba:	d001      	beq.n	8100bc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8100bbc:	f000 f8f8 	bl	8100db0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8100bc0:	4804      	ldr	r0, [pc, #16]	; (8100bd4 <MX_USART3_UART_Init+0x90>)
 8100bc2:	f004 fd5e 	bl	8105682 <HAL_UARTEx_DisableFifoMode>
 8100bc6:	4603      	mov	r3, r0
 8100bc8:	2b00      	cmp	r3, #0
 8100bca:	d001      	beq.n	8100bd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8100bcc:	f000 f8f0 	bl	8100db0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8100bd0:	bf00      	nop
 8100bd2:	bd80      	pop	{r7, pc}
 8100bd4:	1000009c 	.word	0x1000009c
 8100bd8:	40004800 	.word	0x40004800

08100bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100bdc:	b580      	push	{r7, lr}
 8100bde:	b08a      	sub	sp, #40	; 0x28
 8100be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100be2:	f107 0314 	add.w	r3, r7, #20
 8100be6:	2200      	movs	r2, #0
 8100be8:	601a      	str	r2, [r3, #0]
 8100bea:	605a      	str	r2, [r3, #4]
 8100bec:	609a      	str	r2, [r3, #8]
 8100bee:	60da      	str	r2, [r3, #12]
 8100bf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100bf2:	4b47      	ldr	r3, [pc, #284]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100bf8:	4a45      	ldr	r2, [pc, #276]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100bfa:	f043 0310 	orr.w	r3, r3, #16
 8100bfe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c02:	4b43      	ldr	r3, [pc, #268]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c08:	f003 0310 	and.w	r3, r3, #16
 8100c0c:	613b      	str	r3, [r7, #16]
 8100c0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100c10:	4b3f      	ldr	r3, [pc, #252]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c16:	4a3e      	ldr	r2, [pc, #248]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c18:	f043 0308 	orr.w	r3, r3, #8
 8100c1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c20:	4b3b      	ldr	r3, [pc, #236]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c26:	f003 0308 	and.w	r3, r3, #8
 8100c2a:	60fb      	str	r3, [r7, #12]
 8100c2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100c2e:	4b38      	ldr	r3, [pc, #224]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c34:	4a36      	ldr	r2, [pc, #216]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100c3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c3e:	4b34      	ldr	r3, [pc, #208]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100c48:	60bb      	str	r3, [r7, #8]
 8100c4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100c4c:	4b30      	ldr	r3, [pc, #192]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c52:	4a2f      	ldr	r2, [pc, #188]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c54:	f043 0302 	orr.w	r3, r3, #2
 8100c58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c5c:	4b2c      	ldr	r3, [pc, #176]	; (8100d10 <MX_GPIO_Init+0x134>)
 8100c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c62:	f003 0302 	and.w	r3, r3, #2
 8100c66:	607b      	str	r3, [r7, #4]
 8100c68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADE9000_Reset_Pin|ADE9000_PM1_Pin, GPIO_PIN_RESET);
 8100c6a:	2200      	movs	r2, #0
 8100c6c:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8100c70:	4828      	ldr	r0, [pc, #160]	; (8100d14 <MX_GPIO_Init+0x138>)
 8100c72:	f000 fe4d 	bl	8101910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADE9000_CS_GPIO_Port, ADE9000_CS_Pin, GPIO_PIN_SET);
 8100c76:	2201      	movs	r2, #1
 8100c78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100c7c:	4826      	ldr	r0, [pc, #152]	; (8100d18 <MX_GPIO_Init+0x13c>)
 8100c7e:	f000 fe47 	bl	8101910 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADE9000_Reset_Pin ADE9000_PM1_Pin */
  GPIO_InitStruct.Pin = ADE9000_Reset_Pin|ADE9000_PM1_Pin;
 8100c82:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8100c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100c88:	2301      	movs	r3, #1
 8100c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c8c:	2300      	movs	r3, #0
 8100c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c90:	2300      	movs	r3, #0
 8100c92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100c94:	f107 0314 	add.w	r3, r7, #20
 8100c98:	4619      	mov	r1, r3
 8100c9a:	481e      	ldr	r0, [pc, #120]	; (8100d14 <MX_GPIO_Init+0x138>)
 8100c9c:	f000 fc88 	bl	81015b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ1_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ1_Pin;
 8100ca0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8100ca6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8100caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100cac:	2300      	movs	r3, #0
 8100cae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ1_GPIO_Port, &GPIO_InitStruct);
 8100cb0:	f107 0314 	add.w	r3, r7, #20
 8100cb4:	4619      	mov	r1, r3
 8100cb6:	4817      	ldr	r0, [pc, #92]	; (8100d14 <MX_GPIO_Init+0x138>)
 8100cb8:	f000 fc7a 	bl	81015b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_CS_Pin */
  GPIO_InitStruct.Pin = ADE9000_CS_Pin;
 8100cbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8100cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100cc2:	2301      	movs	r3, #1
 8100cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100cc6:	2300      	movs	r3, #0
 8100cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100cca:	2300      	movs	r3, #0
 8100ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADE9000_CS_GPIO_Port, &GPIO_InitStruct);
 8100cce:	f107 0314 	add.w	r3, r7, #20
 8100cd2:	4619      	mov	r1, r3
 8100cd4:	4810      	ldr	r0, [pc, #64]	; (8100d18 <MX_GPIO_Init+0x13c>)
 8100cd6:	f000 fc6b 	bl	81015b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ0_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ0_Pin;
 8100cda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8100ce0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8100ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ce6:	2300      	movs	r3, #0
 8100ce8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ0_GPIO_Port, &GPIO_InitStruct);
 8100cea:	f107 0314 	add.w	r3, r7, #20
 8100cee:	4619      	mov	r1, r3
 8100cf0:	4809      	ldr	r0, [pc, #36]	; (8100d18 <MX_GPIO_Init+0x13c>)
 8100cf2:	f000 fc5d 	bl	81015b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8100cf6:	2200      	movs	r2, #0
 8100cf8:	2100      	movs	r1, #0
 8100cfa:	2028      	movs	r0, #40	; 0x28
 8100cfc:	f000 fc0f 	bl	810151e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8100d00:	2028      	movs	r0, #40	; 0x28
 8100d02:	f000 fc26 	bl	8101552 <HAL_NVIC_EnableIRQ>

}
 8100d06:	bf00      	nop
 8100d08:	3728      	adds	r7, #40	; 0x28
 8100d0a:	46bd      	mov	sp, r7
 8100d0c:	bd80      	pop	{r7, pc}
 8100d0e:	bf00      	nop
 8100d10:	58024400 	.word	0x58024400
 8100d14:	58021000 	.word	0x58021000
 8100d18:	58021800 	.word	0x58021800

08100d1c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8100d1c:	b580      	push	{r7, lr}
 8100d1e:	b082      	sub	sp, #8
 8100d20:	af00      	add	r7, sp, #0
 8100d22:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8100d24:	1d39      	adds	r1, r7, #4
 8100d26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8100d2a:	2201      	movs	r2, #1
 8100d2c:	4803      	ldr	r0, [pc, #12]	; (8100d3c <__io_putchar+0x20>)
 8100d2e:	f003 fcfd 	bl	810472c <HAL_UART_Transmit>
	return ch;
 8100d32:	687b      	ldr	r3, [r7, #4]
}
 8100d34:	4618      	mov	r0, r3
 8100d36:	3708      	adds	r7, #8
 8100d38:	46bd      	mov	sp, r7
 8100d3a:	bd80      	pop	{r7, pc}
 8100d3c:	1000009c 	.word	0x1000009c

08100d40 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8100d40:	b580      	push	{r7, lr}
 8100d42:	b084      	sub	sp, #16
 8100d44:	af00      	add	r7, sp, #0
 8100d46:	4603      	mov	r3, r0
 8100d48:	80fb      	strh	r3, [r7, #6]
	// If the interrupt source is pin IRQ0
	printf("int \r\n");
 8100d4a:	4815      	ldr	r0, [pc, #84]	; (8100da0 <HAL_GPIO_EXTI_Callback+0x60>)
 8100d4c:	f004 fe3c 	bl	81059c8 <puts>
	if (GPIO_Pin == ADE9000_IRQ0_Pin)
 8100d50:	88fb      	ldrh	r3, [r7, #6]
 8100d52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8100d56:	d118      	bne.n	8100d8a <HAL_GPIO_EXTI_Callback+0x4a>
	{
		printf("IRQ0 interrupt\r\n");
 8100d58:	4812      	ldr	r0, [pc, #72]	; (8100da4 <HAL_GPIO_EXTI_Callback+0x64>)
 8100d5a:	f004 fe35 	bl	81059c8 <puts>

		uint32_t value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS0);
 8100d5e:	f240 4002 	movw	r0, #1026	; 0x402
 8100d62:	f7ff fc71 	bl	8100648 <ADE9000_SPI_Read_32>
 8100d66:	60f8      	str	r0, [r7, #12]
		  if((value_reg_32 & 0x00020000)!=0){
 8100d68:	68fb      	ldr	r3, [r7, #12]
 8100d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100d6e:	2b00      	cmp	r3, #0
 8100d70:	d00b      	beq.n	8100d8a <HAL_GPIO_EXTI_Callback+0x4a>
			  printf("Fullpage interrupt\r\n");
 8100d72:	480d      	ldr	r0, [pc, #52]	; (8100da8 <HAL_GPIO_EXTI_Callback+0x68>)
 8100d74:	f004 fe28 	bl	81059c8 <puts>
			 value_reg_32 = value_reg_32 & 0x00020000;
 8100d78:	68fb      	ldr	r3, [r7, #12]
 8100d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100d7e:	60fb      	str	r3, [r7, #12]
			 ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 8100d80:	68f9      	ldr	r1, [r7, #12]
 8100d82:	f240 4002 	movw	r0, #1026	; 0x402
 8100d86:	f7ff fccf 	bl	8100728 <ADE9000_SPI_Write_32>
		  }
	}
	if (GPIO_Pin == ADE9000_IRQ1_Pin)
 8100d8a:	88fb      	ldrh	r3, [r7, #6]
 8100d8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8100d90:	d102      	bne.n	8100d98 <HAL_GPIO_EXTI_Callback+0x58>
		{
			printf("IRQ1 interrupt\r\n");
 8100d92:	4806      	ldr	r0, [pc, #24]	; (8100dac <HAL_GPIO_EXTI_Callback+0x6c>)
 8100d94:	f004 fe18 	bl	81059c8 <puts>
		}
}
 8100d98:	bf00      	nop
 8100d9a:	3710      	adds	r7, #16
 8100d9c:	46bd      	mov	sp, r7
 8100d9e:	bd80      	pop	{r7, pc}
 8100da0:	08106354 	.word	0x08106354
 8100da4:	0810635c 	.word	0x0810635c
 8100da8:	0810636c 	.word	0x0810636c
 8100dac:	08106380 	.word	0x08106380

08100db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100db0:	b480      	push	{r7}
 8100db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100db4:	b672      	cpsid	i
}
 8100db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100db8:	e7fe      	b.n	8100db8 <Error_Handler+0x8>
	...

08100dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100dbc:	b480      	push	{r7}
 8100dbe:	b083      	sub	sp, #12
 8100dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100dc2:	4b0a      	ldr	r3, [pc, #40]	; (8100dec <HAL_MspInit+0x30>)
 8100dc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100dc8:	4a08      	ldr	r2, [pc, #32]	; (8100dec <HAL_MspInit+0x30>)
 8100dca:	f043 0302 	orr.w	r3, r3, #2
 8100dce:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100dd2:	4b06      	ldr	r3, [pc, #24]	; (8100dec <HAL_MspInit+0x30>)
 8100dd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100dd8:	f003 0302 	and.w	r3, r3, #2
 8100ddc:	607b      	str	r3, [r7, #4]
 8100dde:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100de0:	bf00      	nop
 8100de2:	370c      	adds	r7, #12
 8100de4:	46bd      	mov	sp, r7
 8100de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dea:	4770      	bx	lr
 8100dec:	58024400 	.word	0x58024400

08100df0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100df0:	b580      	push	{r7, lr}
 8100df2:	b0b8      	sub	sp, #224	; 0xe0
 8100df4:	af00      	add	r7, sp, #0
 8100df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100df8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	601a      	str	r2, [r3, #0]
 8100e00:	605a      	str	r2, [r3, #4]
 8100e02:	609a      	str	r2, [r3, #8]
 8100e04:	60da      	str	r2, [r3, #12]
 8100e06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100e08:	f107 0310 	add.w	r3, r7, #16
 8100e0c:	22bc      	movs	r2, #188	; 0xbc
 8100e0e:	2100      	movs	r1, #0
 8100e10:	4618      	mov	r0, r3
 8100e12:	f004 fd63 	bl	81058dc <memset>
  if(hspi->Instance==SPI3)
 8100e16:	687b      	ldr	r3, [r7, #4]
 8100e18:	681b      	ldr	r3, [r3, #0]
 8100e1a:	4a2f      	ldr	r2, [pc, #188]	; (8100ed8 <HAL_SPI_MspInit+0xe8>)
 8100e1c:	4293      	cmp	r3, r2
 8100e1e:	d157      	bne.n	8100ed0 <HAL_SPI_MspInit+0xe0>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8100e20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8100e24:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8100e26:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100e2a:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100e2c:	f107 0310 	add.w	r3, r7, #16
 8100e30:	4618      	mov	r0, r3
 8100e32:	f001 f813 	bl	8101e5c <HAL_RCCEx_PeriphCLKConfig>
 8100e36:	4603      	mov	r3, r0
 8100e38:	2b00      	cmp	r3, #0
 8100e3a:	d001      	beq.n	8100e40 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 8100e3c:	f7ff ffb8 	bl	8100db0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8100e40:	4b26      	ldr	r3, [pc, #152]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100e46:	4a25      	ldr	r2, [pc, #148]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8100e4c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100e50:	4b22      	ldr	r3, [pc, #136]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100e56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8100e5a:	60fb      	str	r3, [r7, #12]
 8100e5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100e5e:	4b1f      	ldr	r3, [pc, #124]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100e64:	4a1d      	ldr	r2, [pc, #116]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e66:	f043 0302 	orr.w	r3, r3, #2
 8100e6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100e6e:	4b1b      	ldr	r3, [pc, #108]	; (8100edc <HAL_SPI_MspInit+0xec>)
 8100e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100e74:	f003 0302 	and.w	r3, r3, #2
 8100e78:	60bb      	str	r3, [r7, #8]
 8100e7a:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8100e7c:	2318      	movs	r3, #24
 8100e7e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e82:	2302      	movs	r3, #2
 8100e84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e88:	2300      	movs	r3, #0
 8100e8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e8e:	2303      	movs	r3, #3
 8100e90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8100e94:	2306      	movs	r3, #6
 8100e96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100e9a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100e9e:	4619      	mov	r1, r3
 8100ea0:	480f      	ldr	r0, [pc, #60]	; (8100ee0 <HAL_SPI_MspInit+0xf0>)
 8100ea2:	f000 fb85 	bl	81015b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8100ea6:	2320      	movs	r3, #32
 8100ea8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100eac:	2302      	movs	r3, #2
 8100eae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100eb2:	2300      	movs	r3, #0
 8100eb4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100eb8:	2303      	movs	r3, #3
 8100eba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8100ebe:	2307      	movs	r3, #7
 8100ec0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100ec4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ec8:	4619      	mov	r1, r3
 8100eca:	4805      	ldr	r0, [pc, #20]	; (8100ee0 <HAL_SPI_MspInit+0xf0>)
 8100ecc:	f000 fb70 	bl	81015b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8100ed0:	bf00      	nop
 8100ed2:	37e0      	adds	r7, #224	; 0xe0
 8100ed4:	46bd      	mov	sp, r7
 8100ed6:	bd80      	pop	{r7, pc}
 8100ed8:	40003c00 	.word	0x40003c00
 8100edc:	58024400 	.word	0x58024400
 8100ee0:	58020400 	.word	0x58020400

08100ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8100ee4:	b580      	push	{r7, lr}
 8100ee6:	b0b8      	sub	sp, #224	; 0xe0
 8100ee8:	af00      	add	r7, sp, #0
 8100eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100eec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ef0:	2200      	movs	r2, #0
 8100ef2:	601a      	str	r2, [r3, #0]
 8100ef4:	605a      	str	r2, [r3, #4]
 8100ef6:	609a      	str	r2, [r3, #8]
 8100ef8:	60da      	str	r2, [r3, #12]
 8100efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100efc:	f107 0310 	add.w	r3, r7, #16
 8100f00:	22bc      	movs	r2, #188	; 0xbc
 8100f02:	2100      	movs	r1, #0
 8100f04:	4618      	mov	r0, r3
 8100f06:	f004 fce9 	bl	81058dc <memset>
  if(huart->Instance==USART3)
 8100f0a:	687b      	ldr	r3, [r7, #4]
 8100f0c:	681b      	ldr	r3, [r3, #0]
 8100f0e:	4a25      	ldr	r2, [pc, #148]	; (8100fa4 <HAL_UART_MspInit+0xc0>)
 8100f10:	4293      	cmp	r3, r2
 8100f12:	d142      	bne.n	8100f9a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8100f14:	2302      	movs	r3, #2
 8100f16:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8100f18:	2300      	movs	r3, #0
 8100f1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100f1e:	f107 0310 	add.w	r3, r7, #16
 8100f22:	4618      	mov	r0, r3
 8100f24:	f000 ff9a 	bl	8101e5c <HAL_RCCEx_PeriphCLKConfig>
 8100f28:	4603      	mov	r3, r0
 8100f2a:	2b00      	cmp	r3, #0
 8100f2c:	d001      	beq.n	8100f32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8100f2e:	f7ff ff3f 	bl	8100db0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8100f32:	4b1d      	ldr	r3, [pc, #116]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100f38:	4a1b      	ldr	r2, [pc, #108]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8100f3e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100f42:	4b19      	ldr	r3, [pc, #100]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100f48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8100f4c:	60fb      	str	r3, [r7, #12]
 8100f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100f50:	4b15      	ldr	r3, [pc, #84]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f56:	4a14      	ldr	r2, [pc, #80]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f58:	f043 0308 	orr.w	r3, r3, #8
 8100f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f60:	4b11      	ldr	r3, [pc, #68]	; (8100fa8 <HAL_UART_MspInit+0xc4>)
 8100f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f66:	f003 0308 	and.w	r3, r3, #8
 8100f6a:	60bb      	str	r3, [r7, #8]
 8100f6c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8100f6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8100f72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f76:	2302      	movs	r3, #2
 8100f78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f7c:	2300      	movs	r3, #0
 8100f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f82:	2300      	movs	r3, #0
 8100f84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8100f88:	2307      	movs	r3, #7
 8100f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100f8e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100f92:	4619      	mov	r1, r3
 8100f94:	4805      	ldr	r0, [pc, #20]	; (8100fac <HAL_UART_MspInit+0xc8>)
 8100f96:	f000 fb0b 	bl	81015b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8100f9a:	bf00      	nop
 8100f9c:	37e0      	adds	r7, #224	; 0xe0
 8100f9e:	46bd      	mov	sp, r7
 8100fa0:	bd80      	pop	{r7, pc}
 8100fa2:	bf00      	nop
 8100fa4:	40004800 	.word	0x40004800
 8100fa8:	58024400 	.word	0x58024400
 8100fac:	58020c00 	.word	0x58020c00

08100fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100fb0:	b480      	push	{r7}
 8100fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100fb4:	e7fe      	b.n	8100fb4 <NMI_Handler+0x4>

08100fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100fb6:	b480      	push	{r7}
 8100fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100fba:	e7fe      	b.n	8100fba <HardFault_Handler+0x4>

08100fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100fbc:	b480      	push	{r7}
 8100fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100fc0:	e7fe      	b.n	8100fc0 <MemManage_Handler+0x4>

08100fc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100fc2:	b480      	push	{r7}
 8100fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100fc6:	e7fe      	b.n	8100fc6 <BusFault_Handler+0x4>

08100fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100fc8:	b480      	push	{r7}
 8100fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100fcc:	e7fe      	b.n	8100fcc <UsageFault_Handler+0x4>

08100fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100fce:	b480      	push	{r7}
 8100fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100fd2:	bf00      	nop
 8100fd4:	46bd      	mov	sp, r7
 8100fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fda:	4770      	bx	lr

08100fdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100fdc:	b480      	push	{r7}
 8100fde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100fe0:	bf00      	nop
 8100fe2:	46bd      	mov	sp, r7
 8100fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fe8:	4770      	bx	lr

08100fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100fea:	b480      	push	{r7}
 8100fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100fee:	bf00      	nop
 8100ff0:	46bd      	mov	sp, r7
 8100ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ff6:	4770      	bx	lr

08100ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100ff8:	b580      	push	{r7, lr}
 8100ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100ffc:	f000 f970 	bl	81012e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101000:	bf00      	nop
 8101002:	bd80      	pop	{r7, pc}

08101004 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8101004:	b580      	push	{r7, lr}
 8101006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADE9000_IRQ1_Pin);
 8101008:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 810100c:	f000 fc99 	bl	8101942 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ADE9000_PM1_Pin);
 8101010:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8101014:	f000 fc95 	bl	8101942 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8101018:	bf00      	nop
 810101a:	bd80      	pop	{r7, pc}

0810101c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 810101c:	b580      	push	{r7, lr}
 810101e:	b086      	sub	sp, #24
 8101020:	af00      	add	r7, sp, #0
 8101022:	60f8      	str	r0, [r7, #12]
 8101024:	60b9      	str	r1, [r7, #8]
 8101026:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101028:	2300      	movs	r3, #0
 810102a:	617b      	str	r3, [r7, #20]
 810102c:	e00a      	b.n	8101044 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 810102e:	f3af 8000 	nop.w
 8101032:	4601      	mov	r1, r0
 8101034:	68bb      	ldr	r3, [r7, #8]
 8101036:	1c5a      	adds	r2, r3, #1
 8101038:	60ba      	str	r2, [r7, #8]
 810103a:	b2ca      	uxtb	r2, r1
 810103c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810103e:	697b      	ldr	r3, [r7, #20]
 8101040:	3301      	adds	r3, #1
 8101042:	617b      	str	r3, [r7, #20]
 8101044:	697a      	ldr	r2, [r7, #20]
 8101046:	687b      	ldr	r3, [r7, #4]
 8101048:	429a      	cmp	r2, r3
 810104a:	dbf0      	blt.n	810102e <_read+0x12>
	}

return len;
 810104c:	687b      	ldr	r3, [r7, #4]
}
 810104e:	4618      	mov	r0, r3
 8101050:	3718      	adds	r7, #24
 8101052:	46bd      	mov	sp, r7
 8101054:	bd80      	pop	{r7, pc}

08101056 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101056:	b580      	push	{r7, lr}
 8101058:	b086      	sub	sp, #24
 810105a:	af00      	add	r7, sp, #0
 810105c:	60f8      	str	r0, [r7, #12]
 810105e:	60b9      	str	r1, [r7, #8]
 8101060:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101062:	2300      	movs	r3, #0
 8101064:	617b      	str	r3, [r7, #20]
 8101066:	e009      	b.n	810107c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101068:	68bb      	ldr	r3, [r7, #8]
 810106a:	1c5a      	adds	r2, r3, #1
 810106c:	60ba      	str	r2, [r7, #8]
 810106e:	781b      	ldrb	r3, [r3, #0]
 8101070:	4618      	mov	r0, r3
 8101072:	f7ff fe53 	bl	8100d1c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101076:	697b      	ldr	r3, [r7, #20]
 8101078:	3301      	adds	r3, #1
 810107a:	617b      	str	r3, [r7, #20]
 810107c:	697a      	ldr	r2, [r7, #20]
 810107e:	687b      	ldr	r3, [r7, #4]
 8101080:	429a      	cmp	r2, r3
 8101082:	dbf1      	blt.n	8101068 <_write+0x12>
	}
	return len;
 8101084:	687b      	ldr	r3, [r7, #4]
}
 8101086:	4618      	mov	r0, r3
 8101088:	3718      	adds	r7, #24
 810108a:	46bd      	mov	sp, r7
 810108c:	bd80      	pop	{r7, pc}

0810108e <_close>:

int _close(int file)
{
 810108e:	b480      	push	{r7}
 8101090:	b083      	sub	sp, #12
 8101092:	af00      	add	r7, sp, #0
 8101094:	6078      	str	r0, [r7, #4]
	return -1;
 8101096:	f04f 33ff 	mov.w	r3, #4294967295
}
 810109a:	4618      	mov	r0, r3
 810109c:	370c      	adds	r7, #12
 810109e:	46bd      	mov	sp, r7
 81010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010a4:	4770      	bx	lr

081010a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 81010a6:	b480      	push	{r7}
 81010a8:	b083      	sub	sp, #12
 81010aa:	af00      	add	r7, sp, #0
 81010ac:	6078      	str	r0, [r7, #4]
 81010ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 81010b0:	683b      	ldr	r3, [r7, #0]
 81010b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81010b6:	605a      	str	r2, [r3, #4]
	return 0;
 81010b8:	2300      	movs	r3, #0
}
 81010ba:	4618      	mov	r0, r3
 81010bc:	370c      	adds	r7, #12
 81010be:	46bd      	mov	sp, r7
 81010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010c4:	4770      	bx	lr

081010c6 <_isatty>:

int _isatty(int file)
{
 81010c6:	b480      	push	{r7}
 81010c8:	b083      	sub	sp, #12
 81010ca:	af00      	add	r7, sp, #0
 81010cc:	6078      	str	r0, [r7, #4]
	return 1;
 81010ce:	2301      	movs	r3, #1
}
 81010d0:	4618      	mov	r0, r3
 81010d2:	370c      	adds	r7, #12
 81010d4:	46bd      	mov	sp, r7
 81010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010da:	4770      	bx	lr

081010dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 81010dc:	b480      	push	{r7}
 81010de:	b085      	sub	sp, #20
 81010e0:	af00      	add	r7, sp, #0
 81010e2:	60f8      	str	r0, [r7, #12]
 81010e4:	60b9      	str	r1, [r7, #8]
 81010e6:	607a      	str	r2, [r7, #4]
	return 0;
 81010e8:	2300      	movs	r3, #0
}
 81010ea:	4618      	mov	r0, r3
 81010ec:	3714      	adds	r7, #20
 81010ee:	46bd      	mov	sp, r7
 81010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010f4:	4770      	bx	lr
	...

081010f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 81010f8:	b580      	push	{r7, lr}
 81010fa:	b086      	sub	sp, #24
 81010fc:	af00      	add	r7, sp, #0
 81010fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101100:	4a14      	ldr	r2, [pc, #80]	; (8101154 <_sbrk+0x5c>)
 8101102:	4b15      	ldr	r3, [pc, #84]	; (8101158 <_sbrk+0x60>)
 8101104:	1ad3      	subs	r3, r2, r3
 8101106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101108:	697b      	ldr	r3, [r7, #20]
 810110a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 810110c:	4b13      	ldr	r3, [pc, #76]	; (810115c <_sbrk+0x64>)
 810110e:	681b      	ldr	r3, [r3, #0]
 8101110:	2b00      	cmp	r3, #0
 8101112:	d102      	bne.n	810111a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101114:	4b11      	ldr	r3, [pc, #68]	; (810115c <_sbrk+0x64>)
 8101116:	4a12      	ldr	r2, [pc, #72]	; (8101160 <_sbrk+0x68>)
 8101118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810111a:	4b10      	ldr	r3, [pc, #64]	; (810115c <_sbrk+0x64>)
 810111c:	681a      	ldr	r2, [r3, #0]
 810111e:	687b      	ldr	r3, [r7, #4]
 8101120:	4413      	add	r3, r2
 8101122:	693a      	ldr	r2, [r7, #16]
 8101124:	429a      	cmp	r2, r3
 8101126:	d207      	bcs.n	8101138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101128:	f004 fbae 	bl	8105888 <__errno>
 810112c:	4603      	mov	r3, r0
 810112e:	220c      	movs	r2, #12
 8101130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101132:	f04f 33ff 	mov.w	r3, #4294967295
 8101136:	e009      	b.n	810114c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101138:	4b08      	ldr	r3, [pc, #32]	; (810115c <_sbrk+0x64>)
 810113a:	681b      	ldr	r3, [r3, #0]
 810113c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 810113e:	4b07      	ldr	r3, [pc, #28]	; (810115c <_sbrk+0x64>)
 8101140:	681a      	ldr	r2, [r3, #0]
 8101142:	687b      	ldr	r3, [r7, #4]
 8101144:	4413      	add	r3, r2
 8101146:	4a05      	ldr	r2, [pc, #20]	; (810115c <_sbrk+0x64>)
 8101148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 810114a:	68fb      	ldr	r3, [r7, #12]
}
 810114c:	4618      	mov	r0, r3
 810114e:	3718      	adds	r7, #24
 8101150:	46bd      	mov	sp, r7
 8101152:	bd80      	pop	{r7, pc}
 8101154:	10048000 	.word	0x10048000
 8101158:	00000400 	.word	0x00000400
 810115c:	10000090 	.word	0x10000090
 8101160:	10000288 	.word	0x10000288

08101164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101164:	f8df d034 	ldr.w	sp, [pc, #52]	; 810119c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101168:	f7ff fa32 	bl	81005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 810116c:	480c      	ldr	r0, [pc, #48]	; (81011a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810116e:	490d      	ldr	r1, [pc, #52]	; (81011a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101170:	4a0d      	ldr	r2, [pc, #52]	; (81011a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101174:	e002      	b.n	810117c <LoopCopyDataInit>

08101176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810117a:	3304      	adds	r3, #4

0810117c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 810117c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810117e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101180:	d3f9      	bcc.n	8101176 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101182:	4a0a      	ldr	r2, [pc, #40]	; (81011ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101184:	4c0a      	ldr	r4, [pc, #40]	; (81011b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101188:	e001      	b.n	810118e <LoopFillZerobss>

0810118a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810118a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 810118c:	3204      	adds	r2, #4

0810118e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810118e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101190:	d3fb      	bcc.n	810118a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101192:	f004 fb7f 	bl	8105894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101196:	f7ff fc11 	bl	81009bc <main>
  bx  lr
 810119a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 810119c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81011a0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81011a4:	10000074 	.word	0x10000074
  ldr r2, =_sidata
 81011a8:	0810643c 	.word	0x0810643c
  ldr r2, =_sbss
 81011ac:	10000074 	.word	0x10000074
  ldr r4, =_ebss
 81011b0:	10000284 	.word	0x10000284

081011b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81011b4:	e7fe      	b.n	81011b4 <ADC3_IRQHandler>
	...

081011b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81011b8:	b580      	push	{r7, lr}
 81011ba:	b082      	sub	sp, #8
 81011bc:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81011be:	4b28      	ldr	r3, [pc, #160]	; (8101260 <HAL_Init+0xa8>)
 81011c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81011c4:	4a26      	ldr	r2, [pc, #152]	; (8101260 <HAL_Init+0xa8>)
 81011c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81011ca:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81011ce:	4b24      	ldr	r3, [pc, #144]	; (8101260 <HAL_Init+0xa8>)
 81011d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81011d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81011d8:	603b      	str	r3, [r7, #0]
 81011da:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81011dc:	4b21      	ldr	r3, [pc, #132]	; (8101264 <HAL_Init+0xac>)
 81011de:	681b      	ldr	r3, [r3, #0]
 81011e0:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81011e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81011e8:	4a1e      	ldr	r2, [pc, #120]	; (8101264 <HAL_Init+0xac>)
 81011ea:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81011ee:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81011f0:	4b1c      	ldr	r3, [pc, #112]	; (8101264 <HAL_Init+0xac>)
 81011f2:	681b      	ldr	r3, [r3, #0]
 81011f4:	4a1b      	ldr	r2, [pc, #108]	; (8101264 <HAL_Init+0xac>)
 81011f6:	f043 0301 	orr.w	r3, r3, #1
 81011fa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81011fc:	2003      	movs	r0, #3
 81011fe:	f000 f983 	bl	8101508 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101202:	f000 fc53 	bl	8101aac <HAL_RCC_GetSysClockFreq>
 8101206:	4602      	mov	r2, r0
 8101208:	4b15      	ldr	r3, [pc, #84]	; (8101260 <HAL_Init+0xa8>)
 810120a:	699b      	ldr	r3, [r3, #24]
 810120c:	0a1b      	lsrs	r3, r3, #8
 810120e:	f003 030f 	and.w	r3, r3, #15
 8101212:	4915      	ldr	r1, [pc, #84]	; (8101268 <HAL_Init+0xb0>)
 8101214:	5ccb      	ldrb	r3, [r1, r3]
 8101216:	f003 031f 	and.w	r3, r3, #31
 810121a:	fa22 f303 	lsr.w	r3, r2, r3
 810121e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101220:	4b0f      	ldr	r3, [pc, #60]	; (8101260 <HAL_Init+0xa8>)
 8101222:	699b      	ldr	r3, [r3, #24]
 8101224:	f003 030f 	and.w	r3, r3, #15
 8101228:	4a0f      	ldr	r2, [pc, #60]	; (8101268 <HAL_Init+0xb0>)
 810122a:	5cd3      	ldrb	r3, [r2, r3]
 810122c:	f003 031f 	and.w	r3, r3, #31
 8101230:	687a      	ldr	r2, [r7, #4]
 8101232:	fa22 f303 	lsr.w	r3, r2, r3
 8101236:	4a0d      	ldr	r2, [pc, #52]	; (810126c <HAL_Init+0xb4>)
 8101238:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810123a:	4b0c      	ldr	r3, [pc, #48]	; (810126c <HAL_Init+0xb4>)
 810123c:	681b      	ldr	r3, [r3, #0]
 810123e:	4a0c      	ldr	r2, [pc, #48]	; (8101270 <HAL_Init+0xb8>)
 8101240:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101242:	2000      	movs	r0, #0
 8101244:	f000 f816 	bl	8101274 <HAL_InitTick>
 8101248:	4603      	mov	r3, r0
 810124a:	2b00      	cmp	r3, #0
 810124c:	d001      	beq.n	8101252 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810124e:	2301      	movs	r3, #1
 8101250:	e002      	b.n	8101258 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101252:	f7ff fdb3 	bl	8100dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101256:	2300      	movs	r3, #0
}
 8101258:	4618      	mov	r0, r3
 810125a:	3708      	adds	r7, #8
 810125c:	46bd      	mov	sp, r7
 810125e:	bd80      	pop	{r7, pc}
 8101260:	58024400 	.word	0x58024400
 8101264:	40024400 	.word	0x40024400
 8101268:	08106390 	.word	0x08106390
 810126c:	10000004 	.word	0x10000004
 8101270:	10000000 	.word	0x10000000

08101274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101274:	b580      	push	{r7, lr}
 8101276:	b082      	sub	sp, #8
 8101278:	af00      	add	r7, sp, #0
 810127a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 810127c:	4b15      	ldr	r3, [pc, #84]	; (81012d4 <HAL_InitTick+0x60>)
 810127e:	781b      	ldrb	r3, [r3, #0]
 8101280:	2b00      	cmp	r3, #0
 8101282:	d101      	bne.n	8101288 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101284:	2301      	movs	r3, #1
 8101286:	e021      	b.n	81012cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101288:	4b13      	ldr	r3, [pc, #76]	; (81012d8 <HAL_InitTick+0x64>)
 810128a:	681a      	ldr	r2, [r3, #0]
 810128c:	4b11      	ldr	r3, [pc, #68]	; (81012d4 <HAL_InitTick+0x60>)
 810128e:	781b      	ldrb	r3, [r3, #0]
 8101290:	4619      	mov	r1, r3
 8101292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101296:	fbb3 f3f1 	udiv	r3, r3, r1
 810129a:	fbb2 f3f3 	udiv	r3, r2, r3
 810129e:	4618      	mov	r0, r3
 81012a0:	f000 f965 	bl	810156e <HAL_SYSTICK_Config>
 81012a4:	4603      	mov	r3, r0
 81012a6:	2b00      	cmp	r3, #0
 81012a8:	d001      	beq.n	81012ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81012aa:	2301      	movs	r3, #1
 81012ac:	e00e      	b.n	81012cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81012ae:	687b      	ldr	r3, [r7, #4]
 81012b0:	2b0f      	cmp	r3, #15
 81012b2:	d80a      	bhi.n	81012ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81012b4:	2200      	movs	r2, #0
 81012b6:	6879      	ldr	r1, [r7, #4]
 81012b8:	f04f 30ff 	mov.w	r0, #4294967295
 81012bc:	f000 f92f 	bl	810151e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81012c0:	4a06      	ldr	r2, [pc, #24]	; (81012dc <HAL_InitTick+0x68>)
 81012c2:	687b      	ldr	r3, [r7, #4]
 81012c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81012c6:	2300      	movs	r3, #0
 81012c8:	e000      	b.n	81012cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 81012ca:	2301      	movs	r3, #1
}
 81012cc:	4618      	mov	r0, r3
 81012ce:	3708      	adds	r7, #8
 81012d0:	46bd      	mov	sp, r7
 81012d2:	bd80      	pop	{r7, pc}
 81012d4:	1000000c 	.word	0x1000000c
 81012d8:	10000000 	.word	0x10000000
 81012dc:	10000008 	.word	0x10000008

081012e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81012e0:	b480      	push	{r7}
 81012e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81012e4:	4b06      	ldr	r3, [pc, #24]	; (8101300 <HAL_IncTick+0x20>)
 81012e6:	781b      	ldrb	r3, [r3, #0]
 81012e8:	461a      	mov	r2, r3
 81012ea:	4b06      	ldr	r3, [pc, #24]	; (8101304 <HAL_IncTick+0x24>)
 81012ec:	681b      	ldr	r3, [r3, #0]
 81012ee:	4413      	add	r3, r2
 81012f0:	4a04      	ldr	r2, [pc, #16]	; (8101304 <HAL_IncTick+0x24>)
 81012f2:	6013      	str	r3, [r2, #0]
}
 81012f4:	bf00      	nop
 81012f6:	46bd      	mov	sp, r7
 81012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012fc:	4770      	bx	lr
 81012fe:	bf00      	nop
 8101300:	1000000c 	.word	0x1000000c
 8101304:	10000270 	.word	0x10000270

08101308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101308:	b480      	push	{r7}
 810130a:	af00      	add	r7, sp, #0
  return uwTick;
 810130c:	4b03      	ldr	r3, [pc, #12]	; (810131c <HAL_GetTick+0x14>)
 810130e:	681b      	ldr	r3, [r3, #0]
}
 8101310:	4618      	mov	r0, r3
 8101312:	46bd      	mov	sp, r7
 8101314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101318:	4770      	bx	lr
 810131a:	bf00      	nop
 810131c:	10000270 	.word	0x10000270

08101320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101320:	b580      	push	{r7, lr}
 8101322:	b084      	sub	sp, #16
 8101324:	af00      	add	r7, sp, #0
 8101326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101328:	f7ff ffee 	bl	8101308 <HAL_GetTick>
 810132c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810132e:	687b      	ldr	r3, [r7, #4]
 8101330:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101332:	68fb      	ldr	r3, [r7, #12]
 8101334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101338:	d005      	beq.n	8101346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810133a:	4b0a      	ldr	r3, [pc, #40]	; (8101364 <HAL_Delay+0x44>)
 810133c:	781b      	ldrb	r3, [r3, #0]
 810133e:	461a      	mov	r2, r3
 8101340:	68fb      	ldr	r3, [r7, #12]
 8101342:	4413      	add	r3, r2
 8101344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101346:	bf00      	nop
 8101348:	f7ff ffde 	bl	8101308 <HAL_GetTick>
 810134c:	4602      	mov	r2, r0
 810134e:	68bb      	ldr	r3, [r7, #8]
 8101350:	1ad3      	subs	r3, r2, r3
 8101352:	68fa      	ldr	r2, [r7, #12]
 8101354:	429a      	cmp	r2, r3
 8101356:	d8f7      	bhi.n	8101348 <HAL_Delay+0x28>
  {
  }
}
 8101358:	bf00      	nop
 810135a:	bf00      	nop
 810135c:	3710      	adds	r7, #16
 810135e:	46bd      	mov	sp, r7
 8101360:	bd80      	pop	{r7, pc}
 8101362:	bf00      	nop
 8101364:	1000000c 	.word	0x1000000c

08101368 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101368:	b480      	push	{r7}
 810136a:	b085      	sub	sp, #20
 810136c:	af00      	add	r7, sp, #0
 810136e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101370:	687b      	ldr	r3, [r7, #4]
 8101372:	f003 0307 	and.w	r3, r3, #7
 8101376:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101378:	4b0c      	ldr	r3, [pc, #48]	; (81013ac <__NVIC_SetPriorityGrouping+0x44>)
 810137a:	68db      	ldr	r3, [r3, #12]
 810137c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810137e:	68ba      	ldr	r2, [r7, #8]
 8101380:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101384:	4013      	ands	r3, r2
 8101386:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101388:	68fb      	ldr	r3, [r7, #12]
 810138a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810138c:	68bb      	ldr	r3, [r7, #8]
 810138e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101390:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810139a:	4a04      	ldr	r2, [pc, #16]	; (81013ac <__NVIC_SetPriorityGrouping+0x44>)
 810139c:	68bb      	ldr	r3, [r7, #8]
 810139e:	60d3      	str	r3, [r2, #12]
}
 81013a0:	bf00      	nop
 81013a2:	3714      	adds	r7, #20
 81013a4:	46bd      	mov	sp, r7
 81013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013aa:	4770      	bx	lr
 81013ac:	e000ed00 	.word	0xe000ed00

081013b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81013b0:	b480      	push	{r7}
 81013b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81013b4:	4b04      	ldr	r3, [pc, #16]	; (81013c8 <__NVIC_GetPriorityGrouping+0x18>)
 81013b6:	68db      	ldr	r3, [r3, #12]
 81013b8:	0a1b      	lsrs	r3, r3, #8
 81013ba:	f003 0307 	and.w	r3, r3, #7
}
 81013be:	4618      	mov	r0, r3
 81013c0:	46bd      	mov	sp, r7
 81013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013c6:	4770      	bx	lr
 81013c8:	e000ed00 	.word	0xe000ed00

081013cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81013cc:	b480      	push	{r7}
 81013ce:	b083      	sub	sp, #12
 81013d0:	af00      	add	r7, sp, #0
 81013d2:	4603      	mov	r3, r0
 81013d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81013d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81013da:	2b00      	cmp	r3, #0
 81013dc:	db0b      	blt.n	81013f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81013de:	88fb      	ldrh	r3, [r7, #6]
 81013e0:	f003 021f 	and.w	r2, r3, #31
 81013e4:	4907      	ldr	r1, [pc, #28]	; (8101404 <__NVIC_EnableIRQ+0x38>)
 81013e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81013ea:	095b      	lsrs	r3, r3, #5
 81013ec:	2001      	movs	r0, #1
 81013ee:	fa00 f202 	lsl.w	r2, r0, r2
 81013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81013f6:	bf00      	nop
 81013f8:	370c      	adds	r7, #12
 81013fa:	46bd      	mov	sp, r7
 81013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101400:	4770      	bx	lr
 8101402:	bf00      	nop
 8101404:	e000e100 	.word	0xe000e100

08101408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101408:	b480      	push	{r7}
 810140a:	b083      	sub	sp, #12
 810140c:	af00      	add	r7, sp, #0
 810140e:	4603      	mov	r3, r0
 8101410:	6039      	str	r1, [r7, #0]
 8101412:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101414:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101418:	2b00      	cmp	r3, #0
 810141a:	db0a      	blt.n	8101432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810141c:	683b      	ldr	r3, [r7, #0]
 810141e:	b2da      	uxtb	r2, r3
 8101420:	490c      	ldr	r1, [pc, #48]	; (8101454 <__NVIC_SetPriority+0x4c>)
 8101422:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101426:	0112      	lsls	r2, r2, #4
 8101428:	b2d2      	uxtb	r2, r2
 810142a:	440b      	add	r3, r1
 810142c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101430:	e00a      	b.n	8101448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101432:	683b      	ldr	r3, [r7, #0]
 8101434:	b2da      	uxtb	r2, r3
 8101436:	4908      	ldr	r1, [pc, #32]	; (8101458 <__NVIC_SetPriority+0x50>)
 8101438:	88fb      	ldrh	r3, [r7, #6]
 810143a:	f003 030f 	and.w	r3, r3, #15
 810143e:	3b04      	subs	r3, #4
 8101440:	0112      	lsls	r2, r2, #4
 8101442:	b2d2      	uxtb	r2, r2
 8101444:	440b      	add	r3, r1
 8101446:	761a      	strb	r2, [r3, #24]
}
 8101448:	bf00      	nop
 810144a:	370c      	adds	r7, #12
 810144c:	46bd      	mov	sp, r7
 810144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101452:	4770      	bx	lr
 8101454:	e000e100 	.word	0xe000e100
 8101458:	e000ed00 	.word	0xe000ed00

0810145c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810145c:	b480      	push	{r7}
 810145e:	b089      	sub	sp, #36	; 0x24
 8101460:	af00      	add	r7, sp, #0
 8101462:	60f8      	str	r0, [r7, #12]
 8101464:	60b9      	str	r1, [r7, #8]
 8101466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101468:	68fb      	ldr	r3, [r7, #12]
 810146a:	f003 0307 	and.w	r3, r3, #7
 810146e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101470:	69fb      	ldr	r3, [r7, #28]
 8101472:	f1c3 0307 	rsb	r3, r3, #7
 8101476:	2b04      	cmp	r3, #4
 8101478:	bf28      	it	cs
 810147a:	2304      	movcs	r3, #4
 810147c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810147e:	69fb      	ldr	r3, [r7, #28]
 8101480:	3304      	adds	r3, #4
 8101482:	2b06      	cmp	r3, #6
 8101484:	d902      	bls.n	810148c <NVIC_EncodePriority+0x30>
 8101486:	69fb      	ldr	r3, [r7, #28]
 8101488:	3b03      	subs	r3, #3
 810148a:	e000      	b.n	810148e <NVIC_EncodePriority+0x32>
 810148c:	2300      	movs	r3, #0
 810148e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101490:	f04f 32ff 	mov.w	r2, #4294967295
 8101494:	69bb      	ldr	r3, [r7, #24]
 8101496:	fa02 f303 	lsl.w	r3, r2, r3
 810149a:	43da      	mvns	r2, r3
 810149c:	68bb      	ldr	r3, [r7, #8]
 810149e:	401a      	ands	r2, r3
 81014a0:	697b      	ldr	r3, [r7, #20]
 81014a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81014a4:	f04f 31ff 	mov.w	r1, #4294967295
 81014a8:	697b      	ldr	r3, [r7, #20]
 81014aa:	fa01 f303 	lsl.w	r3, r1, r3
 81014ae:	43d9      	mvns	r1, r3
 81014b0:	687b      	ldr	r3, [r7, #4]
 81014b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81014b4:	4313      	orrs	r3, r2
         );
}
 81014b6:	4618      	mov	r0, r3
 81014b8:	3724      	adds	r7, #36	; 0x24
 81014ba:	46bd      	mov	sp, r7
 81014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014c0:	4770      	bx	lr
	...

081014c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81014c4:	b580      	push	{r7, lr}
 81014c6:	b082      	sub	sp, #8
 81014c8:	af00      	add	r7, sp, #0
 81014ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81014cc:	687b      	ldr	r3, [r7, #4]
 81014ce:	3b01      	subs	r3, #1
 81014d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81014d4:	d301      	bcc.n	81014da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81014d6:	2301      	movs	r3, #1
 81014d8:	e00f      	b.n	81014fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81014da:	4a0a      	ldr	r2, [pc, #40]	; (8101504 <SysTick_Config+0x40>)
 81014dc:	687b      	ldr	r3, [r7, #4]
 81014de:	3b01      	subs	r3, #1
 81014e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81014e2:	210f      	movs	r1, #15
 81014e4:	f04f 30ff 	mov.w	r0, #4294967295
 81014e8:	f7ff ff8e 	bl	8101408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81014ec:	4b05      	ldr	r3, [pc, #20]	; (8101504 <SysTick_Config+0x40>)
 81014ee:	2200      	movs	r2, #0
 81014f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81014f2:	4b04      	ldr	r3, [pc, #16]	; (8101504 <SysTick_Config+0x40>)
 81014f4:	2207      	movs	r2, #7
 81014f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81014f8:	2300      	movs	r3, #0
}
 81014fa:	4618      	mov	r0, r3
 81014fc:	3708      	adds	r7, #8
 81014fe:	46bd      	mov	sp, r7
 8101500:	bd80      	pop	{r7, pc}
 8101502:	bf00      	nop
 8101504:	e000e010 	.word	0xe000e010

08101508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101508:	b580      	push	{r7, lr}
 810150a:	b082      	sub	sp, #8
 810150c:	af00      	add	r7, sp, #0
 810150e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101510:	6878      	ldr	r0, [r7, #4]
 8101512:	f7ff ff29 	bl	8101368 <__NVIC_SetPriorityGrouping>
}
 8101516:	bf00      	nop
 8101518:	3708      	adds	r7, #8
 810151a:	46bd      	mov	sp, r7
 810151c:	bd80      	pop	{r7, pc}

0810151e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810151e:	b580      	push	{r7, lr}
 8101520:	b086      	sub	sp, #24
 8101522:	af00      	add	r7, sp, #0
 8101524:	4603      	mov	r3, r0
 8101526:	60b9      	str	r1, [r7, #8]
 8101528:	607a      	str	r2, [r7, #4]
 810152a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810152c:	f7ff ff40 	bl	81013b0 <__NVIC_GetPriorityGrouping>
 8101530:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101532:	687a      	ldr	r2, [r7, #4]
 8101534:	68b9      	ldr	r1, [r7, #8]
 8101536:	6978      	ldr	r0, [r7, #20]
 8101538:	f7ff ff90 	bl	810145c <NVIC_EncodePriority>
 810153c:	4602      	mov	r2, r0
 810153e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101542:	4611      	mov	r1, r2
 8101544:	4618      	mov	r0, r3
 8101546:	f7ff ff5f 	bl	8101408 <__NVIC_SetPriority>
}
 810154a:	bf00      	nop
 810154c:	3718      	adds	r7, #24
 810154e:	46bd      	mov	sp, r7
 8101550:	bd80      	pop	{r7, pc}

08101552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101552:	b580      	push	{r7, lr}
 8101554:	b082      	sub	sp, #8
 8101556:	af00      	add	r7, sp, #0
 8101558:	4603      	mov	r3, r0
 810155a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 810155c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101560:	4618      	mov	r0, r3
 8101562:	f7ff ff33 	bl	81013cc <__NVIC_EnableIRQ>
}
 8101566:	bf00      	nop
 8101568:	3708      	adds	r7, #8
 810156a:	46bd      	mov	sp, r7
 810156c:	bd80      	pop	{r7, pc}

0810156e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810156e:	b580      	push	{r7, lr}
 8101570:	b082      	sub	sp, #8
 8101572:	af00      	add	r7, sp, #0
 8101574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101576:	6878      	ldr	r0, [r7, #4]
 8101578:	f7ff ffa4 	bl	81014c4 <SysTick_Config>
 810157c:	4603      	mov	r3, r0
}
 810157e:	4618      	mov	r0, r3
 8101580:	3708      	adds	r7, #8
 8101582:	46bd      	mov	sp, r7
 8101584:	bd80      	pop	{r7, pc}
	...

08101588 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101588:	b480      	push	{r7}
 810158a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810158c:	4b07      	ldr	r3, [pc, #28]	; (81015ac <HAL_GetCurrentCPUID+0x24>)
 810158e:	681b      	ldr	r3, [r3, #0]
 8101590:	091b      	lsrs	r3, r3, #4
 8101592:	f003 030f 	and.w	r3, r3, #15
 8101596:	2b07      	cmp	r3, #7
 8101598:	d101      	bne.n	810159e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810159a:	2303      	movs	r3, #3
 810159c:	e000      	b.n	81015a0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810159e:	2301      	movs	r3, #1
  }
}
 81015a0:	4618      	mov	r0, r3
 81015a2:	46bd      	mov	sp, r7
 81015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015a8:	4770      	bx	lr
 81015aa:	bf00      	nop
 81015ac:	e000ed00 	.word	0xe000ed00

081015b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81015b0:	b480      	push	{r7}
 81015b2:	b089      	sub	sp, #36	; 0x24
 81015b4:	af00      	add	r7, sp, #0
 81015b6:	6078      	str	r0, [r7, #4]
 81015b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81015ba:	2300      	movs	r3, #0
 81015bc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81015be:	4b89      	ldr	r3, [pc, #548]	; (81017e4 <HAL_GPIO_Init+0x234>)
 81015c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81015c2:	e194      	b.n	81018ee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81015c4:	683b      	ldr	r3, [r7, #0]
 81015c6:	681a      	ldr	r2, [r3, #0]
 81015c8:	2101      	movs	r1, #1
 81015ca:	69fb      	ldr	r3, [r7, #28]
 81015cc:	fa01 f303 	lsl.w	r3, r1, r3
 81015d0:	4013      	ands	r3, r2
 81015d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81015d4:	693b      	ldr	r3, [r7, #16]
 81015d6:	2b00      	cmp	r3, #0
 81015d8:	f000 8186 	beq.w	81018e8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81015dc:	683b      	ldr	r3, [r7, #0]
 81015de:	685b      	ldr	r3, [r3, #4]
 81015e0:	f003 0303 	and.w	r3, r3, #3
 81015e4:	2b01      	cmp	r3, #1
 81015e6:	d005      	beq.n	81015f4 <HAL_GPIO_Init+0x44>
 81015e8:	683b      	ldr	r3, [r7, #0]
 81015ea:	685b      	ldr	r3, [r3, #4]
 81015ec:	f003 0303 	and.w	r3, r3, #3
 81015f0:	2b02      	cmp	r3, #2
 81015f2:	d130      	bne.n	8101656 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81015f4:	687b      	ldr	r3, [r7, #4]
 81015f6:	689b      	ldr	r3, [r3, #8]
 81015f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81015fa:	69fb      	ldr	r3, [r7, #28]
 81015fc:	005b      	lsls	r3, r3, #1
 81015fe:	2203      	movs	r2, #3
 8101600:	fa02 f303 	lsl.w	r3, r2, r3
 8101604:	43db      	mvns	r3, r3
 8101606:	69ba      	ldr	r2, [r7, #24]
 8101608:	4013      	ands	r3, r2
 810160a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810160c:	683b      	ldr	r3, [r7, #0]
 810160e:	68da      	ldr	r2, [r3, #12]
 8101610:	69fb      	ldr	r3, [r7, #28]
 8101612:	005b      	lsls	r3, r3, #1
 8101614:	fa02 f303 	lsl.w	r3, r2, r3
 8101618:	69ba      	ldr	r2, [r7, #24]
 810161a:	4313      	orrs	r3, r2
 810161c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810161e:	687b      	ldr	r3, [r7, #4]
 8101620:	69ba      	ldr	r2, [r7, #24]
 8101622:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101624:	687b      	ldr	r3, [r7, #4]
 8101626:	685b      	ldr	r3, [r3, #4]
 8101628:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810162a:	2201      	movs	r2, #1
 810162c:	69fb      	ldr	r3, [r7, #28]
 810162e:	fa02 f303 	lsl.w	r3, r2, r3
 8101632:	43db      	mvns	r3, r3
 8101634:	69ba      	ldr	r2, [r7, #24]
 8101636:	4013      	ands	r3, r2
 8101638:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810163a:	683b      	ldr	r3, [r7, #0]
 810163c:	685b      	ldr	r3, [r3, #4]
 810163e:	091b      	lsrs	r3, r3, #4
 8101640:	f003 0201 	and.w	r2, r3, #1
 8101644:	69fb      	ldr	r3, [r7, #28]
 8101646:	fa02 f303 	lsl.w	r3, r2, r3
 810164a:	69ba      	ldr	r2, [r7, #24]
 810164c:	4313      	orrs	r3, r2
 810164e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101650:	687b      	ldr	r3, [r7, #4]
 8101652:	69ba      	ldr	r2, [r7, #24]
 8101654:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101656:	683b      	ldr	r3, [r7, #0]
 8101658:	685b      	ldr	r3, [r3, #4]
 810165a:	f003 0303 	and.w	r3, r3, #3
 810165e:	2b03      	cmp	r3, #3
 8101660:	d017      	beq.n	8101692 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101662:	687b      	ldr	r3, [r7, #4]
 8101664:	68db      	ldr	r3, [r3, #12]
 8101666:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101668:	69fb      	ldr	r3, [r7, #28]
 810166a:	005b      	lsls	r3, r3, #1
 810166c:	2203      	movs	r2, #3
 810166e:	fa02 f303 	lsl.w	r3, r2, r3
 8101672:	43db      	mvns	r3, r3
 8101674:	69ba      	ldr	r2, [r7, #24]
 8101676:	4013      	ands	r3, r2
 8101678:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810167a:	683b      	ldr	r3, [r7, #0]
 810167c:	689a      	ldr	r2, [r3, #8]
 810167e:	69fb      	ldr	r3, [r7, #28]
 8101680:	005b      	lsls	r3, r3, #1
 8101682:	fa02 f303 	lsl.w	r3, r2, r3
 8101686:	69ba      	ldr	r2, [r7, #24]
 8101688:	4313      	orrs	r3, r2
 810168a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 810168c:	687b      	ldr	r3, [r7, #4]
 810168e:	69ba      	ldr	r2, [r7, #24]
 8101690:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101692:	683b      	ldr	r3, [r7, #0]
 8101694:	685b      	ldr	r3, [r3, #4]
 8101696:	f003 0303 	and.w	r3, r3, #3
 810169a:	2b02      	cmp	r3, #2
 810169c:	d123      	bne.n	81016e6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810169e:	69fb      	ldr	r3, [r7, #28]
 81016a0:	08da      	lsrs	r2, r3, #3
 81016a2:	687b      	ldr	r3, [r7, #4]
 81016a4:	3208      	adds	r2, #8
 81016a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81016aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81016ac:	69fb      	ldr	r3, [r7, #28]
 81016ae:	f003 0307 	and.w	r3, r3, #7
 81016b2:	009b      	lsls	r3, r3, #2
 81016b4:	220f      	movs	r2, #15
 81016b6:	fa02 f303 	lsl.w	r3, r2, r3
 81016ba:	43db      	mvns	r3, r3
 81016bc:	69ba      	ldr	r2, [r7, #24]
 81016be:	4013      	ands	r3, r2
 81016c0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81016c2:	683b      	ldr	r3, [r7, #0]
 81016c4:	691a      	ldr	r2, [r3, #16]
 81016c6:	69fb      	ldr	r3, [r7, #28]
 81016c8:	f003 0307 	and.w	r3, r3, #7
 81016cc:	009b      	lsls	r3, r3, #2
 81016ce:	fa02 f303 	lsl.w	r3, r2, r3
 81016d2:	69ba      	ldr	r2, [r7, #24]
 81016d4:	4313      	orrs	r3, r2
 81016d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81016d8:	69fb      	ldr	r3, [r7, #28]
 81016da:	08da      	lsrs	r2, r3, #3
 81016dc:	687b      	ldr	r3, [r7, #4]
 81016de:	3208      	adds	r2, #8
 81016e0:	69b9      	ldr	r1, [r7, #24]
 81016e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81016e6:	687b      	ldr	r3, [r7, #4]
 81016e8:	681b      	ldr	r3, [r3, #0]
 81016ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81016ec:	69fb      	ldr	r3, [r7, #28]
 81016ee:	005b      	lsls	r3, r3, #1
 81016f0:	2203      	movs	r2, #3
 81016f2:	fa02 f303 	lsl.w	r3, r2, r3
 81016f6:	43db      	mvns	r3, r3
 81016f8:	69ba      	ldr	r2, [r7, #24]
 81016fa:	4013      	ands	r3, r2
 81016fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81016fe:	683b      	ldr	r3, [r7, #0]
 8101700:	685b      	ldr	r3, [r3, #4]
 8101702:	f003 0203 	and.w	r2, r3, #3
 8101706:	69fb      	ldr	r3, [r7, #28]
 8101708:	005b      	lsls	r3, r3, #1
 810170a:	fa02 f303 	lsl.w	r3, r2, r3
 810170e:	69ba      	ldr	r2, [r7, #24]
 8101710:	4313      	orrs	r3, r2
 8101712:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101714:	687b      	ldr	r3, [r7, #4]
 8101716:	69ba      	ldr	r2, [r7, #24]
 8101718:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810171a:	683b      	ldr	r3, [r7, #0]
 810171c:	685b      	ldr	r3, [r3, #4]
 810171e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8101722:	2b00      	cmp	r3, #0
 8101724:	f000 80e0 	beq.w	81018e8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101728:	4b2f      	ldr	r3, [pc, #188]	; (81017e8 <HAL_GPIO_Init+0x238>)
 810172a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810172e:	4a2e      	ldr	r2, [pc, #184]	; (81017e8 <HAL_GPIO_Init+0x238>)
 8101730:	f043 0302 	orr.w	r3, r3, #2
 8101734:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101738:	4b2b      	ldr	r3, [pc, #172]	; (81017e8 <HAL_GPIO_Init+0x238>)
 810173a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810173e:	f003 0302 	and.w	r3, r3, #2
 8101742:	60fb      	str	r3, [r7, #12]
 8101744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101746:	4a29      	ldr	r2, [pc, #164]	; (81017ec <HAL_GPIO_Init+0x23c>)
 8101748:	69fb      	ldr	r3, [r7, #28]
 810174a:	089b      	lsrs	r3, r3, #2
 810174c:	3302      	adds	r3, #2
 810174e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101754:	69fb      	ldr	r3, [r7, #28]
 8101756:	f003 0303 	and.w	r3, r3, #3
 810175a:	009b      	lsls	r3, r3, #2
 810175c:	220f      	movs	r2, #15
 810175e:	fa02 f303 	lsl.w	r3, r2, r3
 8101762:	43db      	mvns	r3, r3
 8101764:	69ba      	ldr	r2, [r7, #24]
 8101766:	4013      	ands	r3, r2
 8101768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810176a:	687b      	ldr	r3, [r7, #4]
 810176c:	4a20      	ldr	r2, [pc, #128]	; (81017f0 <HAL_GPIO_Init+0x240>)
 810176e:	4293      	cmp	r3, r2
 8101770:	d052      	beq.n	8101818 <HAL_GPIO_Init+0x268>
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	4a1f      	ldr	r2, [pc, #124]	; (81017f4 <HAL_GPIO_Init+0x244>)
 8101776:	4293      	cmp	r3, r2
 8101778:	d031      	beq.n	81017de <HAL_GPIO_Init+0x22e>
 810177a:	687b      	ldr	r3, [r7, #4]
 810177c:	4a1e      	ldr	r2, [pc, #120]	; (81017f8 <HAL_GPIO_Init+0x248>)
 810177e:	4293      	cmp	r3, r2
 8101780:	d02b      	beq.n	81017da <HAL_GPIO_Init+0x22a>
 8101782:	687b      	ldr	r3, [r7, #4]
 8101784:	4a1d      	ldr	r2, [pc, #116]	; (81017fc <HAL_GPIO_Init+0x24c>)
 8101786:	4293      	cmp	r3, r2
 8101788:	d025      	beq.n	81017d6 <HAL_GPIO_Init+0x226>
 810178a:	687b      	ldr	r3, [r7, #4]
 810178c:	4a1c      	ldr	r2, [pc, #112]	; (8101800 <HAL_GPIO_Init+0x250>)
 810178e:	4293      	cmp	r3, r2
 8101790:	d01f      	beq.n	81017d2 <HAL_GPIO_Init+0x222>
 8101792:	687b      	ldr	r3, [r7, #4]
 8101794:	4a1b      	ldr	r2, [pc, #108]	; (8101804 <HAL_GPIO_Init+0x254>)
 8101796:	4293      	cmp	r3, r2
 8101798:	d019      	beq.n	81017ce <HAL_GPIO_Init+0x21e>
 810179a:	687b      	ldr	r3, [r7, #4]
 810179c:	4a1a      	ldr	r2, [pc, #104]	; (8101808 <HAL_GPIO_Init+0x258>)
 810179e:	4293      	cmp	r3, r2
 81017a0:	d013      	beq.n	81017ca <HAL_GPIO_Init+0x21a>
 81017a2:	687b      	ldr	r3, [r7, #4]
 81017a4:	4a19      	ldr	r2, [pc, #100]	; (810180c <HAL_GPIO_Init+0x25c>)
 81017a6:	4293      	cmp	r3, r2
 81017a8:	d00d      	beq.n	81017c6 <HAL_GPIO_Init+0x216>
 81017aa:	687b      	ldr	r3, [r7, #4]
 81017ac:	4a18      	ldr	r2, [pc, #96]	; (8101810 <HAL_GPIO_Init+0x260>)
 81017ae:	4293      	cmp	r3, r2
 81017b0:	d007      	beq.n	81017c2 <HAL_GPIO_Init+0x212>
 81017b2:	687b      	ldr	r3, [r7, #4]
 81017b4:	4a17      	ldr	r2, [pc, #92]	; (8101814 <HAL_GPIO_Init+0x264>)
 81017b6:	4293      	cmp	r3, r2
 81017b8:	d101      	bne.n	81017be <HAL_GPIO_Init+0x20e>
 81017ba:	2309      	movs	r3, #9
 81017bc:	e02d      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017be:	230a      	movs	r3, #10
 81017c0:	e02b      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017c2:	2308      	movs	r3, #8
 81017c4:	e029      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017c6:	2307      	movs	r3, #7
 81017c8:	e027      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017ca:	2306      	movs	r3, #6
 81017cc:	e025      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017ce:	2305      	movs	r3, #5
 81017d0:	e023      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017d2:	2304      	movs	r3, #4
 81017d4:	e021      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017d6:	2303      	movs	r3, #3
 81017d8:	e01f      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017da:	2302      	movs	r3, #2
 81017dc:	e01d      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017de:	2301      	movs	r3, #1
 81017e0:	e01b      	b.n	810181a <HAL_GPIO_Init+0x26a>
 81017e2:	bf00      	nop
 81017e4:	580000c0 	.word	0x580000c0
 81017e8:	58024400 	.word	0x58024400
 81017ec:	58000400 	.word	0x58000400
 81017f0:	58020000 	.word	0x58020000
 81017f4:	58020400 	.word	0x58020400
 81017f8:	58020800 	.word	0x58020800
 81017fc:	58020c00 	.word	0x58020c00
 8101800:	58021000 	.word	0x58021000
 8101804:	58021400 	.word	0x58021400
 8101808:	58021800 	.word	0x58021800
 810180c:	58021c00 	.word	0x58021c00
 8101810:	58022000 	.word	0x58022000
 8101814:	58022400 	.word	0x58022400
 8101818:	2300      	movs	r3, #0
 810181a:	69fa      	ldr	r2, [r7, #28]
 810181c:	f002 0203 	and.w	r2, r2, #3
 8101820:	0092      	lsls	r2, r2, #2
 8101822:	4093      	lsls	r3, r2
 8101824:	69ba      	ldr	r2, [r7, #24]
 8101826:	4313      	orrs	r3, r2
 8101828:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810182a:	4938      	ldr	r1, [pc, #224]	; (810190c <HAL_GPIO_Init+0x35c>)
 810182c:	69fb      	ldr	r3, [r7, #28]
 810182e:	089b      	lsrs	r3, r3, #2
 8101830:	3302      	adds	r3, #2
 8101832:	69ba      	ldr	r2, [r7, #24]
 8101834:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101838:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810183c:	681b      	ldr	r3, [r3, #0]
 810183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101840:	693b      	ldr	r3, [r7, #16]
 8101842:	43db      	mvns	r3, r3
 8101844:	69ba      	ldr	r2, [r7, #24]
 8101846:	4013      	ands	r3, r2
 8101848:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810184a:	683b      	ldr	r3, [r7, #0]
 810184c:	685b      	ldr	r3, [r3, #4]
 810184e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101852:	2b00      	cmp	r3, #0
 8101854:	d003      	beq.n	810185e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101856:	69ba      	ldr	r2, [r7, #24]
 8101858:	693b      	ldr	r3, [r7, #16]
 810185a:	4313      	orrs	r3, r2
 810185c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810185e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101862:	69bb      	ldr	r3, [r7, #24]
 8101864:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101866:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810186a:	685b      	ldr	r3, [r3, #4]
 810186c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810186e:	693b      	ldr	r3, [r7, #16]
 8101870:	43db      	mvns	r3, r3
 8101872:	69ba      	ldr	r2, [r7, #24]
 8101874:	4013      	ands	r3, r2
 8101876:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101878:	683b      	ldr	r3, [r7, #0]
 810187a:	685b      	ldr	r3, [r3, #4]
 810187c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101880:	2b00      	cmp	r3, #0
 8101882:	d003      	beq.n	810188c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101884:	69ba      	ldr	r2, [r7, #24]
 8101886:	693b      	ldr	r3, [r7, #16]
 8101888:	4313      	orrs	r3, r2
 810188a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 810188c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101890:	69bb      	ldr	r3, [r7, #24]
 8101892:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101894:	697b      	ldr	r3, [r7, #20]
 8101896:	685b      	ldr	r3, [r3, #4]
 8101898:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810189a:	693b      	ldr	r3, [r7, #16]
 810189c:	43db      	mvns	r3, r3
 810189e:	69ba      	ldr	r2, [r7, #24]
 81018a0:	4013      	ands	r3, r2
 81018a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81018a4:	683b      	ldr	r3, [r7, #0]
 81018a6:	685b      	ldr	r3, [r3, #4]
 81018a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81018ac:	2b00      	cmp	r3, #0
 81018ae:	d003      	beq.n	81018b8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81018b0:	69ba      	ldr	r2, [r7, #24]
 81018b2:	693b      	ldr	r3, [r7, #16]
 81018b4:	4313      	orrs	r3, r2
 81018b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81018b8:	697b      	ldr	r3, [r7, #20]
 81018ba:	69ba      	ldr	r2, [r7, #24]
 81018bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81018be:	697b      	ldr	r3, [r7, #20]
 81018c0:	681b      	ldr	r3, [r3, #0]
 81018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81018c4:	693b      	ldr	r3, [r7, #16]
 81018c6:	43db      	mvns	r3, r3
 81018c8:	69ba      	ldr	r2, [r7, #24]
 81018ca:	4013      	ands	r3, r2
 81018cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81018ce:	683b      	ldr	r3, [r7, #0]
 81018d0:	685b      	ldr	r3, [r3, #4]
 81018d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81018d6:	2b00      	cmp	r3, #0
 81018d8:	d003      	beq.n	81018e2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81018da:	69ba      	ldr	r2, [r7, #24]
 81018dc:	693b      	ldr	r3, [r7, #16]
 81018de:	4313      	orrs	r3, r2
 81018e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81018e2:	697b      	ldr	r3, [r7, #20]
 81018e4:	69ba      	ldr	r2, [r7, #24]
 81018e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81018e8:	69fb      	ldr	r3, [r7, #28]
 81018ea:	3301      	adds	r3, #1
 81018ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81018ee:	683b      	ldr	r3, [r7, #0]
 81018f0:	681a      	ldr	r2, [r3, #0]
 81018f2:	69fb      	ldr	r3, [r7, #28]
 81018f4:	fa22 f303 	lsr.w	r3, r2, r3
 81018f8:	2b00      	cmp	r3, #0
 81018fa:	f47f ae63 	bne.w	81015c4 <HAL_GPIO_Init+0x14>
  }
}
 81018fe:	bf00      	nop
 8101900:	bf00      	nop
 8101902:	3724      	adds	r7, #36	; 0x24
 8101904:	46bd      	mov	sp, r7
 8101906:	f85d 7b04 	ldr.w	r7, [sp], #4
 810190a:	4770      	bx	lr
 810190c:	58000400 	.word	0x58000400

08101910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8101910:	b480      	push	{r7}
 8101912:	b083      	sub	sp, #12
 8101914:	af00      	add	r7, sp, #0
 8101916:	6078      	str	r0, [r7, #4]
 8101918:	460b      	mov	r3, r1
 810191a:	807b      	strh	r3, [r7, #2]
 810191c:	4613      	mov	r3, r2
 810191e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8101920:	787b      	ldrb	r3, [r7, #1]
 8101922:	2b00      	cmp	r3, #0
 8101924:	d003      	beq.n	810192e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8101926:	887a      	ldrh	r2, [r7, #2]
 8101928:	687b      	ldr	r3, [r7, #4]
 810192a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 810192c:	e003      	b.n	8101936 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810192e:	887b      	ldrh	r3, [r7, #2]
 8101930:	041a      	lsls	r2, r3, #16
 8101932:	687b      	ldr	r3, [r7, #4]
 8101934:	619a      	str	r2, [r3, #24]
}
 8101936:	bf00      	nop
 8101938:	370c      	adds	r7, #12
 810193a:	46bd      	mov	sp, r7
 810193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101940:	4770      	bx	lr

08101942 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8101942:	b580      	push	{r7, lr}
 8101944:	b082      	sub	sp, #8
 8101946:	af00      	add	r7, sp, #0
 8101948:	4603      	mov	r3, r0
 810194a:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 810194c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101950:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8101954:	88fb      	ldrh	r3, [r7, #6]
 8101956:	4013      	ands	r3, r2
 8101958:	2b00      	cmp	r3, #0
 810195a:	d008      	beq.n	810196e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 810195c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101960:	88fb      	ldrh	r3, [r7, #6]
 8101962:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8101966:	88fb      	ldrh	r3, [r7, #6]
 8101968:	4618      	mov	r0, r3
 810196a:	f7ff f9e9 	bl	8100d40 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 810196e:	bf00      	nop
 8101970:	3708      	adds	r7, #8
 8101972:	46bd      	mov	sp, r7
 8101974:	bd80      	pop	{r7, pc}
	...

08101978 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101978:	b480      	push	{r7}
 810197a:	b083      	sub	sp, #12
 810197c:	af00      	add	r7, sp, #0
 810197e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101980:	4b05      	ldr	r3, [pc, #20]	; (8101998 <HAL_HSEM_ActivateNotification+0x20>)
 8101982:	681a      	ldr	r2, [r3, #0]
 8101984:	4904      	ldr	r1, [pc, #16]	; (8101998 <HAL_HSEM_ActivateNotification+0x20>)
 8101986:	687b      	ldr	r3, [r7, #4]
 8101988:	4313      	orrs	r3, r2
 810198a:	600b      	str	r3, [r1, #0]
#endif
}
 810198c:	bf00      	nop
 810198e:	370c      	adds	r7, #12
 8101990:	46bd      	mov	sp, r7
 8101992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101996:	4770      	bx	lr
 8101998:	58026510 	.word	0x58026510

0810199c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810199c:	b580      	push	{r7, lr}
 810199e:	b084      	sub	sp, #16
 81019a0:	af00      	add	r7, sp, #0
 81019a2:	60f8      	str	r0, [r7, #12]
 81019a4:	460b      	mov	r3, r1
 81019a6:	607a      	str	r2, [r7, #4]
 81019a8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81019aa:	4b37      	ldr	r3, [pc, #220]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019ac:	681b      	ldr	r3, [r3, #0]
 81019ae:	f023 0201 	bic.w	r2, r3, #1
 81019b2:	4935      	ldr	r1, [pc, #212]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019b4:	68fb      	ldr	r3, [r7, #12]
 81019b6:	4313      	orrs	r3, r2
 81019b8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81019ba:	687b      	ldr	r3, [r7, #4]
 81019bc:	2b00      	cmp	r3, #0
 81019be:	d123      	bne.n	8101a08 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81019c0:	f7ff fde2 	bl	8101588 <HAL_GetCurrentCPUID>
 81019c4:	4603      	mov	r3, r0
 81019c6:	2b03      	cmp	r3, #3
 81019c8:	d158      	bne.n	8101a7c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81019ca:	4b2f      	ldr	r3, [pc, #188]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019cc:	691b      	ldr	r3, [r3, #16]
 81019ce:	4a2e      	ldr	r2, [pc, #184]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019d0:	f023 0301 	bic.w	r3, r3, #1
 81019d4:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81019d6:	4b2d      	ldr	r3, [pc, #180]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019d8:	691b      	ldr	r3, [r3, #16]
 81019da:	4a2c      	ldr	r2, [pc, #176]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019dc:	f043 0304 	orr.w	r3, r3, #4
 81019e0:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81019e2:	f3bf 8f4f 	dsb	sy
}
 81019e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81019e8:	f3bf 8f6f 	isb	sy
}
 81019ec:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81019ee:	7afb      	ldrb	r3, [r7, #11]
 81019f0:	2b01      	cmp	r3, #1
 81019f2:	d101      	bne.n	81019f8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81019f4:	bf30      	wfi
 81019f6:	e000      	b.n	81019fa <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81019f8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81019fa:	4b24      	ldr	r3, [pc, #144]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 81019fc:	691b      	ldr	r3, [r3, #16]
 81019fe:	4a23      	ldr	r2, [pc, #140]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a00:	f023 0304 	bic.w	r3, r3, #4
 8101a04:	6113      	str	r3, [r2, #16]
 8101a06:	e03c      	b.n	8101a82 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101a08:	687b      	ldr	r3, [r7, #4]
 8101a0a:	2b01      	cmp	r3, #1
 8101a0c:	d123      	bne.n	8101a56 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101a0e:	f7ff fdbb 	bl	8101588 <HAL_GetCurrentCPUID>
 8101a12:	4603      	mov	r3, r0
 8101a14:	2b01      	cmp	r3, #1
 8101a16:	d133      	bne.n	8101a80 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101a18:	4b1b      	ldr	r3, [pc, #108]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a1a:	695b      	ldr	r3, [r3, #20]
 8101a1c:	4a1a      	ldr	r2, [pc, #104]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a1e:	f023 0302 	bic.w	r3, r3, #2
 8101a22:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101a24:	4b19      	ldr	r3, [pc, #100]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a26:	691b      	ldr	r3, [r3, #16]
 8101a28:	4a18      	ldr	r2, [pc, #96]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a2a:	f043 0304 	orr.w	r3, r3, #4
 8101a2e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101a30:	f3bf 8f4f 	dsb	sy
}
 8101a34:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101a36:	f3bf 8f6f 	isb	sy
}
 8101a3a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101a3c:	7afb      	ldrb	r3, [r7, #11]
 8101a3e:	2b01      	cmp	r3, #1
 8101a40:	d101      	bne.n	8101a46 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101a42:	bf30      	wfi
 8101a44:	e000      	b.n	8101a48 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101a46:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101a48:	4b10      	ldr	r3, [pc, #64]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a4a:	691b      	ldr	r3, [r3, #16]
 8101a4c:	4a0f      	ldr	r2, [pc, #60]	; (8101a8c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a4e:	f023 0304 	bic.w	r3, r3, #4
 8101a52:	6113      	str	r3, [r2, #16]
 8101a54:	e015      	b.n	8101a82 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101a56:	f7ff fd97 	bl	8101588 <HAL_GetCurrentCPUID>
 8101a5a:	4603      	mov	r3, r0
 8101a5c:	2b03      	cmp	r3, #3
 8101a5e:	d106      	bne.n	8101a6e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101a60:	4b09      	ldr	r3, [pc, #36]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a62:	691b      	ldr	r3, [r3, #16]
 8101a64:	4a08      	ldr	r2, [pc, #32]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a66:	f023 0304 	bic.w	r3, r3, #4
 8101a6a:	6113      	str	r3, [r2, #16]
 8101a6c:	e009      	b.n	8101a82 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101a6e:	4b06      	ldr	r3, [pc, #24]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a70:	695b      	ldr	r3, [r3, #20]
 8101a72:	4a05      	ldr	r2, [pc, #20]	; (8101a88 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a74:	f023 0304 	bic.w	r3, r3, #4
 8101a78:	6153      	str	r3, [r2, #20]
 8101a7a:	e002      	b.n	8101a82 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101a7c:	bf00      	nop
 8101a7e:	e000      	b.n	8101a82 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101a80:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101a82:	3710      	adds	r7, #16
 8101a84:	46bd      	mov	sp, r7
 8101a86:	bd80      	pop	{r7, pc}
 8101a88:	58024800 	.word	0x58024800
 8101a8c:	e000ed00 	.word	0xe000ed00

08101a90 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101a90:	b580      	push	{r7, lr}
 8101a92:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101a94:	f7ff fd78 	bl	8101588 <HAL_GetCurrentCPUID>
 8101a98:	4603      	mov	r3, r0
 8101a9a:	2b03      	cmp	r3, #3
 8101a9c:	d101      	bne.n	8101aa2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101a9e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101aa0:	e001      	b.n	8101aa6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101aa2:	bf40      	sev
    __WFE ();
 8101aa4:	bf20      	wfe
}
 8101aa6:	bf00      	nop
 8101aa8:	bd80      	pop	{r7, pc}
	...

08101aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101aac:	b480      	push	{r7}
 8101aae:	b089      	sub	sp, #36	; 0x24
 8101ab0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101ab2:	4bb3      	ldr	r3, [pc, #716]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ab4:	691b      	ldr	r3, [r3, #16]
 8101ab6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8101aba:	2b18      	cmp	r3, #24
 8101abc:	f200 8155 	bhi.w	8101d6a <HAL_RCC_GetSysClockFreq+0x2be>
 8101ac0:	a201      	add	r2, pc, #4	; (adr r2, 8101ac8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101ac6:	bf00      	nop
 8101ac8:	08101b2d 	.word	0x08101b2d
 8101acc:	08101d6b 	.word	0x08101d6b
 8101ad0:	08101d6b 	.word	0x08101d6b
 8101ad4:	08101d6b 	.word	0x08101d6b
 8101ad8:	08101d6b 	.word	0x08101d6b
 8101adc:	08101d6b 	.word	0x08101d6b
 8101ae0:	08101d6b 	.word	0x08101d6b
 8101ae4:	08101d6b 	.word	0x08101d6b
 8101ae8:	08101b53 	.word	0x08101b53
 8101aec:	08101d6b 	.word	0x08101d6b
 8101af0:	08101d6b 	.word	0x08101d6b
 8101af4:	08101d6b 	.word	0x08101d6b
 8101af8:	08101d6b 	.word	0x08101d6b
 8101afc:	08101d6b 	.word	0x08101d6b
 8101b00:	08101d6b 	.word	0x08101d6b
 8101b04:	08101d6b 	.word	0x08101d6b
 8101b08:	08101b59 	.word	0x08101b59
 8101b0c:	08101d6b 	.word	0x08101d6b
 8101b10:	08101d6b 	.word	0x08101d6b
 8101b14:	08101d6b 	.word	0x08101d6b
 8101b18:	08101d6b 	.word	0x08101d6b
 8101b1c:	08101d6b 	.word	0x08101d6b
 8101b20:	08101d6b 	.word	0x08101d6b
 8101b24:	08101d6b 	.word	0x08101d6b
 8101b28:	08101b5f 	.word	0x08101b5f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101b2c:	4b94      	ldr	r3, [pc, #592]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b2e:	681b      	ldr	r3, [r3, #0]
 8101b30:	f003 0320 	and.w	r3, r3, #32
 8101b34:	2b00      	cmp	r3, #0
 8101b36:	d009      	beq.n	8101b4c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101b38:	4b91      	ldr	r3, [pc, #580]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b3a:	681b      	ldr	r3, [r3, #0]
 8101b3c:	08db      	lsrs	r3, r3, #3
 8101b3e:	f003 0303 	and.w	r3, r3, #3
 8101b42:	4a90      	ldr	r2, [pc, #576]	; (8101d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101b44:	fa22 f303 	lsr.w	r3, r2, r3
 8101b48:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8101b4a:	e111      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101b4c:	4b8d      	ldr	r3, [pc, #564]	; (8101d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101b4e:	61bb      	str	r3, [r7, #24]
    break;
 8101b50:	e10e      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8101b52:	4b8d      	ldr	r3, [pc, #564]	; (8101d88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101b54:	61bb      	str	r3, [r7, #24]
    break;
 8101b56:	e10b      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8101b58:	4b8c      	ldr	r3, [pc, #560]	; (8101d8c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101b5a:	61bb      	str	r3, [r7, #24]
    break;
 8101b5c:	e108      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101b5e:	4b88      	ldr	r3, [pc, #544]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101b62:	f003 0303 	and.w	r3, r3, #3
 8101b66:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8101b68:	4b85      	ldr	r3, [pc, #532]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101b6c:	091b      	lsrs	r3, r3, #4
 8101b6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8101b72:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101b74:	4b82      	ldr	r3, [pc, #520]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101b78:	f003 0301 	and.w	r3, r3, #1
 8101b7c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8101b7e:	4b80      	ldr	r3, [pc, #512]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101b82:	08db      	lsrs	r3, r3, #3
 8101b84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101b88:	68fa      	ldr	r2, [r7, #12]
 8101b8a:	fb02 f303 	mul.w	r3, r2, r3
 8101b8e:	ee07 3a90 	vmov	s15, r3
 8101b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101b96:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8101b9a:	693b      	ldr	r3, [r7, #16]
 8101b9c:	2b00      	cmp	r3, #0
 8101b9e:	f000 80e1 	beq.w	8101d64 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101ba2:	697b      	ldr	r3, [r7, #20]
 8101ba4:	2b02      	cmp	r3, #2
 8101ba6:	f000 8083 	beq.w	8101cb0 <HAL_RCC_GetSysClockFreq+0x204>
 8101baa:	697b      	ldr	r3, [r7, #20]
 8101bac:	2b02      	cmp	r3, #2
 8101bae:	f200 80a1 	bhi.w	8101cf4 <HAL_RCC_GetSysClockFreq+0x248>
 8101bb2:	697b      	ldr	r3, [r7, #20]
 8101bb4:	2b00      	cmp	r3, #0
 8101bb6:	d003      	beq.n	8101bc0 <HAL_RCC_GetSysClockFreq+0x114>
 8101bb8:	697b      	ldr	r3, [r7, #20]
 8101bba:	2b01      	cmp	r3, #1
 8101bbc:	d056      	beq.n	8101c6c <HAL_RCC_GetSysClockFreq+0x1c0>
 8101bbe:	e099      	b.n	8101cf4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101bc0:	4b6f      	ldr	r3, [pc, #444]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bc2:	681b      	ldr	r3, [r3, #0]
 8101bc4:	f003 0320 	and.w	r3, r3, #32
 8101bc8:	2b00      	cmp	r3, #0
 8101bca:	d02d      	beq.n	8101c28 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101bcc:	4b6c      	ldr	r3, [pc, #432]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bce:	681b      	ldr	r3, [r3, #0]
 8101bd0:	08db      	lsrs	r3, r3, #3
 8101bd2:	f003 0303 	and.w	r3, r3, #3
 8101bd6:	4a6b      	ldr	r2, [pc, #428]	; (8101d84 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8101bdc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101bde:	687b      	ldr	r3, [r7, #4]
 8101be0:	ee07 3a90 	vmov	s15, r3
 8101be4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101be8:	693b      	ldr	r3, [r7, #16]
 8101bea:	ee07 3a90 	vmov	s15, r3
 8101bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101bf6:	4b62      	ldr	r3, [pc, #392]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101bfe:	ee07 3a90 	vmov	s15, r3
 8101c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c06:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c0a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101c26:	e087      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101c28:	693b      	ldr	r3, [r7, #16]
 8101c2a:	ee07 3a90 	vmov	s15, r3
 8101c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c32:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101d94 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c3a:	4b51      	ldr	r3, [pc, #324]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c42:	ee07 3a90 	vmov	s15, r3
 8101c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c4e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101c6a:	e065      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101c6c:	693b      	ldr	r3, [r7, #16]
 8101c6e:	ee07 3a90 	vmov	s15, r3
 8101c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c76:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101d98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c7e:	4b40      	ldr	r3, [pc, #256]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c86:	ee07 3a90 	vmov	s15, r3
 8101c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c92:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101caa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101cae:	e043      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101cb0:	693b      	ldr	r3, [r7, #16]
 8101cb2:	ee07 3a90 	vmov	s15, r3
 8101cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101cba:	eddf 6a38 	vldr	s13, [pc, #224]	; 8101d9c <HAL_RCC_GetSysClockFreq+0x2f0>
 8101cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101cc2:	4b2f      	ldr	r3, [pc, #188]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101cca:	ee07 3a90 	vmov	s15, r3
 8101cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8101cd6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101cee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101cf2:	e021      	b.n	8101d38 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101cf4:	693b      	ldr	r3, [r7, #16]
 8101cf6:	ee07 3a90 	vmov	s15, r3
 8101cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101cfe:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101d98 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101d06:	4b1e      	ldr	r3, [pc, #120]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101d0e:	ee07 3a90 	vmov	s15, r3
 8101d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d16:	ed97 6a02 	vldr	s12, [r7, #8]
 8101d1a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101d90 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101d26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101d36:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101d38:	4b11      	ldr	r3, [pc, #68]	; (8101d80 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d3c:	0a5b      	lsrs	r3, r3, #9
 8101d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101d42:	3301      	adds	r3, #1
 8101d44:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101d46:	683b      	ldr	r3, [r7, #0]
 8101d48:	ee07 3a90 	vmov	s15, r3
 8101d4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101d50:	edd7 6a07 	vldr	s13, [r7, #28]
 8101d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101d58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101d5c:	ee17 3a90 	vmov	r3, s15
 8101d60:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101d62:	e005      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8101d64:	2300      	movs	r3, #0
 8101d66:	61bb      	str	r3, [r7, #24]
    break;
 8101d68:	e002      	b.n	8101d70 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8101d6a:	4b07      	ldr	r3, [pc, #28]	; (8101d88 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101d6c:	61bb      	str	r3, [r7, #24]
    break;
 8101d6e:	bf00      	nop
  }

  return sysclockfreq;
 8101d70:	69bb      	ldr	r3, [r7, #24]
}
 8101d72:	4618      	mov	r0, r3
 8101d74:	3724      	adds	r7, #36	; 0x24
 8101d76:	46bd      	mov	sp, r7
 8101d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d7c:	4770      	bx	lr
 8101d7e:	bf00      	nop
 8101d80:	58024400 	.word	0x58024400
 8101d84:	03d09000 	.word	0x03d09000
 8101d88:	003d0900 	.word	0x003d0900
 8101d8c:	007a1200 	.word	0x007a1200
 8101d90:	46000000 	.word	0x46000000
 8101d94:	4c742400 	.word	0x4c742400
 8101d98:	4a742400 	.word	0x4a742400
 8101d9c:	4af42400 	.word	0x4af42400

08101da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101da0:	b580      	push	{r7, lr}
 8101da2:	b082      	sub	sp, #8
 8101da4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8101da6:	f7ff fe81 	bl	8101aac <HAL_RCC_GetSysClockFreq>
 8101daa:	4602      	mov	r2, r0
 8101dac:	4b11      	ldr	r3, [pc, #68]	; (8101df4 <HAL_RCC_GetHCLKFreq+0x54>)
 8101dae:	699b      	ldr	r3, [r3, #24]
 8101db0:	0a1b      	lsrs	r3, r3, #8
 8101db2:	f003 030f 	and.w	r3, r3, #15
 8101db6:	4910      	ldr	r1, [pc, #64]	; (8101df8 <HAL_RCC_GetHCLKFreq+0x58>)
 8101db8:	5ccb      	ldrb	r3, [r1, r3]
 8101dba:	f003 031f 	and.w	r3, r3, #31
 8101dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8101dc2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101dc4:	4b0b      	ldr	r3, [pc, #44]	; (8101df4 <HAL_RCC_GetHCLKFreq+0x54>)
 8101dc6:	699b      	ldr	r3, [r3, #24]
 8101dc8:	f003 030f 	and.w	r3, r3, #15
 8101dcc:	4a0a      	ldr	r2, [pc, #40]	; (8101df8 <HAL_RCC_GetHCLKFreq+0x58>)
 8101dce:	5cd3      	ldrb	r3, [r2, r3]
 8101dd0:	f003 031f 	and.w	r3, r3, #31
 8101dd4:	687a      	ldr	r2, [r7, #4]
 8101dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8101dda:	4a08      	ldr	r2, [pc, #32]	; (8101dfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101ddc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101dde:	4b07      	ldr	r3, [pc, #28]	; (8101dfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101de0:	681b      	ldr	r3, [r3, #0]
 8101de2:	4a07      	ldr	r2, [pc, #28]	; (8101e00 <HAL_RCC_GetHCLKFreq+0x60>)
 8101de4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8101de6:	4b05      	ldr	r3, [pc, #20]	; (8101dfc <HAL_RCC_GetHCLKFreq+0x5c>)
 8101de8:	681b      	ldr	r3, [r3, #0]
}
 8101dea:	4618      	mov	r0, r3
 8101dec:	3708      	adds	r7, #8
 8101dee:	46bd      	mov	sp, r7
 8101df0:	bd80      	pop	{r7, pc}
 8101df2:	bf00      	nop
 8101df4:	58024400 	.word	0x58024400
 8101df8:	08106390 	.word	0x08106390
 8101dfc:	10000004 	.word	0x10000004
 8101e00:	10000000 	.word	0x10000000

08101e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8101e04:	b580      	push	{r7, lr}
 8101e06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8101e08:	f7ff ffca 	bl	8101da0 <HAL_RCC_GetHCLKFreq>
 8101e0c:	4602      	mov	r2, r0
 8101e0e:	4b06      	ldr	r3, [pc, #24]	; (8101e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8101e10:	69db      	ldr	r3, [r3, #28]
 8101e12:	091b      	lsrs	r3, r3, #4
 8101e14:	f003 0307 	and.w	r3, r3, #7
 8101e18:	4904      	ldr	r1, [pc, #16]	; (8101e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8101e1a:	5ccb      	ldrb	r3, [r1, r3]
 8101e1c:	f003 031f 	and.w	r3, r3, #31
 8101e20:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101e24:	4618      	mov	r0, r3
 8101e26:	bd80      	pop	{r7, pc}
 8101e28:	58024400 	.word	0x58024400
 8101e2c:	08106390 	.word	0x08106390

08101e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8101e30:	b580      	push	{r7, lr}
 8101e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8101e34:	f7ff ffb4 	bl	8101da0 <HAL_RCC_GetHCLKFreq>
 8101e38:	4602      	mov	r2, r0
 8101e3a:	4b06      	ldr	r3, [pc, #24]	; (8101e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8101e3c:	69db      	ldr	r3, [r3, #28]
 8101e3e:	0a1b      	lsrs	r3, r3, #8
 8101e40:	f003 0307 	and.w	r3, r3, #7
 8101e44:	4904      	ldr	r1, [pc, #16]	; (8101e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8101e46:	5ccb      	ldrb	r3, [r1, r3]
 8101e48:	f003 031f 	and.w	r3, r3, #31
 8101e4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8101e50:	4618      	mov	r0, r3
 8101e52:	bd80      	pop	{r7, pc}
 8101e54:	58024400 	.word	0x58024400
 8101e58:	08106390 	.word	0x08106390

08101e5c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101e5c:	b580      	push	{r7, lr}
 8101e5e:	b086      	sub	sp, #24
 8101e60:	af00      	add	r7, sp, #0
 8101e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101e64:	2300      	movs	r3, #0
 8101e66:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101e68:	2300      	movs	r3, #0
 8101e6a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101e6c:	687b      	ldr	r3, [r7, #4]
 8101e6e:	681b      	ldr	r3, [r3, #0]
 8101e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101e74:	2b00      	cmp	r3, #0
 8101e76:	d03f      	beq.n	8101ef8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8101e78:	687b      	ldr	r3, [r7, #4]
 8101e7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101e7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101e80:	d02a      	beq.n	8101ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8101e82:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101e86:	d824      	bhi.n	8101ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101e88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101e8c:	d018      	beq.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101e8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101e92:	d81e      	bhi.n	8101ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101e94:	2b00      	cmp	r3, #0
 8101e96:	d003      	beq.n	8101ea0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8101e98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8101e9c:	d007      	beq.n	8101eae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8101e9e:	e018      	b.n	8101ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101ea0:	4bab      	ldr	r3, [pc, #684]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101ea4:	4aaa      	ldr	r2, [pc, #680]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101eaa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101eac:	e015      	b.n	8101eda <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101eae:	687b      	ldr	r3, [r7, #4]
 8101eb0:	3304      	adds	r3, #4
 8101eb2:	2102      	movs	r1, #2
 8101eb4:	4618      	mov	r0, r3
 8101eb6:	f001 f9cf 	bl	8103258 <RCCEx_PLL2_Config>
 8101eba:	4603      	mov	r3, r0
 8101ebc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101ebe:	e00c      	b.n	8101eda <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101ec0:	687b      	ldr	r3, [r7, #4]
 8101ec2:	3324      	adds	r3, #36	; 0x24
 8101ec4:	2102      	movs	r1, #2
 8101ec6:	4618      	mov	r0, r3
 8101ec8:	f001 fa78 	bl	81033bc <RCCEx_PLL3_Config>
 8101ecc:	4603      	mov	r3, r0
 8101ece:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101ed0:	e003      	b.n	8101eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101ed2:	2301      	movs	r3, #1
 8101ed4:	75fb      	strb	r3, [r7, #23]
      break;
 8101ed6:	e000      	b.n	8101eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8101ed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101eda:	7dfb      	ldrb	r3, [r7, #23]
 8101edc:	2b00      	cmp	r3, #0
 8101ede:	d109      	bne.n	8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101ee0:	4b9b      	ldr	r3, [pc, #620]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101ee4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8101ee8:	687b      	ldr	r3, [r7, #4]
 8101eea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101eec:	4998      	ldr	r1, [pc, #608]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101eee:	4313      	orrs	r3, r2
 8101ef0:	650b      	str	r3, [r1, #80]	; 0x50
 8101ef2:	e001      	b.n	8101ef8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101ef4:	7dfb      	ldrb	r3, [r7, #23]
 8101ef6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101ef8:	687b      	ldr	r3, [r7, #4]
 8101efa:	681b      	ldr	r3, [r3, #0]
 8101efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101f00:	2b00      	cmp	r3, #0
 8101f02:	d03d      	beq.n	8101f80 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8101f04:	687b      	ldr	r3, [r7, #4]
 8101f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101f08:	2b04      	cmp	r3, #4
 8101f0a:	d826      	bhi.n	8101f5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8101f0c:	a201      	add	r2, pc, #4	; (adr r2, 8101f14 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8101f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101f12:	bf00      	nop
 8101f14:	08101f29 	.word	0x08101f29
 8101f18:	08101f37 	.word	0x08101f37
 8101f1c:	08101f49 	.word	0x08101f49
 8101f20:	08101f61 	.word	0x08101f61
 8101f24:	08101f61 	.word	0x08101f61
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f28:	4b89      	ldr	r3, [pc, #548]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101f2c:	4a88      	ldr	r2, [pc, #544]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101f32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f34:	e015      	b.n	8101f62 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101f36:	687b      	ldr	r3, [r7, #4]
 8101f38:	3304      	adds	r3, #4
 8101f3a:	2100      	movs	r1, #0
 8101f3c:	4618      	mov	r0, r3
 8101f3e:	f001 f98b 	bl	8103258 <RCCEx_PLL2_Config>
 8101f42:	4603      	mov	r3, r0
 8101f44:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f46:	e00c      	b.n	8101f62 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101f48:	687b      	ldr	r3, [r7, #4]
 8101f4a:	3324      	adds	r3, #36	; 0x24
 8101f4c:	2100      	movs	r1, #0
 8101f4e:	4618      	mov	r0, r3
 8101f50:	f001 fa34 	bl	81033bc <RCCEx_PLL3_Config>
 8101f54:	4603      	mov	r3, r0
 8101f56:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101f58:	e003      	b.n	8101f62 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101f5a:	2301      	movs	r3, #1
 8101f5c:	75fb      	strb	r3, [r7, #23]
      break;
 8101f5e:	e000      	b.n	8101f62 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8101f60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101f62:	7dfb      	ldrb	r3, [r7, #23]
 8101f64:	2b00      	cmp	r3, #0
 8101f66:	d109      	bne.n	8101f7c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101f68:	4b79      	ldr	r3, [pc, #484]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101f6c:	f023 0207 	bic.w	r2, r3, #7
 8101f70:	687b      	ldr	r3, [r7, #4]
 8101f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101f74:	4976      	ldr	r1, [pc, #472]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f76:	4313      	orrs	r3, r2
 8101f78:	650b      	str	r3, [r1, #80]	; 0x50
 8101f7a:	e001      	b.n	8101f80 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f7c:	7dfb      	ldrb	r3, [r7, #23]
 8101f7e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101f80:	687b      	ldr	r3, [r7, #4]
 8101f82:	681b      	ldr	r3, [r3, #0]
 8101f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101f88:	2b00      	cmp	r3, #0
 8101f8a:	d042      	beq.n	8102012 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8101f8c:	687b      	ldr	r3, [r7, #4]
 8101f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101f90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101f94:	d02b      	beq.n	8101fee <HAL_RCCEx_PeriphCLKConfig+0x192>
 8101f96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8101f9a:	d825      	bhi.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101f9c:	2bc0      	cmp	r3, #192	; 0xc0
 8101f9e:	d028      	beq.n	8101ff2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8101fa0:	2bc0      	cmp	r3, #192	; 0xc0
 8101fa2:	d821      	bhi.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101fa4:	2b80      	cmp	r3, #128	; 0x80
 8101fa6:	d016      	beq.n	8101fd6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8101fa8:	2b80      	cmp	r3, #128	; 0x80
 8101faa:	d81d      	bhi.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8101fac:	2b00      	cmp	r3, #0
 8101fae:	d002      	beq.n	8101fb6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8101fb0:	2b40      	cmp	r3, #64	; 0x40
 8101fb2:	d007      	beq.n	8101fc4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8101fb4:	e018      	b.n	8101fe8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101fb6:	4b66      	ldr	r3, [pc, #408]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101fba:	4a65      	ldr	r2, [pc, #404]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101fc0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101fc2:	e017      	b.n	8101ff4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101fc4:	687b      	ldr	r3, [r7, #4]
 8101fc6:	3304      	adds	r3, #4
 8101fc8:	2100      	movs	r1, #0
 8101fca:	4618      	mov	r0, r3
 8101fcc:	f001 f944 	bl	8103258 <RCCEx_PLL2_Config>
 8101fd0:	4603      	mov	r3, r0
 8101fd2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101fd4:	e00e      	b.n	8101ff4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101fd6:	687b      	ldr	r3, [r7, #4]
 8101fd8:	3324      	adds	r3, #36	; 0x24
 8101fda:	2100      	movs	r1, #0
 8101fdc:	4618      	mov	r0, r3
 8101fde:	f001 f9ed 	bl	81033bc <RCCEx_PLL3_Config>
 8101fe2:	4603      	mov	r3, r0
 8101fe4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8101fe6:	e005      	b.n	8101ff4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101fe8:	2301      	movs	r3, #1
 8101fea:	75fb      	strb	r3, [r7, #23]
      break;
 8101fec:	e002      	b.n	8101ff4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8101fee:	bf00      	nop
 8101ff0:	e000      	b.n	8101ff4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8101ff2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101ff4:	7dfb      	ldrb	r3, [r7, #23]
 8101ff6:	2b00      	cmp	r3, #0
 8101ff8:	d109      	bne.n	810200e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101ffa:	4b55      	ldr	r3, [pc, #340]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101ffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101ffe:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8102002:	687b      	ldr	r3, [r7, #4]
 8102004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102006:	4952      	ldr	r1, [pc, #328]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102008:	4313      	orrs	r3, r2
 810200a:	650b      	str	r3, [r1, #80]	; 0x50
 810200c:	e001      	b.n	8102012 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810200e:	7dfb      	ldrb	r3, [r7, #23]
 8102010:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8102012:	687b      	ldr	r3, [r7, #4]
 8102014:	681b      	ldr	r3, [r3, #0]
 8102016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810201a:	2b00      	cmp	r3, #0
 810201c:	d049      	beq.n	81020b2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 810201e:	687b      	ldr	r3, [r7, #4]
 8102020:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8102024:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8102028:	d030      	beq.n	810208c <HAL_RCCEx_PeriphCLKConfig+0x230>
 810202a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810202e:	d82a      	bhi.n	8102086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8102030:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8102034:	d02c      	beq.n	8102090 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8102036:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810203a:	d824      	bhi.n	8102086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 810203c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8102040:	d018      	beq.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8102042:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8102046:	d81e      	bhi.n	8102086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8102048:	2b00      	cmp	r3, #0
 810204a:	d003      	beq.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 810204c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102050:	d007      	beq.n	8102062 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8102052:	e018      	b.n	8102086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102054:	4b3e      	ldr	r3, [pc, #248]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102058:	4a3d      	ldr	r2, [pc, #244]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810205a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810205e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102060:	e017      	b.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102062:	687b      	ldr	r3, [r7, #4]
 8102064:	3304      	adds	r3, #4
 8102066:	2100      	movs	r1, #0
 8102068:	4618      	mov	r0, r3
 810206a:	f001 f8f5 	bl	8103258 <RCCEx_PLL2_Config>
 810206e:	4603      	mov	r3, r0
 8102070:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8102072:	e00e      	b.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102074:	687b      	ldr	r3, [r7, #4]
 8102076:	3324      	adds	r3, #36	; 0x24
 8102078:	2100      	movs	r1, #0
 810207a:	4618      	mov	r0, r3
 810207c:	f001 f99e 	bl	81033bc <RCCEx_PLL3_Config>
 8102080:	4603      	mov	r3, r0
 8102082:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102084:	e005      	b.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8102086:	2301      	movs	r3, #1
 8102088:	75fb      	strb	r3, [r7, #23]
      break;
 810208a:	e002      	b.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810208c:	bf00      	nop
 810208e:	e000      	b.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8102090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102092:	7dfb      	ldrb	r3, [r7, #23]
 8102094:	2b00      	cmp	r3, #0
 8102096:	d10a      	bne.n	81020ae <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8102098:	4b2d      	ldr	r3, [pc, #180]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810209c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 81020a0:	687b      	ldr	r3, [r7, #4]
 81020a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81020a6:	492a      	ldr	r1, [pc, #168]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020a8:	4313      	orrs	r3, r2
 81020aa:	658b      	str	r3, [r1, #88]	; 0x58
 81020ac:	e001      	b.n	81020b2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81020ae:	7dfb      	ldrb	r3, [r7, #23]
 81020b0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81020b2:	687b      	ldr	r3, [r7, #4]
 81020b4:	681b      	ldr	r3, [r3, #0]
 81020b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81020ba:	2b00      	cmp	r3, #0
 81020bc:	d04c      	beq.n	8102158 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 81020be:	687b      	ldr	r3, [r7, #4]
 81020c0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81020c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81020c8:	d030      	beq.n	810212c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 81020ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81020ce:	d82a      	bhi.n	8102126 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81020d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81020d4:	d02c      	beq.n	8102130 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 81020d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81020da:	d824      	bhi.n	8102126 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81020dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81020e0:	d018      	beq.n	8102114 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81020e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81020e6:	d81e      	bhi.n	8102126 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81020e8:	2b00      	cmp	r3, #0
 81020ea:	d003      	beq.n	81020f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81020ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81020f0:	d007      	beq.n	8102102 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81020f2:	e018      	b.n	8102126 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81020f4:	4b16      	ldr	r3, [pc, #88]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81020f8:	4a15      	ldr	r2, [pc, #84]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81020fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102100:	e017      	b.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102102:	687b      	ldr	r3, [r7, #4]
 8102104:	3304      	adds	r3, #4
 8102106:	2100      	movs	r1, #0
 8102108:	4618      	mov	r0, r3
 810210a:	f001 f8a5 	bl	8103258 <RCCEx_PLL2_Config>
 810210e:	4603      	mov	r3, r0
 8102110:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8102112:	e00e      	b.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102114:	687b      	ldr	r3, [r7, #4]
 8102116:	3324      	adds	r3, #36	; 0x24
 8102118:	2100      	movs	r1, #0
 810211a:	4618      	mov	r0, r3
 810211c:	f001 f94e 	bl	81033bc <RCCEx_PLL3_Config>
 8102120:	4603      	mov	r3, r0
 8102122:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102124:	e005      	b.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8102126:	2301      	movs	r3, #1
 8102128:	75fb      	strb	r3, [r7, #23]
      break;
 810212a:	e002      	b.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 810212c:	bf00      	nop
 810212e:	e000      	b.n	8102132 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8102130:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102132:	7dfb      	ldrb	r3, [r7, #23]
 8102134:	2b00      	cmp	r3, #0
 8102136:	d10d      	bne.n	8102154 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8102138:	4b05      	ldr	r3, [pc, #20]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810213a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810213c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8102140:	687b      	ldr	r3, [r7, #4]
 8102142:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8102146:	4902      	ldr	r1, [pc, #8]	; (8102150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102148:	4313      	orrs	r3, r2
 810214a:	658b      	str	r3, [r1, #88]	; 0x58
 810214c:	e004      	b.n	8102158 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 810214e:	bf00      	nop
 8102150:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102154:	7dfb      	ldrb	r3, [r7, #23]
 8102156:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102158:	687b      	ldr	r3, [r7, #4]
 810215a:	681b      	ldr	r3, [r3, #0]
 810215c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102160:	2b00      	cmp	r3, #0
 8102162:	d032      	beq.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8102164:	687b      	ldr	r3, [r7, #4]
 8102166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102168:	2b30      	cmp	r3, #48	; 0x30
 810216a:	d01c      	beq.n	81021a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810216c:	2b30      	cmp	r3, #48	; 0x30
 810216e:	d817      	bhi.n	81021a0 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8102170:	2b20      	cmp	r3, #32
 8102172:	d00c      	beq.n	810218e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8102174:	2b20      	cmp	r3, #32
 8102176:	d813      	bhi.n	81021a0 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8102178:	2b00      	cmp	r3, #0
 810217a:	d016      	beq.n	81021aa <HAL_RCCEx_PeriphCLKConfig+0x34e>
 810217c:	2b10      	cmp	r3, #16
 810217e:	d10f      	bne.n	81021a0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102180:	4baf      	ldr	r3, [pc, #700]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102184:	4aae      	ldr	r2, [pc, #696]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810218a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810218c:	e00e      	b.n	81021ac <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810218e:	687b      	ldr	r3, [r7, #4]
 8102190:	3304      	adds	r3, #4
 8102192:	2102      	movs	r1, #2
 8102194:	4618      	mov	r0, r3
 8102196:	f001 f85f 	bl	8103258 <RCCEx_PLL2_Config>
 810219a:	4603      	mov	r3, r0
 810219c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810219e:	e005      	b.n	81021ac <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81021a0:	2301      	movs	r3, #1
 81021a2:	75fb      	strb	r3, [r7, #23]
      break;
 81021a4:	e002      	b.n	81021ac <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 81021a6:	bf00      	nop
 81021a8:	e000      	b.n	81021ac <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 81021aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81021ac:	7dfb      	ldrb	r3, [r7, #23]
 81021ae:	2b00      	cmp	r3, #0
 81021b0:	d109      	bne.n	81021c6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81021b2:	4ba3      	ldr	r3, [pc, #652]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81021b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81021b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 81021ba:	687b      	ldr	r3, [r7, #4]
 81021bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81021be:	49a0      	ldr	r1, [pc, #640]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81021c0:	4313      	orrs	r3, r2
 81021c2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81021c4:	e001      	b.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021c6:	7dfb      	ldrb	r3, [r7, #23]
 81021c8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81021ca:	687b      	ldr	r3, [r7, #4]
 81021cc:	681b      	ldr	r3, [r3, #0]
 81021ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81021d2:	2b00      	cmp	r3, #0
 81021d4:	d047      	beq.n	8102266 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81021d6:	687b      	ldr	r3, [r7, #4]
 81021d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81021da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81021de:	d030      	beq.n	8102242 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81021e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81021e4:	d82a      	bhi.n	810223c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81021e6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81021ea:	d02c      	beq.n	8102246 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81021ec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81021f0:	d824      	bhi.n	810223c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81021f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81021f6:	d018      	beq.n	810222a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81021f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81021fc:	d81e      	bhi.n	810223c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81021fe:	2b00      	cmp	r3, #0
 8102200:	d003      	beq.n	810220a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8102202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102206:	d007      	beq.n	8102218 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8102208:	e018      	b.n	810223c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810220a:	4b8d      	ldr	r3, [pc, #564]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810220c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810220e:	4a8c      	ldr	r2, [pc, #560]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102214:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8102216:	e017      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102218:	687b      	ldr	r3, [r7, #4]
 810221a:	3304      	adds	r3, #4
 810221c:	2100      	movs	r1, #0
 810221e:	4618      	mov	r0, r3
 8102220:	f001 f81a 	bl	8103258 <RCCEx_PLL2_Config>
 8102224:	4603      	mov	r3, r0
 8102226:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8102228:	e00e      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810222a:	687b      	ldr	r3, [r7, #4]
 810222c:	3324      	adds	r3, #36	; 0x24
 810222e:	2100      	movs	r1, #0
 8102230:	4618      	mov	r0, r3
 8102232:	f001 f8c3 	bl	81033bc <RCCEx_PLL3_Config>
 8102236:	4603      	mov	r3, r0
 8102238:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 810223a:	e005      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810223c:	2301      	movs	r3, #1
 810223e:	75fb      	strb	r3, [r7, #23]
      break;
 8102240:	e002      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8102242:	bf00      	nop
 8102244:	e000      	b.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8102246:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102248:	7dfb      	ldrb	r3, [r7, #23]
 810224a:	2b00      	cmp	r3, #0
 810224c:	d109      	bne.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810224e:	4b7c      	ldr	r3, [pc, #496]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102252:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8102256:	687b      	ldr	r3, [r7, #4]
 8102258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810225a:	4979      	ldr	r1, [pc, #484]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810225c:	4313      	orrs	r3, r2
 810225e:	650b      	str	r3, [r1, #80]	; 0x50
 8102260:	e001      	b.n	8102266 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102262:	7dfb      	ldrb	r3, [r7, #23]
 8102264:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	681b      	ldr	r3, [r3, #0]
 810226a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810226e:	2b00      	cmp	r3, #0
 8102270:	d049      	beq.n	8102306 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8102272:	687b      	ldr	r3, [r7, #4]
 8102274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102276:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810227a:	d02e      	beq.n	81022da <HAL_RCCEx_PeriphCLKConfig+0x47e>
 810227c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8102280:	d828      	bhi.n	81022d4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8102282:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102286:	d02a      	beq.n	81022de <HAL_RCCEx_PeriphCLKConfig+0x482>
 8102288:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810228c:	d822      	bhi.n	81022d4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810228e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102292:	d026      	beq.n	81022e2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8102294:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102298:	d81c      	bhi.n	81022d4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810229a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810229e:	d010      	beq.n	81022c2 <HAL_RCCEx_PeriphCLKConfig+0x466>
 81022a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81022a4:	d816      	bhi.n	81022d4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 81022a6:	2b00      	cmp	r3, #0
 81022a8:	d01d      	beq.n	81022e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 81022aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81022ae:	d111      	bne.n	81022d4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81022b0:	687b      	ldr	r3, [r7, #4]
 81022b2:	3304      	adds	r3, #4
 81022b4:	2101      	movs	r1, #1
 81022b6:	4618      	mov	r0, r3
 81022b8:	f000 ffce 	bl	8103258 <RCCEx_PLL2_Config>
 81022bc:	4603      	mov	r3, r0
 81022be:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81022c0:	e012      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81022c2:	687b      	ldr	r3, [r7, #4]
 81022c4:	3324      	adds	r3, #36	; 0x24
 81022c6:	2101      	movs	r1, #1
 81022c8:	4618      	mov	r0, r3
 81022ca:	f001 f877 	bl	81033bc <RCCEx_PLL3_Config>
 81022ce:	4603      	mov	r3, r0
 81022d0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 81022d2:	e009      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81022d4:	2301      	movs	r3, #1
 81022d6:	75fb      	strb	r3, [r7, #23]
      break;
 81022d8:	e006      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81022da:	bf00      	nop
 81022dc:	e004      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81022de:	bf00      	nop
 81022e0:	e002      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81022e2:	bf00      	nop
 81022e4:	e000      	b.n	81022e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 81022e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81022e8:	7dfb      	ldrb	r3, [r7, #23]
 81022ea:	2b00      	cmp	r3, #0
 81022ec:	d109      	bne.n	8102302 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81022ee:	4b54      	ldr	r3, [pc, #336]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81022f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81022f2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81022f6:	687b      	ldr	r3, [r7, #4]
 81022f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81022fa:	4951      	ldr	r1, [pc, #324]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81022fc:	4313      	orrs	r3, r2
 81022fe:	650b      	str	r3, [r1, #80]	; 0x50
 8102300:	e001      	b.n	8102306 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102302:	7dfb      	ldrb	r3, [r7, #23]
 8102304:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8102306:	687b      	ldr	r3, [r7, #4]
 8102308:	681b      	ldr	r3, [r3, #0]
 810230a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810230e:	2b00      	cmp	r3, #0
 8102310:	d04b      	beq.n	81023aa <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8102312:	687b      	ldr	r3, [r7, #4]
 8102314:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102318:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810231c:	d02e      	beq.n	810237c <HAL_RCCEx_PeriphCLKConfig+0x520>
 810231e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102322:	d828      	bhi.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8102324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102328:	d02a      	beq.n	8102380 <HAL_RCCEx_PeriphCLKConfig+0x524>
 810232a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810232e:	d822      	bhi.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8102330:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102334:	d026      	beq.n	8102384 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8102336:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810233a:	d81c      	bhi.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 810233c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102340:	d010      	beq.n	8102364 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8102342:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102346:	d816      	bhi.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8102348:	2b00      	cmp	r3, #0
 810234a:	d01d      	beq.n	8102388 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 810234c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102350:	d111      	bne.n	8102376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	3304      	adds	r3, #4
 8102356:	2101      	movs	r1, #1
 8102358:	4618      	mov	r0, r3
 810235a:	f000 ff7d 	bl	8103258 <RCCEx_PLL2_Config>
 810235e:	4603      	mov	r3, r0
 8102360:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8102362:	e012      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102364:	687b      	ldr	r3, [r7, #4]
 8102366:	3324      	adds	r3, #36	; 0x24
 8102368:	2101      	movs	r1, #1
 810236a:	4618      	mov	r0, r3
 810236c:	f001 f826 	bl	81033bc <RCCEx_PLL3_Config>
 8102370:	4603      	mov	r3, r0
 8102372:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8102374:	e009      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8102376:	2301      	movs	r3, #1
 8102378:	75fb      	strb	r3, [r7, #23]
      break;
 810237a:	e006      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 810237c:	bf00      	nop
 810237e:	e004      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102380:	bf00      	nop
 8102382:	e002      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102384:	bf00      	nop
 8102386:	e000      	b.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102388:	bf00      	nop
    }

    if(ret == HAL_OK)
 810238a:	7dfb      	ldrb	r3, [r7, #23]
 810238c:	2b00      	cmp	r3, #0
 810238e:	d10a      	bne.n	81023a6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8102390:	4b2b      	ldr	r3, [pc, #172]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102394:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8102398:	687b      	ldr	r3, [r7, #4]
 810239a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810239e:	4928      	ldr	r1, [pc, #160]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81023a0:	4313      	orrs	r3, r2
 81023a2:	658b      	str	r3, [r1, #88]	; 0x58
 81023a4:	e001      	b.n	81023aa <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023a6:	7dfb      	ldrb	r3, [r7, #23]
 81023a8:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 81023aa:	687b      	ldr	r3, [r7, #4]
 81023ac:	681b      	ldr	r3, [r3, #0]
 81023ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81023b2:	2b00      	cmp	r3, #0
 81023b4:	d02f      	beq.n	8102416 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81023ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023be:	d00e      	beq.n	81023de <HAL_RCCEx_PeriphCLKConfig+0x582>
 81023c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023c4:	d814      	bhi.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 81023c6:	2b00      	cmp	r3, #0
 81023c8:	d015      	beq.n	81023f6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81023ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81023ce:	d10f      	bne.n	81023f0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81023d0:	4b1b      	ldr	r3, [pc, #108]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81023d4:	4a1a      	ldr	r2, [pc, #104]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81023d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81023da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81023dc:	e00c      	b.n	81023f8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81023de:	687b      	ldr	r3, [r7, #4]
 81023e0:	3304      	adds	r3, #4
 81023e2:	2101      	movs	r1, #1
 81023e4:	4618      	mov	r0, r3
 81023e6:	f000 ff37 	bl	8103258 <RCCEx_PLL2_Config>
 81023ea:	4603      	mov	r3, r0
 81023ec:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81023ee:	e003      	b.n	81023f8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81023f0:	2301      	movs	r3, #1
 81023f2:	75fb      	strb	r3, [r7, #23]
      break;
 81023f4:	e000      	b.n	81023f8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 81023f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81023f8:	7dfb      	ldrb	r3, [r7, #23]
 81023fa:	2b00      	cmp	r3, #0
 81023fc:	d109      	bne.n	8102412 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81023fe:	4b10      	ldr	r3, [pc, #64]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102402:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102406:	687b      	ldr	r3, [r7, #4]
 8102408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810240a:	490d      	ldr	r1, [pc, #52]	; (8102440 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810240c:	4313      	orrs	r3, r2
 810240e:	650b      	str	r3, [r1, #80]	; 0x50
 8102410:	e001      	b.n	8102416 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102412:	7dfb      	ldrb	r3, [r7, #23]
 8102414:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102416:	687b      	ldr	r3, [r7, #4]
 8102418:	681b      	ldr	r3, [r3, #0]
 810241a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810241e:	2b00      	cmp	r3, #0
 8102420:	d033      	beq.n	810248a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8102422:	687b      	ldr	r3, [r7, #4]
 8102424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102426:	2b03      	cmp	r3, #3
 8102428:	d81c      	bhi.n	8102464 <HAL_RCCEx_PeriphCLKConfig+0x608>
 810242a:	a201      	add	r2, pc, #4	; (adr r2, 8102430 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 810242c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102430:	0810246b 	.word	0x0810246b
 8102434:	08102445 	.word	0x08102445
 8102438:	08102453 	.word	0x08102453
 810243c:	0810246b 	.word	0x0810246b
 8102440:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102444:	4bb9      	ldr	r3, [pc, #740]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102448:	4ab8      	ldr	r2, [pc, #736]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810244a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810244e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8102450:	e00c      	b.n	810246c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102452:	687b      	ldr	r3, [r7, #4]
 8102454:	3304      	adds	r3, #4
 8102456:	2102      	movs	r1, #2
 8102458:	4618      	mov	r0, r3
 810245a:	f000 fefd 	bl	8103258 <RCCEx_PLL2_Config>
 810245e:	4603      	mov	r3, r0
 8102460:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8102462:	e003      	b.n	810246c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102464:	2301      	movs	r3, #1
 8102466:	75fb      	strb	r3, [r7, #23]
      break;
 8102468:	e000      	b.n	810246c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 810246a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810246c:	7dfb      	ldrb	r3, [r7, #23]
 810246e:	2b00      	cmp	r3, #0
 8102470:	d109      	bne.n	8102486 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102472:	4bae      	ldr	r3, [pc, #696]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102476:	f023 0203 	bic.w	r2, r3, #3
 810247a:	687b      	ldr	r3, [r7, #4]
 810247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810247e:	49ab      	ldr	r1, [pc, #684]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102480:	4313      	orrs	r3, r2
 8102482:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102484:	e001      	b.n	810248a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102486:	7dfb      	ldrb	r3, [r7, #23]
 8102488:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810248a:	687b      	ldr	r3, [r7, #4]
 810248c:	681b      	ldr	r3, [r3, #0]
 810248e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102492:	2b00      	cmp	r3, #0
 8102494:	f000 8088 	beq.w	81025a8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102498:	4ba5      	ldr	r3, [pc, #660]	; (8102730 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810249a:	681b      	ldr	r3, [r3, #0]
 810249c:	4aa4      	ldr	r2, [pc, #656]	; (8102730 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810249e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81024a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81024a4:	f7fe ff30 	bl	8101308 <HAL_GetTick>
 81024a8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81024aa:	e009      	b.n	81024c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81024ac:	f7fe ff2c 	bl	8101308 <HAL_GetTick>
 81024b0:	4602      	mov	r2, r0
 81024b2:	693b      	ldr	r3, [r7, #16]
 81024b4:	1ad3      	subs	r3, r2, r3
 81024b6:	2b64      	cmp	r3, #100	; 0x64
 81024b8:	d902      	bls.n	81024c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 81024ba:	2303      	movs	r3, #3
 81024bc:	75fb      	strb	r3, [r7, #23]
        break;
 81024be:	e005      	b.n	81024cc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81024c0:	4b9b      	ldr	r3, [pc, #620]	; (8102730 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 81024c2:	681b      	ldr	r3, [r3, #0]
 81024c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81024c8:	2b00      	cmp	r3, #0
 81024ca:	d0ef      	beq.n	81024ac <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 81024cc:	7dfb      	ldrb	r3, [r7, #23]
 81024ce:	2b00      	cmp	r3, #0
 81024d0:	d168      	bne.n	81025a4 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81024d2:	4b96      	ldr	r3, [pc, #600]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81024dc:	4053      	eors	r3, r2
 81024de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81024e2:	2b00      	cmp	r3, #0
 81024e4:	d013      	beq.n	810250e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81024e6:	4b91      	ldr	r3, [pc, #580]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81024ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81024ee:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81024f0:	4b8e      	ldr	r3, [pc, #568]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81024f4:	4a8d      	ldr	r2, [pc, #564]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81024fa:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81024fc:	4b8b      	ldr	r3, [pc, #556]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102500:	4a8a      	ldr	r2, [pc, #552]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8102506:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102508:	4a88      	ldr	r2, [pc, #544]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810250a:	68fb      	ldr	r3, [r7, #12]
 810250c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810250e:	687b      	ldr	r3, [r7, #4]
 8102510:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102518:	d115      	bne.n	8102546 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810251a:	f7fe fef5 	bl	8101308 <HAL_GetTick>
 810251e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102520:	e00b      	b.n	810253a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8102522:	f7fe fef1 	bl	8101308 <HAL_GetTick>
 8102526:	4602      	mov	r2, r0
 8102528:	693b      	ldr	r3, [r7, #16]
 810252a:	1ad3      	subs	r3, r2, r3
 810252c:	f241 3288 	movw	r2, #5000	; 0x1388
 8102530:	4293      	cmp	r3, r2
 8102532:	d902      	bls.n	810253a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8102534:	2303      	movs	r3, #3
 8102536:	75fb      	strb	r3, [r7, #23]
            break;
 8102538:	e005      	b.n	8102546 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810253a:	4b7c      	ldr	r3, [pc, #496]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810253c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810253e:	f003 0302 	and.w	r3, r3, #2
 8102542:	2b00      	cmp	r3, #0
 8102544:	d0ed      	beq.n	8102522 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8102546:	7dfb      	ldrb	r3, [r7, #23]
 8102548:	2b00      	cmp	r3, #0
 810254a:	d128      	bne.n	810259e <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810254c:	687b      	ldr	r3, [r7, #4]
 810254e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8102556:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810255a:	d10f      	bne.n	810257c <HAL_RCCEx_PeriphCLKConfig+0x720>
 810255c:	4b73      	ldr	r3, [pc, #460]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810255e:	691b      	ldr	r3, [r3, #16]
 8102560:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8102564:	687b      	ldr	r3, [r7, #4]
 8102566:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810256a:	091b      	lsrs	r3, r3, #4
 810256c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8102570:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8102574:	496d      	ldr	r1, [pc, #436]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102576:	4313      	orrs	r3, r2
 8102578:	610b      	str	r3, [r1, #16]
 810257a:	e005      	b.n	8102588 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 810257c:	4b6b      	ldr	r3, [pc, #428]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810257e:	691b      	ldr	r3, [r3, #16]
 8102580:	4a6a      	ldr	r2, [pc, #424]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102582:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8102586:	6113      	str	r3, [r2, #16]
 8102588:	4b68      	ldr	r3, [pc, #416]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810258a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810258c:	687b      	ldr	r3, [r7, #4]
 810258e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8102596:	4965      	ldr	r1, [pc, #404]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102598:	4313      	orrs	r3, r2
 810259a:	670b      	str	r3, [r1, #112]	; 0x70
 810259c:	e004      	b.n	81025a8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810259e:	7dfb      	ldrb	r3, [r7, #23]
 81025a0:	75bb      	strb	r3, [r7, #22]
 81025a2:	e001      	b.n	81025a8 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81025a4:	7dfb      	ldrb	r3, [r7, #23]
 81025a6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81025a8:	687b      	ldr	r3, [r7, #4]
 81025aa:	681b      	ldr	r3, [r3, #0]
 81025ac:	f003 0301 	and.w	r3, r3, #1
 81025b0:	2b00      	cmp	r3, #0
 81025b2:	d07e      	beq.n	81026b2 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 81025b4:	687b      	ldr	r3, [r7, #4]
 81025b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81025b8:	2b28      	cmp	r3, #40	; 0x28
 81025ba:	d867      	bhi.n	810268c <HAL_RCCEx_PeriphCLKConfig+0x830>
 81025bc:	a201      	add	r2, pc, #4	; (adr r2, 81025c4 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 81025be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81025c2:	bf00      	nop
 81025c4:	08102693 	.word	0x08102693
 81025c8:	0810268d 	.word	0x0810268d
 81025cc:	0810268d 	.word	0x0810268d
 81025d0:	0810268d 	.word	0x0810268d
 81025d4:	0810268d 	.word	0x0810268d
 81025d8:	0810268d 	.word	0x0810268d
 81025dc:	0810268d 	.word	0x0810268d
 81025e0:	0810268d 	.word	0x0810268d
 81025e4:	08102669 	.word	0x08102669
 81025e8:	0810268d 	.word	0x0810268d
 81025ec:	0810268d 	.word	0x0810268d
 81025f0:	0810268d 	.word	0x0810268d
 81025f4:	0810268d 	.word	0x0810268d
 81025f8:	0810268d 	.word	0x0810268d
 81025fc:	0810268d 	.word	0x0810268d
 8102600:	0810268d 	.word	0x0810268d
 8102604:	0810267b 	.word	0x0810267b
 8102608:	0810268d 	.word	0x0810268d
 810260c:	0810268d 	.word	0x0810268d
 8102610:	0810268d 	.word	0x0810268d
 8102614:	0810268d 	.word	0x0810268d
 8102618:	0810268d 	.word	0x0810268d
 810261c:	0810268d 	.word	0x0810268d
 8102620:	0810268d 	.word	0x0810268d
 8102624:	08102693 	.word	0x08102693
 8102628:	0810268d 	.word	0x0810268d
 810262c:	0810268d 	.word	0x0810268d
 8102630:	0810268d 	.word	0x0810268d
 8102634:	0810268d 	.word	0x0810268d
 8102638:	0810268d 	.word	0x0810268d
 810263c:	0810268d 	.word	0x0810268d
 8102640:	0810268d 	.word	0x0810268d
 8102644:	08102693 	.word	0x08102693
 8102648:	0810268d 	.word	0x0810268d
 810264c:	0810268d 	.word	0x0810268d
 8102650:	0810268d 	.word	0x0810268d
 8102654:	0810268d 	.word	0x0810268d
 8102658:	0810268d 	.word	0x0810268d
 810265c:	0810268d 	.word	0x0810268d
 8102660:	0810268d 	.word	0x0810268d
 8102664:	08102693 	.word	0x08102693
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102668:	687b      	ldr	r3, [r7, #4]
 810266a:	3304      	adds	r3, #4
 810266c:	2101      	movs	r1, #1
 810266e:	4618      	mov	r0, r3
 8102670:	f000 fdf2 	bl	8103258 <RCCEx_PLL2_Config>
 8102674:	4603      	mov	r3, r0
 8102676:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8102678:	e00c      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810267a:	687b      	ldr	r3, [r7, #4]
 810267c:	3324      	adds	r3, #36	; 0x24
 810267e:	2101      	movs	r1, #1
 8102680:	4618      	mov	r0, r3
 8102682:	f000 fe9b 	bl	81033bc <RCCEx_PLL3_Config>
 8102686:	4603      	mov	r3, r0
 8102688:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810268a:	e003      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810268c:	2301      	movs	r3, #1
 810268e:	75fb      	strb	r3, [r7, #23]
      break;
 8102690:	e000      	b.n	8102694 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8102692:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102694:	7dfb      	ldrb	r3, [r7, #23]
 8102696:	2b00      	cmp	r3, #0
 8102698:	d109      	bne.n	81026ae <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810269a:	4b24      	ldr	r3, [pc, #144]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810269c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810269e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 81026a2:	687b      	ldr	r3, [r7, #4]
 81026a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81026a6:	4921      	ldr	r1, [pc, #132]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81026a8:	4313      	orrs	r3, r2
 81026aa:	654b      	str	r3, [r1, #84]	; 0x54
 81026ac:	e001      	b.n	81026b2 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026ae:	7dfb      	ldrb	r3, [r7, #23]
 81026b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81026b2:	687b      	ldr	r3, [r7, #4]
 81026b4:	681b      	ldr	r3, [r3, #0]
 81026b6:	f003 0302 	and.w	r3, r3, #2
 81026ba:	2b00      	cmp	r3, #0
 81026bc:	d03c      	beq.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 81026be:	687b      	ldr	r3, [r7, #4]
 81026c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81026c2:	2b05      	cmp	r3, #5
 81026c4:	d820      	bhi.n	8102708 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 81026c6:	a201      	add	r2, pc, #4	; (adr r2, 81026cc <HAL_RCCEx_PeriphCLKConfig+0x870>)
 81026c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81026cc:	0810270f 	.word	0x0810270f
 81026d0:	081026e5 	.word	0x081026e5
 81026d4:	081026f7 	.word	0x081026f7
 81026d8:	0810270f 	.word	0x0810270f
 81026dc:	0810270f 	.word	0x0810270f
 81026e0:	0810270f 	.word	0x0810270f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81026e4:	687b      	ldr	r3, [r7, #4]
 81026e6:	3304      	adds	r3, #4
 81026e8:	2101      	movs	r1, #1
 81026ea:	4618      	mov	r0, r3
 81026ec:	f000 fdb4 	bl	8103258 <RCCEx_PLL2_Config>
 81026f0:	4603      	mov	r3, r0
 81026f2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81026f4:	e00c      	b.n	8102710 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81026f6:	687b      	ldr	r3, [r7, #4]
 81026f8:	3324      	adds	r3, #36	; 0x24
 81026fa:	2101      	movs	r1, #1
 81026fc:	4618      	mov	r0, r3
 81026fe:	f000 fe5d 	bl	81033bc <RCCEx_PLL3_Config>
 8102702:	4603      	mov	r3, r0
 8102704:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102706:	e003      	b.n	8102710 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102708:	2301      	movs	r3, #1
 810270a:	75fb      	strb	r3, [r7, #23]
      break;
 810270c:	e000      	b.n	8102710 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 810270e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102710:	7dfb      	ldrb	r3, [r7, #23]
 8102712:	2b00      	cmp	r3, #0
 8102714:	d10e      	bne.n	8102734 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102716:	4b05      	ldr	r3, [pc, #20]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810271a:	f023 0207 	bic.w	r2, r3, #7
 810271e:	687b      	ldr	r3, [r7, #4]
 8102720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102722:	4902      	ldr	r1, [pc, #8]	; (810272c <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102724:	4313      	orrs	r3, r2
 8102726:	654b      	str	r3, [r1, #84]	; 0x54
 8102728:	e006      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 810272a:	bf00      	nop
 810272c:	58024400 	.word	0x58024400
 8102730:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102734:	7dfb      	ldrb	r3, [r7, #23]
 8102736:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102738:	687b      	ldr	r3, [r7, #4]
 810273a:	681b      	ldr	r3, [r3, #0]
 810273c:	f003 0304 	and.w	r3, r3, #4
 8102740:	2b00      	cmp	r3, #0
 8102742:	d039      	beq.n	81027b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810274a:	2b05      	cmp	r3, #5
 810274c:	d820      	bhi.n	8102790 <HAL_RCCEx_PeriphCLKConfig+0x934>
 810274e:	a201      	add	r2, pc, #4	; (adr r2, 8102754 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8102750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102754:	08102797 	.word	0x08102797
 8102758:	0810276d 	.word	0x0810276d
 810275c:	0810277f 	.word	0x0810277f
 8102760:	08102797 	.word	0x08102797
 8102764:	08102797 	.word	0x08102797
 8102768:	08102797 	.word	0x08102797
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810276c:	687b      	ldr	r3, [r7, #4]
 810276e:	3304      	adds	r3, #4
 8102770:	2101      	movs	r1, #1
 8102772:	4618      	mov	r0, r3
 8102774:	f000 fd70 	bl	8103258 <RCCEx_PLL2_Config>
 8102778:	4603      	mov	r3, r0
 810277a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810277c:	e00c      	b.n	8102798 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810277e:	687b      	ldr	r3, [r7, #4]
 8102780:	3324      	adds	r3, #36	; 0x24
 8102782:	2101      	movs	r1, #1
 8102784:	4618      	mov	r0, r3
 8102786:	f000 fe19 	bl	81033bc <RCCEx_PLL3_Config>
 810278a:	4603      	mov	r3, r0
 810278c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810278e:	e003      	b.n	8102798 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102790:	2301      	movs	r3, #1
 8102792:	75fb      	strb	r3, [r7, #23]
      break;
 8102794:	e000      	b.n	8102798 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8102796:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102798:	7dfb      	ldrb	r3, [r7, #23]
 810279a:	2b00      	cmp	r3, #0
 810279c:	d10a      	bne.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810279e:	4bb7      	ldr	r3, [pc, #732]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81027a2:	f023 0207 	bic.w	r2, r3, #7
 81027a6:	687b      	ldr	r3, [r7, #4]
 81027a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81027ac:	49b3      	ldr	r1, [pc, #716]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81027ae:	4313      	orrs	r3, r2
 81027b0:	658b      	str	r3, [r1, #88]	; 0x58
 81027b2:	e001      	b.n	81027b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027b4:	7dfb      	ldrb	r3, [r7, #23]
 81027b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81027b8:	687b      	ldr	r3, [r7, #4]
 81027ba:	681b      	ldr	r3, [r3, #0]
 81027bc:	f003 0320 	and.w	r3, r3, #32
 81027c0:	2b00      	cmp	r3, #0
 81027c2:	d04b      	beq.n	810285c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 81027c4:	687b      	ldr	r3, [r7, #4]
 81027c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81027ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81027ce:	d02e      	beq.n	810282e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 81027d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81027d4:	d828      	bhi.n	8102828 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81027d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81027da:	d02a      	beq.n	8102832 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 81027dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81027e0:	d822      	bhi.n	8102828 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81027e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81027e6:	d026      	beq.n	8102836 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 81027e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81027ec:	d81c      	bhi.n	8102828 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81027ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81027f2:	d010      	beq.n	8102816 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 81027f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81027f8:	d816      	bhi.n	8102828 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 81027fa:	2b00      	cmp	r3, #0
 81027fc:	d01d      	beq.n	810283a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81027fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102802:	d111      	bne.n	8102828 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102804:	687b      	ldr	r3, [r7, #4]
 8102806:	3304      	adds	r3, #4
 8102808:	2100      	movs	r1, #0
 810280a:	4618      	mov	r0, r3
 810280c:	f000 fd24 	bl	8103258 <RCCEx_PLL2_Config>
 8102810:	4603      	mov	r3, r0
 8102812:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102814:	e012      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102816:	687b      	ldr	r3, [r7, #4]
 8102818:	3324      	adds	r3, #36	; 0x24
 810281a:	2102      	movs	r1, #2
 810281c:	4618      	mov	r0, r3
 810281e:	f000 fdcd 	bl	81033bc <RCCEx_PLL3_Config>
 8102822:	4603      	mov	r3, r0
 8102824:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102826:	e009      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102828:	2301      	movs	r3, #1
 810282a:	75fb      	strb	r3, [r7, #23]
      break;
 810282c:	e006      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 810282e:	bf00      	nop
 8102830:	e004      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8102832:	bf00      	nop
 8102834:	e002      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8102836:	bf00      	nop
 8102838:	e000      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 810283a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810283c:	7dfb      	ldrb	r3, [r7, #23]
 810283e:	2b00      	cmp	r3, #0
 8102840:	d10a      	bne.n	8102858 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8102842:	4b8e      	ldr	r3, [pc, #568]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102846:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102850:	498a      	ldr	r1, [pc, #552]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102852:	4313      	orrs	r3, r2
 8102854:	654b      	str	r3, [r1, #84]	; 0x54
 8102856:	e001      	b.n	810285c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102858:	7dfb      	ldrb	r3, [r7, #23]
 810285a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810285c:	687b      	ldr	r3, [r7, #4]
 810285e:	681b      	ldr	r3, [r3, #0]
 8102860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8102864:	2b00      	cmp	r3, #0
 8102866:	d04b      	beq.n	8102900 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810286e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102872:	d02e      	beq.n	81028d2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8102874:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102878:	d828      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810287a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810287e:	d02a      	beq.n	81028d6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8102880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102884:	d822      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8102886:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810288a:	d026      	beq.n	81028da <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 810288c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102890:	d81c      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8102892:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102896:	d010      	beq.n	81028ba <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8102898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810289c:	d816      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810289e:	2b00      	cmp	r3, #0
 81028a0:	d01d      	beq.n	81028de <HAL_RCCEx_PeriphCLKConfig+0xa82>
 81028a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81028a6:	d111      	bne.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	3304      	adds	r3, #4
 81028ac:	2100      	movs	r1, #0
 81028ae:	4618      	mov	r0, r3
 81028b0:	f000 fcd2 	bl	8103258 <RCCEx_PLL2_Config>
 81028b4:	4603      	mov	r3, r0
 81028b6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81028b8:	e012      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	3324      	adds	r3, #36	; 0x24
 81028be:	2102      	movs	r1, #2
 81028c0:	4618      	mov	r0, r3
 81028c2:	f000 fd7b 	bl	81033bc <RCCEx_PLL3_Config>
 81028c6:	4603      	mov	r3, r0
 81028c8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81028ca:	e009      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81028cc:	2301      	movs	r3, #1
 81028ce:	75fb      	strb	r3, [r7, #23]
      break;
 81028d0:	e006      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81028d2:	bf00      	nop
 81028d4:	e004      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81028d6:	bf00      	nop
 81028d8:	e002      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81028da:	bf00      	nop
 81028dc:	e000      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 81028de:	bf00      	nop
    }

    if(ret == HAL_OK)
 81028e0:	7dfb      	ldrb	r3, [r7, #23]
 81028e2:	2b00      	cmp	r3, #0
 81028e4:	d10a      	bne.n	81028fc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81028e6:	4b65      	ldr	r3, [pc, #404]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81028e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81028ea:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81028f4:	4961      	ldr	r1, [pc, #388]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81028f6:	4313      	orrs	r3, r2
 81028f8:	658b      	str	r3, [r1, #88]	; 0x58
 81028fa:	e001      	b.n	8102900 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028fc:	7dfb      	ldrb	r3, [r7, #23]
 81028fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102900:	687b      	ldr	r3, [r7, #4]
 8102902:	681b      	ldr	r3, [r3, #0]
 8102904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102908:	2b00      	cmp	r3, #0
 810290a:	d04b      	beq.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 810290c:	687b      	ldr	r3, [r7, #4]
 810290e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102912:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102916:	d02e      	beq.n	8102976 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8102918:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810291c:	d828      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810291e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102922:	d02a      	beq.n	810297a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8102924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102928:	d822      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 810292a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810292e:	d026      	beq.n	810297e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102930:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102934:	d81c      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102936:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810293a:	d010      	beq.n	810295e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 810293c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102940:	d816      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8102942:	2b00      	cmp	r3, #0
 8102944:	d01d      	beq.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8102946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810294a:	d111      	bne.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810294c:	687b      	ldr	r3, [r7, #4]
 810294e:	3304      	adds	r3, #4
 8102950:	2100      	movs	r1, #0
 8102952:	4618      	mov	r0, r3
 8102954:	f000 fc80 	bl	8103258 <RCCEx_PLL2_Config>
 8102958:	4603      	mov	r3, r0
 810295a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 810295c:	e012      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810295e:	687b      	ldr	r3, [r7, #4]
 8102960:	3324      	adds	r3, #36	; 0x24
 8102962:	2102      	movs	r1, #2
 8102964:	4618      	mov	r0, r3
 8102966:	f000 fd29 	bl	81033bc <RCCEx_PLL3_Config>
 810296a:	4603      	mov	r3, r0
 810296c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 810296e:	e009      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102970:	2301      	movs	r3, #1
 8102972:	75fb      	strb	r3, [r7, #23]
      break;
 8102974:	e006      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102976:	bf00      	nop
 8102978:	e004      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810297a:	bf00      	nop
 810297c:	e002      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 810297e:	bf00      	nop
 8102980:	e000      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102982:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102984:	7dfb      	ldrb	r3, [r7, #23]
 8102986:	2b00      	cmp	r3, #0
 8102988:	d10a      	bne.n	81029a0 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810298a:	4b3c      	ldr	r3, [pc, #240]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810298c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810298e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102998:	4938      	ldr	r1, [pc, #224]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810299a:	4313      	orrs	r3, r2
 810299c:	658b      	str	r3, [r1, #88]	; 0x58
 810299e:	e001      	b.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a0:	7dfb      	ldrb	r3, [r7, #23]
 81029a2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81029a4:	687b      	ldr	r3, [r7, #4]
 81029a6:	681b      	ldr	r3, [r3, #0]
 81029a8:	f003 0308 	and.w	r3, r3, #8
 81029ac:	2b00      	cmp	r3, #0
 81029ae:	d01a      	beq.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81029b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81029ba:	d10a      	bne.n	81029d2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81029bc:	687b      	ldr	r3, [r7, #4]
 81029be:	3324      	adds	r3, #36	; 0x24
 81029c0:	2102      	movs	r1, #2
 81029c2:	4618      	mov	r0, r3
 81029c4:	f000 fcfa 	bl	81033bc <RCCEx_PLL3_Config>
 81029c8:	4603      	mov	r3, r0
 81029ca:	2b00      	cmp	r3, #0
 81029cc:	d001      	beq.n	81029d2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 81029ce:	2301      	movs	r3, #1
 81029d0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81029d2:	4b2a      	ldr	r3, [pc, #168]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81029d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 81029da:	687b      	ldr	r3, [r7, #4]
 81029dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81029e0:	4926      	ldr	r1, [pc, #152]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81029e2:	4313      	orrs	r3, r2
 81029e4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81029e6:	687b      	ldr	r3, [r7, #4]
 81029e8:	681b      	ldr	r3, [r3, #0]
 81029ea:	f003 0310 	and.w	r3, r3, #16
 81029ee:	2b00      	cmp	r3, #0
 81029f0:	d01a      	beq.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 81029f2:	687b      	ldr	r3, [r7, #4]
 81029f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81029f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81029fc:	d10a      	bne.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81029fe:	687b      	ldr	r3, [r7, #4]
 8102a00:	3324      	adds	r3, #36	; 0x24
 8102a02:	2102      	movs	r1, #2
 8102a04:	4618      	mov	r0, r3
 8102a06:	f000 fcd9 	bl	81033bc <RCCEx_PLL3_Config>
 8102a0a:	4603      	mov	r3, r0
 8102a0c:	2b00      	cmp	r3, #0
 8102a0e:	d001      	beq.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8102a10:	2301      	movs	r3, #1
 8102a12:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102a14:	4b19      	ldr	r3, [pc, #100]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102a18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102a1c:	687b      	ldr	r3, [r7, #4]
 8102a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102a22:	4916      	ldr	r1, [pc, #88]	; (8102a7c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a24:	4313      	orrs	r3, r2
 8102a26:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102a28:	687b      	ldr	r3, [r7, #4]
 8102a2a:	681b      	ldr	r3, [r3, #0]
 8102a2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102a30:	2b00      	cmp	r3, #0
 8102a32:	d036      	beq.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102a34:	687b      	ldr	r3, [r7, #4]
 8102a36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102a3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102a3e:	d01f      	beq.n	8102a80 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8102a40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102a44:	d817      	bhi.n	8102a76 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8102a46:	2b00      	cmp	r3, #0
 8102a48:	d003      	beq.n	8102a52 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8102a4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102a4e:	d009      	beq.n	8102a64 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8102a50:	e011      	b.n	8102a76 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102a52:	687b      	ldr	r3, [r7, #4]
 8102a54:	3304      	adds	r3, #4
 8102a56:	2100      	movs	r1, #0
 8102a58:	4618      	mov	r0, r3
 8102a5a:	f000 fbfd 	bl	8103258 <RCCEx_PLL2_Config>
 8102a5e:	4603      	mov	r3, r0
 8102a60:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102a62:	e00e      	b.n	8102a82 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102a64:	687b      	ldr	r3, [r7, #4]
 8102a66:	3324      	adds	r3, #36	; 0x24
 8102a68:	2102      	movs	r1, #2
 8102a6a:	4618      	mov	r0, r3
 8102a6c:	f000 fca6 	bl	81033bc <RCCEx_PLL3_Config>
 8102a70:	4603      	mov	r3, r0
 8102a72:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102a74:	e005      	b.n	8102a82 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102a76:	2301      	movs	r3, #1
 8102a78:	75fb      	strb	r3, [r7, #23]
      break;
 8102a7a:	e002      	b.n	8102a82 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8102a7c:	58024400 	.word	0x58024400
      break;
 8102a80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102a82:	7dfb      	ldrb	r3, [r7, #23]
 8102a84:	2b00      	cmp	r3, #0
 8102a86:	d10a      	bne.n	8102a9e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102a88:	4b93      	ldr	r3, [pc, #588]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102a8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8102a90:	687b      	ldr	r3, [r7, #4]
 8102a92:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102a96:	4990      	ldr	r1, [pc, #576]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102a98:	4313      	orrs	r3, r2
 8102a9a:	658b      	str	r3, [r1, #88]	; 0x58
 8102a9c:	e001      	b.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a9e:	7dfb      	ldrb	r3, [r7, #23]
 8102aa0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	681b      	ldr	r3, [r3, #0]
 8102aa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102aaa:	2b00      	cmp	r3, #0
 8102aac:	d033      	beq.n	8102b16 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8102aae:	687b      	ldr	r3, [r7, #4]
 8102ab0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102ab4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102ab8:	d01c      	beq.n	8102af4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8102aba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102abe:	d816      	bhi.n	8102aee <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8102ac0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102ac4:	d003      	beq.n	8102ace <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8102ac6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102aca:	d007      	beq.n	8102adc <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8102acc:	e00f      	b.n	8102aee <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102ace:	4b82      	ldr	r3, [pc, #520]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102ad2:	4a81      	ldr	r2, [pc, #516]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102ad8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8102ada:	e00c      	b.n	8102af6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102adc:	687b      	ldr	r3, [r7, #4]
 8102ade:	3324      	adds	r3, #36	; 0x24
 8102ae0:	2101      	movs	r1, #1
 8102ae2:	4618      	mov	r0, r3
 8102ae4:	f000 fc6a 	bl	81033bc <RCCEx_PLL3_Config>
 8102ae8:	4603      	mov	r3, r0
 8102aea:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8102aec:	e003      	b.n	8102af6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102aee:	2301      	movs	r3, #1
 8102af0:	75fb      	strb	r3, [r7, #23]
      break;
 8102af2:	e000      	b.n	8102af6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8102af4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102af6:	7dfb      	ldrb	r3, [r7, #23]
 8102af8:	2b00      	cmp	r3, #0
 8102afa:	d10a      	bne.n	8102b12 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102afc:	4b76      	ldr	r3, [pc, #472]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102b04:	687b      	ldr	r3, [r7, #4]
 8102b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102b0a:	4973      	ldr	r1, [pc, #460]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b0c:	4313      	orrs	r3, r2
 8102b0e:	654b      	str	r3, [r1, #84]	; 0x54
 8102b10:	e001      	b.n	8102b16 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b12:	7dfb      	ldrb	r3, [r7, #23]
 8102b14:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102b16:	687b      	ldr	r3, [r7, #4]
 8102b18:	681b      	ldr	r3, [r3, #0]
 8102b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102b1e:	2b00      	cmp	r3, #0
 8102b20:	d029      	beq.n	8102b76 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8102b22:	687b      	ldr	r3, [r7, #4]
 8102b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b26:	2b00      	cmp	r3, #0
 8102b28:	d003      	beq.n	8102b32 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8102b2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102b2e:	d007      	beq.n	8102b40 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8102b30:	e00f      	b.n	8102b52 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102b32:	4b69      	ldr	r3, [pc, #420]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b36:	4a68      	ldr	r2, [pc, #416]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102b3c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102b3e:	e00b      	b.n	8102b58 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102b40:	687b      	ldr	r3, [r7, #4]
 8102b42:	3304      	adds	r3, #4
 8102b44:	2102      	movs	r1, #2
 8102b46:	4618      	mov	r0, r3
 8102b48:	f000 fb86 	bl	8103258 <RCCEx_PLL2_Config>
 8102b4c:	4603      	mov	r3, r0
 8102b4e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102b50:	e002      	b.n	8102b58 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8102b52:	2301      	movs	r3, #1
 8102b54:	75fb      	strb	r3, [r7, #23]
      break;
 8102b56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102b58:	7dfb      	ldrb	r3, [r7, #23]
 8102b5a:	2b00      	cmp	r3, #0
 8102b5c:	d109      	bne.n	8102b72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102b5e:	4b5e      	ldr	r3, [pc, #376]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8102b66:	687b      	ldr	r3, [r7, #4]
 8102b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b6a:	495b      	ldr	r1, [pc, #364]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b6c:	4313      	orrs	r3, r2
 8102b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102b70:	e001      	b.n	8102b76 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b72:	7dfb      	ldrb	r3, [r7, #23]
 8102b74:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102b76:	687b      	ldr	r3, [r7, #4]
 8102b78:	681b      	ldr	r3, [r3, #0]
 8102b7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102b7e:	2b00      	cmp	r3, #0
 8102b80:	d00a      	beq.n	8102b98 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8102b82:	687b      	ldr	r3, [r7, #4]
 8102b84:	3324      	adds	r3, #36	; 0x24
 8102b86:	2102      	movs	r1, #2
 8102b88:	4618      	mov	r0, r3
 8102b8a:	f000 fc17 	bl	81033bc <RCCEx_PLL3_Config>
 8102b8e:	4603      	mov	r3, r0
 8102b90:	2b00      	cmp	r3, #0
 8102b92:	d001      	beq.n	8102b98 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8102b94:	2301      	movs	r3, #1
 8102b96:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102b98:	687b      	ldr	r3, [r7, #4]
 8102b9a:	681b      	ldr	r3, [r3, #0]
 8102b9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102ba0:	2b00      	cmp	r3, #0
 8102ba2:	d030      	beq.n	8102c06 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8102ba4:	687b      	ldr	r3, [r7, #4]
 8102ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102ba8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102bac:	d017      	beq.n	8102bde <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8102bae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102bb2:	d811      	bhi.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102bb8:	d013      	beq.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8102bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102bbe:	d80b      	bhi.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102bc0:	2b00      	cmp	r3, #0
 8102bc2:	d010      	beq.n	8102be6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8102bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102bc8:	d106      	bne.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102bca:	4b43      	ldr	r3, [pc, #268]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bce:	4a42      	ldr	r2, [pc, #264]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102bd4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8102bd6:	e007      	b.n	8102be8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102bd8:	2301      	movs	r3, #1
 8102bda:	75fb      	strb	r3, [r7, #23]
      break;
 8102bdc:	e004      	b.n	8102be8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102bde:	bf00      	nop
 8102be0:	e002      	b.n	8102be8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102be2:	bf00      	nop
 8102be4:	e000      	b.n	8102be8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102be6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102be8:	7dfb      	ldrb	r3, [r7, #23]
 8102bea:	2b00      	cmp	r3, #0
 8102bec:	d109      	bne.n	8102c02 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102bee:	4b3a      	ldr	r3, [pc, #232]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102bf2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102bfa:	4937      	ldr	r1, [pc, #220]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bfc:	4313      	orrs	r3, r2
 8102bfe:	654b      	str	r3, [r1, #84]	; 0x54
 8102c00:	e001      	b.n	8102c06 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c02:	7dfb      	ldrb	r3, [r7, #23]
 8102c04:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102c06:	687b      	ldr	r3, [r7, #4]
 8102c08:	681b      	ldr	r3, [r3, #0]
 8102c0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102c0e:	2b00      	cmp	r3, #0
 8102c10:	d008      	beq.n	8102c24 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102c12:	4b31      	ldr	r3, [pc, #196]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102c16:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102c1a:	687b      	ldr	r3, [r7, #4]
 8102c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102c1e:	492e      	ldr	r1, [pc, #184]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c20:	4313      	orrs	r3, r2
 8102c22:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102c24:	687b      	ldr	r3, [r7, #4]
 8102c26:	681b      	ldr	r3, [r3, #0]
 8102c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102c2c:	2b00      	cmp	r3, #0
 8102c2e:	d009      	beq.n	8102c44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102c30:	4b29      	ldr	r3, [pc, #164]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c32:	691b      	ldr	r3, [r3, #16]
 8102c34:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8102c38:	687b      	ldr	r3, [r7, #4]
 8102c3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8102c3e:	4926      	ldr	r1, [pc, #152]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c40:	4313      	orrs	r3, r2
 8102c42:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102c44:	687b      	ldr	r3, [r7, #4]
 8102c46:	681b      	ldr	r3, [r3, #0]
 8102c48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102c4c:	2b00      	cmp	r3, #0
 8102c4e:	d008      	beq.n	8102c62 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102c50:	4b21      	ldr	r3, [pc, #132]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102c54:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8102c58:	687b      	ldr	r3, [r7, #4]
 8102c5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102c5c:	491e      	ldr	r1, [pc, #120]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c5e:	4313      	orrs	r3, r2
 8102c60:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102c62:	687b      	ldr	r3, [r7, #4]
 8102c64:	681b      	ldr	r3, [r3, #0]
 8102c66:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8102c6a:	2b00      	cmp	r3, #0
 8102c6c:	d00d      	beq.n	8102c8a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102c6e:	4b1a      	ldr	r3, [pc, #104]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c70:	691b      	ldr	r3, [r3, #16]
 8102c72:	4a19      	ldr	r2, [pc, #100]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8102c78:	6113      	str	r3, [r2, #16]
 8102c7a:	4b17      	ldr	r3, [pc, #92]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c7c:	691a      	ldr	r2, [r3, #16]
 8102c7e:	687b      	ldr	r3, [r7, #4]
 8102c80:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8102c84:	4914      	ldr	r1, [pc, #80]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c86:	4313      	orrs	r3, r2
 8102c88:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102c8a:	687b      	ldr	r3, [r7, #4]
 8102c8c:	681b      	ldr	r3, [r3, #0]
 8102c8e:	2b00      	cmp	r3, #0
 8102c90:	da08      	bge.n	8102ca4 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102c92:	4b11      	ldr	r3, [pc, #68]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102c96:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102c9a:	687b      	ldr	r3, [r7, #4]
 8102c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102c9e:	490e      	ldr	r1, [pc, #56]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ca0:	4313      	orrs	r3, r2
 8102ca2:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102ca4:	687b      	ldr	r3, [r7, #4]
 8102ca6:	681b      	ldr	r3, [r3, #0]
 8102ca8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102cac:	2b00      	cmp	r3, #0
 8102cae:	d009      	beq.n	8102cc4 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102cb0:	4b09      	ldr	r3, [pc, #36]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102cb4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8102cb8:	687b      	ldr	r3, [r7, #4]
 8102cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102cbe:	4906      	ldr	r1, [pc, #24]	; (8102cd8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cc0:	4313      	orrs	r3, r2
 8102cc2:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8102cc4:	7dbb      	ldrb	r3, [r7, #22]
 8102cc6:	2b00      	cmp	r3, #0
 8102cc8:	d101      	bne.n	8102cce <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8102cca:	2300      	movs	r3, #0
 8102ccc:	e000      	b.n	8102cd0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8102cce:	2301      	movs	r3, #1
}
 8102cd0:	4618      	mov	r0, r3
 8102cd2:	3718      	adds	r7, #24
 8102cd4:	46bd      	mov	sp, r7
 8102cd6:	bd80      	pop	{r7, pc}
 8102cd8:	58024400 	.word	0x58024400

08102cdc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8102cdc:	b580      	push	{r7, lr}
 8102cde:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8102ce0:	f7ff f85e 	bl	8101da0 <HAL_RCC_GetHCLKFreq>
 8102ce4:	4602      	mov	r2, r0
 8102ce6:	4b06      	ldr	r3, [pc, #24]	; (8102d00 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8102ce8:	6a1b      	ldr	r3, [r3, #32]
 8102cea:	091b      	lsrs	r3, r3, #4
 8102cec:	f003 0307 	and.w	r3, r3, #7
 8102cf0:	4904      	ldr	r1, [pc, #16]	; (8102d04 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8102cf2:	5ccb      	ldrb	r3, [r1, r3]
 8102cf4:	f003 031f 	and.w	r3, r3, #31
 8102cf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8102cfc:	4618      	mov	r0, r3
 8102cfe:	bd80      	pop	{r7, pc}
 8102d00:	58024400 	.word	0x58024400
 8102d04:	08106390 	.word	0x08106390

08102d08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8102d08:	b480      	push	{r7}
 8102d0a:	b089      	sub	sp, #36	; 0x24
 8102d0c:	af00      	add	r7, sp, #0
 8102d0e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102d10:	4ba1      	ldr	r3, [pc, #644]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d14:	f003 0303 	and.w	r3, r3, #3
 8102d18:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8102d1a:	4b9f      	ldr	r3, [pc, #636]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102d1e:	0b1b      	lsrs	r3, r3, #12
 8102d20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102d24:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8102d26:	4b9c      	ldr	r3, [pc, #624]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102d2a:	091b      	lsrs	r3, r3, #4
 8102d2c:	f003 0301 	and.w	r3, r3, #1
 8102d30:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8102d32:	4b99      	ldr	r3, [pc, #612]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102d36:	08db      	lsrs	r3, r3, #3
 8102d38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102d3c:	693a      	ldr	r2, [r7, #16]
 8102d3e:	fb02 f303 	mul.w	r3, r2, r3
 8102d42:	ee07 3a90 	vmov	s15, r3
 8102d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8102d4e:	697b      	ldr	r3, [r7, #20]
 8102d50:	2b00      	cmp	r3, #0
 8102d52:	f000 8111 	beq.w	8102f78 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8102d56:	69bb      	ldr	r3, [r7, #24]
 8102d58:	2b02      	cmp	r3, #2
 8102d5a:	f000 8083 	beq.w	8102e64 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8102d5e:	69bb      	ldr	r3, [r7, #24]
 8102d60:	2b02      	cmp	r3, #2
 8102d62:	f200 80a1 	bhi.w	8102ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8102d66:	69bb      	ldr	r3, [r7, #24]
 8102d68:	2b00      	cmp	r3, #0
 8102d6a:	d003      	beq.n	8102d74 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8102d6c:	69bb      	ldr	r3, [r7, #24]
 8102d6e:	2b01      	cmp	r3, #1
 8102d70:	d056      	beq.n	8102e20 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8102d72:	e099      	b.n	8102ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102d74:	4b88      	ldr	r3, [pc, #544]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d76:	681b      	ldr	r3, [r3, #0]
 8102d78:	f003 0320 	and.w	r3, r3, #32
 8102d7c:	2b00      	cmp	r3, #0
 8102d7e:	d02d      	beq.n	8102ddc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102d80:	4b85      	ldr	r3, [pc, #532]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	08db      	lsrs	r3, r3, #3
 8102d86:	f003 0303 	and.w	r3, r3, #3
 8102d8a:	4a84      	ldr	r2, [pc, #528]	; (8102f9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8102d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8102d90:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102d92:	68bb      	ldr	r3, [r7, #8]
 8102d94:	ee07 3a90 	vmov	s15, r3
 8102d98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d9c:	697b      	ldr	r3, [r7, #20]
 8102d9e:	ee07 3a90 	vmov	s15, r3
 8102da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102daa:	4b7b      	ldr	r3, [pc, #492]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102db2:	ee07 3a90 	vmov	s15, r3
 8102db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8102dbe:	eddf 5a78 	vldr	s11, [pc, #480]	; 8102fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102dca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102dd6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8102dda:	e087      	b.n	8102eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102ddc:	697b      	ldr	r3, [r7, #20]
 8102dde:	ee07 3a90 	vmov	s15, r3
 8102de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102de6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8102fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8102dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102dee:	4b6a      	ldr	r3, [pc, #424]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102df6:	ee07 3a90 	vmov	s15, r3
 8102dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102dfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8102e02:	eddf 5a67 	vldr	s11, [pc, #412]	; 8102fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102e1e:	e065      	b.n	8102eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102e20:	697b      	ldr	r3, [r7, #20]
 8102e22:	ee07 3a90 	vmov	s15, r3
 8102e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8102fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e32:	4b59      	ldr	r3, [pc, #356]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e3a:	ee07 3a90 	vmov	s15, r3
 8102e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e42:	ed97 6a03 	vldr	s12, [r7, #12]
 8102e46:	eddf 5a56 	vldr	s11, [pc, #344]	; 8102fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102e62:	e043      	b.n	8102eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102e64:	697b      	ldr	r3, [r7, #20]
 8102e66:	ee07 3a90 	vmov	s15, r3
 8102e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8102fac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8102e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e76:	4b48      	ldr	r3, [pc, #288]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e7e:	ee07 3a90 	vmov	s15, r3
 8102e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e86:	ed97 6a03 	vldr	s12, [r7, #12]
 8102e8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8102fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102ea2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102ea6:	e021      	b.n	8102eec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102ea8:	697b      	ldr	r3, [r7, #20]
 8102eaa:	ee07 3a90 	vmov	s15, r3
 8102eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102eb2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8102fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102eba:	4b37      	ldr	r3, [pc, #220]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102ec2:	ee07 3a90 	vmov	s15, r3
 8102ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8102ece:	eddf 5a34 	vldr	s11, [pc, #208]	; 8102fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102eda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102ee6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102eea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8102eec:	4b2a      	ldr	r3, [pc, #168]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102ef0:	0a5b      	lsrs	r3, r3, #9
 8102ef2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102ef6:	ee07 3a90 	vmov	s15, r3
 8102efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102efe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8102f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102f12:	ee17 2a90 	vmov	r2, s15
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8102f1a:	4b1f      	ldr	r3, [pc, #124]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102f1e:	0c1b      	lsrs	r3, r3, #16
 8102f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102f24:	ee07 3a90 	vmov	s15, r3
 8102f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102f30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102f34:	edd7 6a07 	vldr	s13, [r7, #28]
 8102f38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102f3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102f40:	ee17 2a90 	vmov	r2, s15
 8102f44:	687b      	ldr	r3, [r7, #4]
 8102f46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8102f48:	4b13      	ldr	r3, [pc, #76]	; (8102f98 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102f4c:	0e1b      	lsrs	r3, r3, #24
 8102f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102f52:	ee07 3a90 	vmov	s15, r3
 8102f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8102f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102f6e:	ee17 2a90 	vmov	r2, s15
 8102f72:	687b      	ldr	r3, [r7, #4]
 8102f74:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8102f76:	e008      	b.n	8102f8a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8102f78:	687b      	ldr	r3, [r7, #4]
 8102f7a:	2200      	movs	r2, #0
 8102f7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8102f7e:	687b      	ldr	r3, [r7, #4]
 8102f80:	2200      	movs	r2, #0
 8102f82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8102f84:	687b      	ldr	r3, [r7, #4]
 8102f86:	2200      	movs	r2, #0
 8102f88:	609a      	str	r2, [r3, #8]
}
 8102f8a:	bf00      	nop
 8102f8c:	3724      	adds	r7, #36	; 0x24
 8102f8e:	46bd      	mov	sp, r7
 8102f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f94:	4770      	bx	lr
 8102f96:	bf00      	nop
 8102f98:	58024400 	.word	0x58024400
 8102f9c:	03d09000 	.word	0x03d09000
 8102fa0:	46000000 	.word	0x46000000
 8102fa4:	4c742400 	.word	0x4c742400
 8102fa8:	4a742400 	.word	0x4a742400
 8102fac:	4af42400 	.word	0x4af42400

08102fb0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8102fb0:	b480      	push	{r7}
 8102fb2:	b089      	sub	sp, #36	; 0x24
 8102fb4:	af00      	add	r7, sp, #0
 8102fb6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102fb8:	4ba1      	ldr	r3, [pc, #644]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102fbc:	f003 0303 	and.w	r3, r3, #3
 8102fc0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8102fc2:	4b9f      	ldr	r3, [pc, #636]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102fc6:	0d1b      	lsrs	r3, r3, #20
 8102fc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102fcc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8102fce:	4b9c      	ldr	r3, [pc, #624]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102fd2:	0a1b      	lsrs	r3, r3, #8
 8102fd4:	f003 0301 	and.w	r3, r3, #1
 8102fd8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8102fda:	4b99      	ldr	r3, [pc, #612]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8102fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102fde:	08db      	lsrs	r3, r3, #3
 8102fe0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102fe4:	693a      	ldr	r2, [r7, #16]
 8102fe6:	fb02 f303 	mul.w	r3, r2, r3
 8102fea:	ee07 3a90 	vmov	s15, r3
 8102fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102ff2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8102ff6:	697b      	ldr	r3, [r7, #20]
 8102ff8:	2b00      	cmp	r3, #0
 8102ffa:	f000 8111 	beq.w	8103220 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8102ffe:	69bb      	ldr	r3, [r7, #24]
 8103000:	2b02      	cmp	r3, #2
 8103002:	f000 8083 	beq.w	810310c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8103006:	69bb      	ldr	r3, [r7, #24]
 8103008:	2b02      	cmp	r3, #2
 810300a:	f200 80a1 	bhi.w	8103150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810300e:	69bb      	ldr	r3, [r7, #24]
 8103010:	2b00      	cmp	r3, #0
 8103012:	d003      	beq.n	810301c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8103014:	69bb      	ldr	r3, [r7, #24]
 8103016:	2b01      	cmp	r3, #1
 8103018:	d056      	beq.n	81030c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 810301a:	e099      	b.n	8103150 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810301c:	4b88      	ldr	r3, [pc, #544]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810301e:	681b      	ldr	r3, [r3, #0]
 8103020:	f003 0320 	and.w	r3, r3, #32
 8103024:	2b00      	cmp	r3, #0
 8103026:	d02d      	beq.n	8103084 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103028:	4b85      	ldr	r3, [pc, #532]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810302a:	681b      	ldr	r3, [r3, #0]
 810302c:	08db      	lsrs	r3, r3, #3
 810302e:	f003 0303 	and.w	r3, r3, #3
 8103032:	4a84      	ldr	r2, [pc, #528]	; (8103244 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8103034:	fa22 f303 	lsr.w	r3, r2, r3
 8103038:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810303a:	68bb      	ldr	r3, [r7, #8]
 810303c:	ee07 3a90 	vmov	s15, r3
 8103040:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103044:	697b      	ldr	r3, [r7, #20]
 8103046:	ee07 3a90 	vmov	s15, r3
 810304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810304e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103052:	4b7b      	ldr	r3, [pc, #492]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810305a:	ee07 3a90 	vmov	s15, r3
 810305e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103062:	ed97 6a03 	vldr	s12, [r7, #12]
 8103066:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810306a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810306e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103072:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810307a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810307e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8103082:	e087      	b.n	8103194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103084:	697b      	ldr	r3, [r7, #20]
 8103086:	ee07 3a90 	vmov	s15, r3
 810308a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810308e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810324c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8103092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103096:	4b6a      	ldr	r3, [pc, #424]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810309a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810309e:	ee07 3a90 	vmov	s15, r3
 81030a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81030a6:	ed97 6a03 	vldr	s12, [r7, #12]
 81030aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81030ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81030b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81030b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81030ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81030be:	ee67 7a27 	vmul.f32	s15, s14, s15
 81030c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81030c6:	e065      	b.n	8103194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81030c8:	697b      	ldr	r3, [r7, #20]
 81030ca:	ee07 3a90 	vmov	s15, r3
 81030ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8103250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81030d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81030da:	4b59      	ldr	r3, [pc, #356]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81030de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81030e2:	ee07 3a90 	vmov	s15, r3
 81030e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81030ea:	ed97 6a03 	vldr	s12, [r7, #12]
 81030ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81030f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81030f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81030fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81030fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103106:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810310a:	e043      	b.n	8103194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810310c:	697b      	ldr	r3, [r7, #20]
 810310e:	ee07 3a90 	vmov	s15, r3
 8103112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103116:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8103254 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 810311a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810311e:	4b48      	ldr	r3, [pc, #288]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103126:	ee07 3a90 	vmov	s15, r3
 810312a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810312e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103132:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810313a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810313e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103146:	ee67 7a27 	vmul.f32	s15, s14, s15
 810314a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810314e:	e021      	b.n	8103194 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103150:	697b      	ldr	r3, [r7, #20]
 8103152:	ee07 3a90 	vmov	s15, r3
 8103156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810315a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8103250 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810315e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103162:	4b37      	ldr	r3, [pc, #220]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810316a:	ee07 3a90 	vmov	s15, r3
 810316e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103172:	ed97 6a03 	vldr	s12, [r7, #12]
 8103176:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103248 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810317a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810317e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103182:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810318a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810318e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8103192:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8103194:	4b2a      	ldr	r3, [pc, #168]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103198:	0a5b      	lsrs	r3, r3, #9
 810319a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810319e:	ee07 3a90 	vmov	s15, r3
 81031a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81031aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81031ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81031b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81031ba:	ee17 2a90 	vmov	r2, s15
 81031be:	687b      	ldr	r3, [r7, #4]
 81031c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 81031c2:	4b1f      	ldr	r3, [pc, #124]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81031c6:	0c1b      	lsrs	r3, r3, #16
 81031c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81031cc:	ee07 3a90 	vmov	s15, r3
 81031d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81031d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81031dc:	edd7 6a07 	vldr	s13, [r7, #28]
 81031e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81031e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81031e8:	ee17 2a90 	vmov	r2, s15
 81031ec:	687b      	ldr	r3, [r7, #4]
 81031ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81031f0:	4b13      	ldr	r3, [pc, #76]	; (8103240 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81031f4:	0e1b      	lsrs	r3, r3, #24
 81031f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81031fa:	ee07 3a90 	vmov	s15, r3
 81031fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103202:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103206:	ee37 7a87 	vadd.f32	s14, s15, s14
 810320a:	edd7 6a07 	vldr	s13, [r7, #28]
 810320e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103216:	ee17 2a90 	vmov	r2, s15
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 810321e:	e008      	b.n	8103232 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8103220:	687b      	ldr	r3, [r7, #4]
 8103222:	2200      	movs	r2, #0
 8103224:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8103226:	687b      	ldr	r3, [r7, #4]
 8103228:	2200      	movs	r2, #0
 810322a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	2200      	movs	r2, #0
 8103230:	609a      	str	r2, [r3, #8]
}
 8103232:	bf00      	nop
 8103234:	3724      	adds	r7, #36	; 0x24
 8103236:	46bd      	mov	sp, r7
 8103238:	f85d 7b04 	ldr.w	r7, [sp], #4
 810323c:	4770      	bx	lr
 810323e:	bf00      	nop
 8103240:	58024400 	.word	0x58024400
 8103244:	03d09000 	.word	0x03d09000
 8103248:	46000000 	.word	0x46000000
 810324c:	4c742400 	.word	0x4c742400
 8103250:	4a742400 	.word	0x4a742400
 8103254:	4af42400 	.word	0x4af42400

08103258 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8103258:	b580      	push	{r7, lr}
 810325a:	b084      	sub	sp, #16
 810325c:	af00      	add	r7, sp, #0
 810325e:	6078      	str	r0, [r7, #4]
 8103260:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103262:	2300      	movs	r3, #0
 8103264:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103266:	4b54      	ldr	r3, [pc, #336]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810326a:	f003 0303 	and.w	r3, r3, #3
 810326e:	2b03      	cmp	r3, #3
 8103270:	d101      	bne.n	8103276 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103272:	2301      	movs	r3, #1
 8103274:	e09b      	b.n	81033ae <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8103276:	4b50      	ldr	r3, [pc, #320]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103278:	681b      	ldr	r3, [r3, #0]
 810327a:	4a4f      	ldr	r2, [pc, #316]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810327c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8103280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103282:	f7fe f841 	bl	8101308 <HAL_GetTick>
 8103286:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103288:	e008      	b.n	810329c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810328a:	f7fe f83d 	bl	8101308 <HAL_GetTick>
 810328e:	4602      	mov	r2, r0
 8103290:	68bb      	ldr	r3, [r7, #8]
 8103292:	1ad3      	subs	r3, r2, r3
 8103294:	2b02      	cmp	r3, #2
 8103296:	d901      	bls.n	810329c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103298:	2303      	movs	r3, #3
 810329a:	e088      	b.n	81033ae <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810329c:	4b46      	ldr	r3, [pc, #280]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810329e:	681b      	ldr	r3, [r3, #0]
 81032a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81032a4:	2b00      	cmp	r3, #0
 81032a6:	d1f0      	bne.n	810328a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81032a8:	4b43      	ldr	r3, [pc, #268]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 81032aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81032ac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 81032b0:	687b      	ldr	r3, [r7, #4]
 81032b2:	681b      	ldr	r3, [r3, #0]
 81032b4:	031b      	lsls	r3, r3, #12
 81032b6:	4940      	ldr	r1, [pc, #256]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 81032b8:	4313      	orrs	r3, r2
 81032ba:	628b      	str	r3, [r1, #40]	; 0x28
 81032bc:	687b      	ldr	r3, [r7, #4]
 81032be:	685b      	ldr	r3, [r3, #4]
 81032c0:	3b01      	subs	r3, #1
 81032c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81032c6:	687b      	ldr	r3, [r7, #4]
 81032c8:	689b      	ldr	r3, [r3, #8]
 81032ca:	3b01      	subs	r3, #1
 81032cc:	025b      	lsls	r3, r3, #9
 81032ce:	b29b      	uxth	r3, r3
 81032d0:	431a      	orrs	r2, r3
 81032d2:	687b      	ldr	r3, [r7, #4]
 81032d4:	68db      	ldr	r3, [r3, #12]
 81032d6:	3b01      	subs	r3, #1
 81032d8:	041b      	lsls	r3, r3, #16
 81032da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81032de:	431a      	orrs	r2, r3
 81032e0:	687b      	ldr	r3, [r7, #4]
 81032e2:	691b      	ldr	r3, [r3, #16]
 81032e4:	3b01      	subs	r3, #1
 81032e6:	061b      	lsls	r3, r3, #24
 81032e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81032ec:	4932      	ldr	r1, [pc, #200]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 81032ee:	4313      	orrs	r3, r2
 81032f0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81032f2:	4b31      	ldr	r3, [pc, #196]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 81032f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81032f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81032fa:	687b      	ldr	r3, [r7, #4]
 81032fc:	695b      	ldr	r3, [r3, #20]
 81032fe:	492e      	ldr	r1, [pc, #184]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103300:	4313      	orrs	r3, r2
 8103302:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8103304:	4b2c      	ldr	r3, [pc, #176]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103308:	f023 0220 	bic.w	r2, r3, #32
 810330c:	687b      	ldr	r3, [r7, #4]
 810330e:	699b      	ldr	r3, [r3, #24]
 8103310:	4929      	ldr	r1, [pc, #164]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103312:	4313      	orrs	r3, r2
 8103314:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8103316:	4b28      	ldr	r3, [pc, #160]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810331a:	4a27      	ldr	r2, [pc, #156]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810331c:	f023 0310 	bic.w	r3, r3, #16
 8103320:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8103322:	4b25      	ldr	r3, [pc, #148]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810332a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810332e:	687a      	ldr	r2, [r7, #4]
 8103330:	69d2      	ldr	r2, [r2, #28]
 8103332:	00d2      	lsls	r2, r2, #3
 8103334:	4920      	ldr	r1, [pc, #128]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103336:	4313      	orrs	r3, r2
 8103338:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810333a:	4b1f      	ldr	r3, [pc, #124]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810333e:	4a1e      	ldr	r2, [pc, #120]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103340:	f043 0310 	orr.w	r3, r3, #16
 8103344:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8103346:	683b      	ldr	r3, [r7, #0]
 8103348:	2b00      	cmp	r3, #0
 810334a:	d106      	bne.n	810335a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810334c:	4b1a      	ldr	r3, [pc, #104]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810334e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103350:	4a19      	ldr	r2, [pc, #100]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103352:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8103356:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103358:	e00f      	b.n	810337a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810335a:	683b      	ldr	r3, [r7, #0]
 810335c:	2b01      	cmp	r3, #1
 810335e:	d106      	bne.n	810336e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103360:	4b15      	ldr	r3, [pc, #84]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103364:	4a14      	ldr	r2, [pc, #80]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103366:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810336a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810336c:	e005      	b.n	810337a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810336e:	4b12      	ldr	r3, [pc, #72]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103372:	4a11      	ldr	r2, [pc, #68]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103374:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8103378:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810337a:	4b0f      	ldr	r3, [pc, #60]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 810337c:	681b      	ldr	r3, [r3, #0]
 810337e:	4a0e      	ldr	r2, [pc, #56]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 8103380:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8103384:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103386:	f7fd ffbf 	bl	8101308 <HAL_GetTick>
 810338a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810338c:	e008      	b.n	81033a0 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810338e:	f7fd ffbb 	bl	8101308 <HAL_GetTick>
 8103392:	4602      	mov	r2, r0
 8103394:	68bb      	ldr	r3, [r7, #8]
 8103396:	1ad3      	subs	r3, r2, r3
 8103398:	2b02      	cmp	r3, #2
 810339a:	d901      	bls.n	81033a0 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810339c:	2303      	movs	r3, #3
 810339e:	e006      	b.n	81033ae <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81033a0:	4b05      	ldr	r3, [pc, #20]	; (81033b8 <RCCEx_PLL2_Config+0x160>)
 81033a2:	681b      	ldr	r3, [r3, #0]
 81033a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81033a8:	2b00      	cmp	r3, #0
 81033aa:	d0f0      	beq.n	810338e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81033ac:	7bfb      	ldrb	r3, [r7, #15]
}
 81033ae:	4618      	mov	r0, r3
 81033b0:	3710      	adds	r7, #16
 81033b2:	46bd      	mov	sp, r7
 81033b4:	bd80      	pop	{r7, pc}
 81033b6:	bf00      	nop
 81033b8:	58024400 	.word	0x58024400

081033bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81033bc:	b580      	push	{r7, lr}
 81033be:	b084      	sub	sp, #16
 81033c0:	af00      	add	r7, sp, #0
 81033c2:	6078      	str	r0, [r7, #4]
 81033c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81033c6:	2300      	movs	r3, #0
 81033c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81033ca:	4b54      	ldr	r3, [pc, #336]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81033cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81033ce:	f003 0303 	and.w	r3, r3, #3
 81033d2:	2b03      	cmp	r3, #3
 81033d4:	d101      	bne.n	81033da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81033d6:	2301      	movs	r3, #1
 81033d8:	e09b      	b.n	8103512 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81033da:	4b50      	ldr	r3, [pc, #320]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81033dc:	681b      	ldr	r3, [r3, #0]
 81033de:	4a4f      	ldr	r2, [pc, #316]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81033e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81033e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81033e6:	f7fd ff8f 	bl	8101308 <HAL_GetTick>
 81033ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81033ec:	e008      	b.n	8103400 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81033ee:	f7fd ff8b 	bl	8101308 <HAL_GetTick>
 81033f2:	4602      	mov	r2, r0
 81033f4:	68bb      	ldr	r3, [r7, #8]
 81033f6:	1ad3      	subs	r3, r2, r3
 81033f8:	2b02      	cmp	r3, #2
 81033fa:	d901      	bls.n	8103400 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81033fc:	2303      	movs	r3, #3
 81033fe:	e088      	b.n	8103512 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103400:	4b46      	ldr	r3, [pc, #280]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103402:	681b      	ldr	r3, [r3, #0]
 8103404:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8103408:	2b00      	cmp	r3, #0
 810340a:	d1f0      	bne.n	81033ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810340c:	4b43      	ldr	r3, [pc, #268]	; (810351c <RCCEx_PLL3_Config+0x160>)
 810340e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103410:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8103414:	687b      	ldr	r3, [r7, #4]
 8103416:	681b      	ldr	r3, [r3, #0]
 8103418:	051b      	lsls	r3, r3, #20
 810341a:	4940      	ldr	r1, [pc, #256]	; (810351c <RCCEx_PLL3_Config+0x160>)
 810341c:	4313      	orrs	r3, r2
 810341e:	628b      	str	r3, [r1, #40]	; 0x28
 8103420:	687b      	ldr	r3, [r7, #4]
 8103422:	685b      	ldr	r3, [r3, #4]
 8103424:	3b01      	subs	r3, #1
 8103426:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	689b      	ldr	r3, [r3, #8]
 810342e:	3b01      	subs	r3, #1
 8103430:	025b      	lsls	r3, r3, #9
 8103432:	b29b      	uxth	r3, r3
 8103434:	431a      	orrs	r2, r3
 8103436:	687b      	ldr	r3, [r7, #4]
 8103438:	68db      	ldr	r3, [r3, #12]
 810343a:	3b01      	subs	r3, #1
 810343c:	041b      	lsls	r3, r3, #16
 810343e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8103442:	431a      	orrs	r2, r3
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	691b      	ldr	r3, [r3, #16]
 8103448:	3b01      	subs	r3, #1
 810344a:	061b      	lsls	r3, r3, #24
 810344c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103450:	4932      	ldr	r1, [pc, #200]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103452:	4313      	orrs	r3, r2
 8103454:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8103456:	4b31      	ldr	r3, [pc, #196]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810345a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 810345e:	687b      	ldr	r3, [r7, #4]
 8103460:	695b      	ldr	r3, [r3, #20]
 8103462:	492e      	ldr	r1, [pc, #184]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103464:	4313      	orrs	r3, r2
 8103466:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8103468:	4b2c      	ldr	r3, [pc, #176]	; (810351c <RCCEx_PLL3_Config+0x160>)
 810346a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810346c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8103470:	687b      	ldr	r3, [r7, #4]
 8103472:	699b      	ldr	r3, [r3, #24]
 8103474:	4929      	ldr	r1, [pc, #164]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103476:	4313      	orrs	r3, r2
 8103478:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810347a:	4b28      	ldr	r3, [pc, #160]	; (810351c <RCCEx_PLL3_Config+0x160>)
 810347c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810347e:	4a27      	ldr	r2, [pc, #156]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8103484:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8103486:	4b25      	ldr	r3, [pc, #148]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810348a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810348e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8103492:	687a      	ldr	r2, [r7, #4]
 8103494:	69d2      	ldr	r2, [r2, #28]
 8103496:	00d2      	lsls	r2, r2, #3
 8103498:	4920      	ldr	r1, [pc, #128]	; (810351c <RCCEx_PLL3_Config+0x160>)
 810349a:	4313      	orrs	r3, r2
 810349c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810349e:	4b1f      	ldr	r3, [pc, #124]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034a2:	4a1e      	ldr	r2, [pc, #120]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81034a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81034aa:	683b      	ldr	r3, [r7, #0]
 81034ac:	2b00      	cmp	r3, #0
 81034ae:	d106      	bne.n	81034be <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81034b0:	4b1a      	ldr	r3, [pc, #104]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034b4:	4a19      	ldr	r2, [pc, #100]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034b6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81034ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 81034bc:	e00f      	b.n	81034de <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81034be:	683b      	ldr	r3, [r7, #0]
 81034c0:	2b01      	cmp	r3, #1
 81034c2:	d106      	bne.n	81034d2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81034c4:	4b15      	ldr	r3, [pc, #84]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034c8:	4a14      	ldr	r2, [pc, #80]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81034ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 81034d0:	e005      	b.n	81034de <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81034d2:	4b12      	ldr	r3, [pc, #72]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034d6:	4a11      	ldr	r2, [pc, #68]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81034dc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81034de:	4b0f      	ldr	r3, [pc, #60]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034e0:	681b      	ldr	r3, [r3, #0]
 81034e2:	4a0e      	ldr	r2, [pc, #56]	; (810351c <RCCEx_PLL3_Config+0x160>)
 81034e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81034e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81034ea:	f7fd ff0d 	bl	8101308 <HAL_GetTick>
 81034ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81034f0:	e008      	b.n	8103504 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81034f2:	f7fd ff09 	bl	8101308 <HAL_GetTick>
 81034f6:	4602      	mov	r2, r0
 81034f8:	68bb      	ldr	r3, [r7, #8]
 81034fa:	1ad3      	subs	r3, r2, r3
 81034fc:	2b02      	cmp	r3, #2
 81034fe:	d901      	bls.n	8103504 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103500:	2303      	movs	r3, #3
 8103502:	e006      	b.n	8103512 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103504:	4b05      	ldr	r3, [pc, #20]	; (810351c <RCCEx_PLL3_Config+0x160>)
 8103506:	681b      	ldr	r3, [r3, #0]
 8103508:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810350c:	2b00      	cmp	r3, #0
 810350e:	d0f0      	beq.n	81034f2 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8103510:	7bfb      	ldrb	r3, [r7, #15]
}
 8103512:	4618      	mov	r0, r3
 8103514:	3710      	adds	r7, #16
 8103516:	46bd      	mov	sp, r7
 8103518:	bd80      	pop	{r7, pc}
 810351a:	bf00      	nop
 810351c:	58024400 	.word	0x58024400

08103520 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8103520:	b580      	push	{r7, lr}
 8103522:	b084      	sub	sp, #16
 8103524:	af00      	add	r7, sp, #0
 8103526:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8103528:	687b      	ldr	r3, [r7, #4]
 810352a:	2b00      	cmp	r3, #0
 810352c:	d101      	bne.n	8103532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810352e:	2301      	movs	r3, #1
 8103530:	e0f1      	b.n	8103716 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8103532:	687b      	ldr	r3, [r7, #4]
 8103534:	2200      	movs	r2, #0
 8103536:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8103538:	687b      	ldr	r3, [r7, #4]
 810353a:	681b      	ldr	r3, [r3, #0]
 810353c:	4a78      	ldr	r2, [pc, #480]	; (8103720 <HAL_SPI_Init+0x200>)
 810353e:	4293      	cmp	r3, r2
 8103540:	d00f      	beq.n	8103562 <HAL_SPI_Init+0x42>
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	681b      	ldr	r3, [r3, #0]
 8103546:	4a77      	ldr	r2, [pc, #476]	; (8103724 <HAL_SPI_Init+0x204>)
 8103548:	4293      	cmp	r3, r2
 810354a:	d00a      	beq.n	8103562 <HAL_SPI_Init+0x42>
 810354c:	687b      	ldr	r3, [r7, #4]
 810354e:	681b      	ldr	r3, [r3, #0]
 8103550:	4a75      	ldr	r2, [pc, #468]	; (8103728 <HAL_SPI_Init+0x208>)
 8103552:	4293      	cmp	r3, r2
 8103554:	d005      	beq.n	8103562 <HAL_SPI_Init+0x42>
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	68db      	ldr	r3, [r3, #12]
 810355a:	2b0f      	cmp	r3, #15
 810355c:	d901      	bls.n	8103562 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810355e:	2301      	movs	r3, #1
 8103560:	e0d9      	b.n	8103716 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103562:	6878      	ldr	r0, [r7, #4]
 8103564:	f001 f877 	bl	8104656 <SPI_GetPacketSize>
 8103568:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	4a6c      	ldr	r2, [pc, #432]	; (8103720 <HAL_SPI_Init+0x200>)
 8103570:	4293      	cmp	r3, r2
 8103572:	d00c      	beq.n	810358e <HAL_SPI_Init+0x6e>
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	4a6a      	ldr	r2, [pc, #424]	; (8103724 <HAL_SPI_Init+0x204>)
 810357a:	4293      	cmp	r3, r2
 810357c:	d007      	beq.n	810358e <HAL_SPI_Init+0x6e>
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	681b      	ldr	r3, [r3, #0]
 8103582:	4a69      	ldr	r2, [pc, #420]	; (8103728 <HAL_SPI_Init+0x208>)
 8103584:	4293      	cmp	r3, r2
 8103586:	d002      	beq.n	810358e <HAL_SPI_Init+0x6e>
 8103588:	68fb      	ldr	r3, [r7, #12]
 810358a:	2b08      	cmp	r3, #8
 810358c:	d811      	bhi.n	81035b2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810358e:	687b      	ldr	r3, [r7, #4]
 8103590:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103592:	4a63      	ldr	r2, [pc, #396]	; (8103720 <HAL_SPI_Init+0x200>)
 8103594:	4293      	cmp	r3, r2
 8103596:	d009      	beq.n	81035ac <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103598:	687b      	ldr	r3, [r7, #4]
 810359a:	681b      	ldr	r3, [r3, #0]
 810359c:	4a61      	ldr	r2, [pc, #388]	; (8103724 <HAL_SPI_Init+0x204>)
 810359e:	4293      	cmp	r3, r2
 81035a0:	d004      	beq.n	81035ac <HAL_SPI_Init+0x8c>
 81035a2:	687b      	ldr	r3, [r7, #4]
 81035a4:	681b      	ldr	r3, [r3, #0]
 81035a6:	4a60      	ldr	r2, [pc, #384]	; (8103728 <HAL_SPI_Init+0x208>)
 81035a8:	4293      	cmp	r3, r2
 81035aa:	d104      	bne.n	81035b6 <HAL_SPI_Init+0x96>
 81035ac:	68fb      	ldr	r3, [r7, #12]
 81035ae:	2b10      	cmp	r3, #16
 81035b0:	d901      	bls.n	81035b6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 81035b2:	2301      	movs	r3, #1
 81035b4:	e0af      	b.n	8103716 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 81035b6:	687b      	ldr	r3, [r7, #4]
 81035b8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81035bc:	b2db      	uxtb	r3, r3
 81035be:	2b00      	cmp	r3, #0
 81035c0:	d106      	bne.n	81035d0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 81035c2:	687b      	ldr	r3, [r7, #4]
 81035c4:	2200      	movs	r2, #0
 81035c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81035ca:	6878      	ldr	r0, [r7, #4]
 81035cc:	f7fd fc10 	bl	8100df0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81035d0:	687b      	ldr	r3, [r7, #4]
 81035d2:	2202      	movs	r2, #2
 81035d4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81035d8:	687b      	ldr	r3, [r7, #4]
 81035da:	681b      	ldr	r3, [r3, #0]
 81035dc:	681a      	ldr	r2, [r3, #0]
 81035de:	687b      	ldr	r3, [r7, #4]
 81035e0:	681b      	ldr	r3, [r3, #0]
 81035e2:	f022 0201 	bic.w	r2, r2, #1
 81035e6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 81035e8:	687b      	ldr	r3, [r7, #4]
 81035ea:	681b      	ldr	r3, [r3, #0]
 81035ec:	689b      	ldr	r3, [r3, #8]
 81035ee:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 81035f2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81035f4:	687b      	ldr	r3, [r7, #4]
 81035f6:	699b      	ldr	r3, [r3, #24]
 81035f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81035fc:	d119      	bne.n	8103632 <HAL_SPI_Init+0x112>
 81035fe:	687b      	ldr	r3, [r7, #4]
 8103600:	685b      	ldr	r3, [r3, #4]
 8103602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103606:	d103      	bne.n	8103610 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103608:	687b      	ldr	r3, [r7, #4]
 810360a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810360c:	2b00      	cmp	r3, #0
 810360e:	d008      	beq.n	8103622 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103610:	687b      	ldr	r3, [r7, #4]
 8103612:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103614:	2b00      	cmp	r3, #0
 8103616:	d10c      	bne.n	8103632 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8103618:	687b      	ldr	r3, [r7, #4]
 810361a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810361c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103620:	d107      	bne.n	8103632 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8103622:	687b      	ldr	r3, [r7, #4]
 8103624:	681b      	ldr	r3, [r3, #0]
 8103626:	681a      	ldr	r2, [r3, #0]
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	681b      	ldr	r3, [r3, #0]
 810362c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8103630:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	69da      	ldr	r2, [r3, #28]
 8103636:	687b      	ldr	r3, [r7, #4]
 8103638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810363a:	431a      	orrs	r2, r3
 810363c:	68bb      	ldr	r3, [r7, #8]
 810363e:	431a      	orrs	r2, r3
 8103640:	687b      	ldr	r3, [r7, #4]
 8103642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103644:	ea42 0103 	orr.w	r1, r2, r3
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	68da      	ldr	r2, [r3, #12]
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	681b      	ldr	r3, [r3, #0]
 8103650:	430a      	orrs	r2, r1
 8103652:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8103654:	687b      	ldr	r3, [r7, #4]
 8103656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103658:	687b      	ldr	r3, [r7, #4]
 810365a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810365c:	431a      	orrs	r2, r3
 810365e:	687b      	ldr	r3, [r7, #4]
 8103660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103662:	431a      	orrs	r2, r3
 8103664:	687b      	ldr	r3, [r7, #4]
 8103666:	699b      	ldr	r3, [r3, #24]
 8103668:	431a      	orrs	r2, r3
 810366a:	687b      	ldr	r3, [r7, #4]
 810366c:	691b      	ldr	r3, [r3, #16]
 810366e:	431a      	orrs	r2, r3
 8103670:	687b      	ldr	r3, [r7, #4]
 8103672:	695b      	ldr	r3, [r3, #20]
 8103674:	431a      	orrs	r2, r3
 8103676:	687b      	ldr	r3, [r7, #4]
 8103678:	6a1b      	ldr	r3, [r3, #32]
 810367a:	431a      	orrs	r2, r3
 810367c:	687b      	ldr	r3, [r7, #4]
 810367e:	685b      	ldr	r3, [r3, #4]
 8103680:	431a      	orrs	r2, r3
 8103682:	687b      	ldr	r3, [r7, #4]
 8103684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103686:	431a      	orrs	r2, r3
 8103688:	687b      	ldr	r3, [r7, #4]
 810368a:	689b      	ldr	r3, [r3, #8]
 810368c:	431a      	orrs	r2, r3
 810368e:	687b      	ldr	r3, [r7, #4]
 8103690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103692:	ea42 0103 	orr.w	r1, r2, r3
 8103696:	687b      	ldr	r3, [r7, #4]
 8103698:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 810369a:	687b      	ldr	r3, [r7, #4]
 810369c:	681b      	ldr	r3, [r3, #0]
 810369e:	430a      	orrs	r2, r1
 81036a0:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 81036a2:	687b      	ldr	r3, [r7, #4]
 81036a4:	685b      	ldr	r3, [r3, #4]
 81036a6:	2b00      	cmp	r3, #0
 81036a8:	d113      	bne.n	81036d2 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 81036aa:	687b      	ldr	r3, [r7, #4]
 81036ac:	681b      	ldr	r3, [r3, #0]
 81036ae:	689b      	ldr	r3, [r3, #8]
 81036b0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 81036b4:	687b      	ldr	r3, [r7, #4]
 81036b6:	681b      	ldr	r3, [r3, #0]
 81036b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81036bc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 81036be:	687b      	ldr	r3, [r7, #4]
 81036c0:	681b      	ldr	r3, [r3, #0]
 81036c2:	689b      	ldr	r3, [r3, #8]
 81036c4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 81036c8:	687b      	ldr	r3, [r7, #4]
 81036ca:	681b      	ldr	r3, [r3, #0]
 81036cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 81036d0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 81036d2:	687b      	ldr	r3, [r7, #4]
 81036d4:	681b      	ldr	r3, [r3, #0]
 81036d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	f022 0201 	bic.w	r2, r2, #1
 81036e0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	685b      	ldr	r3, [r3, #4]
 81036e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81036ea:	2b00      	cmp	r3, #0
 81036ec:	d00a      	beq.n	8103704 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	68db      	ldr	r3, [r3, #12]
 81036f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81036f8:	687b      	ldr	r3, [r7, #4]
 81036fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81036fc:	687b      	ldr	r3, [r7, #4]
 81036fe:	681b      	ldr	r3, [r3, #0]
 8103700:	430a      	orrs	r2, r1
 8103702:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8103704:	687b      	ldr	r3, [r7, #4]
 8103706:	2200      	movs	r2, #0
 8103708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810370c:	687b      	ldr	r3, [r7, #4]
 810370e:	2201      	movs	r2, #1
 8103710:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8103714:	2300      	movs	r3, #0
}
 8103716:	4618      	mov	r0, r3
 8103718:	3710      	adds	r7, #16
 810371a:	46bd      	mov	sp, r7
 810371c:	bd80      	pop	{r7, pc}
 810371e:	bf00      	nop
 8103720:	40013000 	.word	0x40013000
 8103724:	40003800 	.word	0x40003800
 8103728:	40003c00 	.word	0x40003c00

0810372c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810372c:	b580      	push	{r7, lr}
 810372e:	b08a      	sub	sp, #40	; 0x28
 8103730:	af02      	add	r7, sp, #8
 8103732:	60f8      	str	r0, [r7, #12]
 8103734:	60b9      	str	r1, [r7, #8]
 8103736:	603b      	str	r3, [r7, #0]
 8103738:	4613      	mov	r3, r2
 810373a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 810373c:	68fb      	ldr	r3, [r7, #12]
 810373e:	681b      	ldr	r3, [r3, #0]
 8103740:	3320      	adds	r3, #32
 8103742:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103744:	2300      	movs	r3, #0
 8103746:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103748:	68fb      	ldr	r3, [r7, #12]
 810374a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810374e:	2b01      	cmp	r3, #1
 8103750:	d101      	bne.n	8103756 <HAL_SPI_Transmit+0x2a>
 8103752:	2302      	movs	r3, #2
 8103754:	e1d4      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
 8103756:	68fb      	ldr	r3, [r7, #12]
 8103758:	2201      	movs	r2, #1
 810375a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810375e:	f7fd fdd3 	bl	8101308 <HAL_GetTick>
 8103762:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103764:	68fb      	ldr	r3, [r7, #12]
 8103766:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810376a:	b2db      	uxtb	r3, r3
 810376c:	2b01      	cmp	r3, #1
 810376e:	d007      	beq.n	8103780 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8103770:	2302      	movs	r3, #2
 8103772:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103774:	68fb      	ldr	r3, [r7, #12]
 8103776:	2200      	movs	r2, #0
 8103778:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810377c:	7efb      	ldrb	r3, [r7, #27]
 810377e:	e1bf      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103780:	68bb      	ldr	r3, [r7, #8]
 8103782:	2b00      	cmp	r3, #0
 8103784:	d002      	beq.n	810378c <HAL_SPI_Transmit+0x60>
 8103786:	88fb      	ldrh	r3, [r7, #6]
 8103788:	2b00      	cmp	r3, #0
 810378a:	d107      	bne.n	810379c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 810378c:	2301      	movs	r3, #1
 810378e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103790:	68fb      	ldr	r3, [r7, #12]
 8103792:	2200      	movs	r2, #0
 8103794:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103798:	7efb      	ldrb	r3, [r7, #27]
 810379a:	e1b1      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 810379c:	68fb      	ldr	r3, [r7, #12]
 810379e:	2203      	movs	r2, #3
 81037a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 81037a4:	68fb      	ldr	r3, [r7, #12]
 81037a6:	2200      	movs	r2, #0
 81037a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 81037ac:	68fb      	ldr	r3, [r7, #12]
 81037ae:	68ba      	ldr	r2, [r7, #8]
 81037b0:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 81037b2:	68fb      	ldr	r3, [r7, #12]
 81037b4:	88fa      	ldrh	r2, [r7, #6]
 81037b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 81037ba:	68fb      	ldr	r3, [r7, #12]
 81037bc:	88fa      	ldrh	r2, [r7, #6]
 81037be:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 81037c2:	68fb      	ldr	r3, [r7, #12]
 81037c4:	2200      	movs	r2, #0
 81037c6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 81037c8:	68fb      	ldr	r3, [r7, #12]
 81037ca:	2200      	movs	r2, #0
 81037cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 81037d0:	68fb      	ldr	r3, [r7, #12]
 81037d2:	2200      	movs	r2, #0
 81037d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 81037d8:	68fb      	ldr	r3, [r7, #12]
 81037da:	2200      	movs	r2, #0
 81037dc:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 81037de:	68fb      	ldr	r3, [r7, #12]
 81037e0:	2200      	movs	r2, #0
 81037e2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 81037e4:	68fb      	ldr	r3, [r7, #12]
 81037e6:	689b      	ldr	r3, [r3, #8]
 81037e8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 81037ec:	d107      	bne.n	81037fe <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 81037ee:	68fb      	ldr	r3, [r7, #12]
 81037f0:	681b      	ldr	r3, [r3, #0]
 81037f2:	681a      	ldr	r2, [r3, #0]
 81037f4:	68fb      	ldr	r3, [r7, #12]
 81037f6:	681b      	ldr	r3, [r3, #0]
 81037f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81037fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81037fe:	68fb      	ldr	r3, [r7, #12]
 8103800:	681b      	ldr	r3, [r3, #0]
 8103802:	685b      	ldr	r3, [r3, #4]
 8103804:	0c1b      	lsrs	r3, r3, #16
 8103806:	041b      	lsls	r3, r3, #16
 8103808:	88f9      	ldrh	r1, [r7, #6]
 810380a:	68fa      	ldr	r2, [r7, #12]
 810380c:	6812      	ldr	r2, [r2, #0]
 810380e:	430b      	orrs	r3, r1
 8103810:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103812:	68fb      	ldr	r3, [r7, #12]
 8103814:	681b      	ldr	r3, [r3, #0]
 8103816:	681a      	ldr	r2, [r3, #0]
 8103818:	68fb      	ldr	r3, [r7, #12]
 810381a:	681b      	ldr	r3, [r3, #0]
 810381c:	f042 0201 	orr.w	r2, r2, #1
 8103820:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103822:	68fb      	ldr	r3, [r7, #12]
 8103824:	685b      	ldr	r3, [r3, #4]
 8103826:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810382a:	d107      	bne.n	810383c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 810382c:	68fb      	ldr	r3, [r7, #12]
 810382e:	681b      	ldr	r3, [r3, #0]
 8103830:	681a      	ldr	r2, [r3, #0]
 8103832:	68fb      	ldr	r3, [r7, #12]
 8103834:	681b      	ldr	r3, [r3, #0]
 8103836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810383a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 810383c:	68fb      	ldr	r3, [r7, #12]
 810383e:	68db      	ldr	r3, [r3, #12]
 8103840:	2b0f      	cmp	r3, #15
 8103842:	d947      	bls.n	81038d4 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103844:	e03f      	b.n	81038c6 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103846:	68fb      	ldr	r3, [r7, #12]
 8103848:	681b      	ldr	r3, [r3, #0]
 810384a:	695b      	ldr	r3, [r3, #20]
 810384c:	f003 0302 	and.w	r3, r3, #2
 8103850:	2b02      	cmp	r3, #2
 8103852:	d114      	bne.n	810387e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103854:	68fb      	ldr	r3, [r7, #12]
 8103856:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103858:	68fb      	ldr	r3, [r7, #12]
 810385a:	681b      	ldr	r3, [r3, #0]
 810385c:	6812      	ldr	r2, [r2, #0]
 810385e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8103860:	68fb      	ldr	r3, [r7, #12]
 8103862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103864:	1d1a      	adds	r2, r3, #4
 8103866:	68fb      	ldr	r3, [r7, #12]
 8103868:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 810386a:	68fb      	ldr	r3, [r7, #12]
 810386c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103870:	b29b      	uxth	r3, r3
 8103872:	3b01      	subs	r3, #1
 8103874:	b29a      	uxth	r2, r3
 8103876:	68fb      	ldr	r3, [r7, #12]
 8103878:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 810387c:	e023      	b.n	81038c6 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810387e:	f7fd fd43 	bl	8101308 <HAL_GetTick>
 8103882:	4602      	mov	r2, r0
 8103884:	697b      	ldr	r3, [r7, #20]
 8103886:	1ad3      	subs	r3, r2, r3
 8103888:	683a      	ldr	r2, [r7, #0]
 810388a:	429a      	cmp	r2, r3
 810388c:	d803      	bhi.n	8103896 <HAL_SPI_Transmit+0x16a>
 810388e:	683b      	ldr	r3, [r7, #0]
 8103890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103894:	d102      	bne.n	810389c <HAL_SPI_Transmit+0x170>
 8103896:	683b      	ldr	r3, [r7, #0]
 8103898:	2b00      	cmp	r3, #0
 810389a:	d114      	bne.n	81038c6 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810389c:	68f8      	ldr	r0, [r7, #12]
 810389e:	f000 fe0c 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81038a2:	68fb      	ldr	r3, [r7, #12]
 81038a4:	2200      	movs	r2, #0
 81038a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81038aa:	68fb      	ldr	r3, [r7, #12]
 81038ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81038b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81038b4:	68fb      	ldr	r3, [r7, #12]
 81038b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 81038ba:	68fb      	ldr	r3, [r7, #12]
 81038bc:	2201      	movs	r2, #1
 81038be:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 81038c2:	2303      	movs	r3, #3
 81038c4:	e11c      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 81038c6:	68fb      	ldr	r3, [r7, #12]
 81038c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81038cc:	b29b      	uxth	r3, r3
 81038ce:	2b00      	cmp	r3, #0
 81038d0:	d1b9      	bne.n	8103846 <HAL_SPI_Transmit+0x11a>
 81038d2:	e0ef      	b.n	8103ab4 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81038d4:	68fb      	ldr	r3, [r7, #12]
 81038d6:	68db      	ldr	r3, [r3, #12]
 81038d8:	2b07      	cmp	r3, #7
 81038da:	f240 80e4 	bls.w	8103aa6 <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 81038de:	e05d      	b.n	810399c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81038e0:	68fb      	ldr	r3, [r7, #12]
 81038e2:	681b      	ldr	r3, [r3, #0]
 81038e4:	695b      	ldr	r3, [r3, #20]
 81038e6:	f003 0302 	and.w	r3, r3, #2
 81038ea:	2b02      	cmp	r3, #2
 81038ec:	d132      	bne.n	8103954 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81038ee:	68fb      	ldr	r3, [r7, #12]
 81038f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81038f4:	b29b      	uxth	r3, r3
 81038f6:	2b01      	cmp	r3, #1
 81038f8:	d918      	bls.n	810392c <HAL_SPI_Transmit+0x200>
 81038fa:	68fb      	ldr	r3, [r7, #12]
 81038fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81038fe:	2b00      	cmp	r3, #0
 8103900:	d014      	beq.n	810392c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103902:	68fb      	ldr	r3, [r7, #12]
 8103904:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103906:	68fb      	ldr	r3, [r7, #12]
 8103908:	681b      	ldr	r3, [r3, #0]
 810390a:	6812      	ldr	r2, [r2, #0]
 810390c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810390e:	68fb      	ldr	r3, [r7, #12]
 8103910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103912:	1d1a      	adds	r2, r3, #4
 8103914:	68fb      	ldr	r3, [r7, #12]
 8103916:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103918:	68fb      	ldr	r3, [r7, #12]
 810391a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810391e:	b29b      	uxth	r3, r3
 8103920:	3b02      	subs	r3, #2
 8103922:	b29a      	uxth	r2, r3
 8103924:	68fb      	ldr	r3, [r7, #12]
 8103926:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 810392a:	e037      	b.n	810399c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810392c:	68fb      	ldr	r3, [r7, #12]
 810392e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103930:	881a      	ldrh	r2, [r3, #0]
 8103932:	69fb      	ldr	r3, [r7, #28]
 8103934:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103936:	68fb      	ldr	r3, [r7, #12]
 8103938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810393a:	1c9a      	adds	r2, r3, #2
 810393c:	68fb      	ldr	r3, [r7, #12]
 810393e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8103940:	68fb      	ldr	r3, [r7, #12]
 8103942:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103946:	b29b      	uxth	r3, r3
 8103948:	3b01      	subs	r3, #1
 810394a:	b29a      	uxth	r2, r3
 810394c:	68fb      	ldr	r3, [r7, #12]
 810394e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103952:	e023      	b.n	810399c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103954:	f7fd fcd8 	bl	8101308 <HAL_GetTick>
 8103958:	4602      	mov	r2, r0
 810395a:	697b      	ldr	r3, [r7, #20]
 810395c:	1ad3      	subs	r3, r2, r3
 810395e:	683a      	ldr	r2, [r7, #0]
 8103960:	429a      	cmp	r2, r3
 8103962:	d803      	bhi.n	810396c <HAL_SPI_Transmit+0x240>
 8103964:	683b      	ldr	r3, [r7, #0]
 8103966:	f1b3 3fff 	cmp.w	r3, #4294967295
 810396a:	d102      	bne.n	8103972 <HAL_SPI_Transmit+0x246>
 810396c:	683b      	ldr	r3, [r7, #0]
 810396e:	2b00      	cmp	r3, #0
 8103970:	d114      	bne.n	810399c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103972:	68f8      	ldr	r0, [r7, #12]
 8103974:	f000 fda1 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103978:	68fb      	ldr	r3, [r7, #12]
 810397a:	2200      	movs	r2, #0
 810397c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103980:	68fb      	ldr	r3, [r7, #12]
 8103982:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103986:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 810398a:	68fb      	ldr	r3, [r7, #12]
 810398c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103990:	68fb      	ldr	r3, [r7, #12]
 8103992:	2201      	movs	r2, #1
 8103994:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103998:	2303      	movs	r3, #3
 810399a:	e0b1      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 810399c:	68fb      	ldr	r3, [r7, #12]
 810399e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039a2:	b29b      	uxth	r3, r3
 81039a4:	2b00      	cmp	r3, #0
 81039a6:	d19b      	bne.n	81038e0 <HAL_SPI_Transmit+0x1b4>
 81039a8:	e084      	b.n	8103ab4 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81039aa:	68fb      	ldr	r3, [r7, #12]
 81039ac:	681b      	ldr	r3, [r3, #0]
 81039ae:	695b      	ldr	r3, [r3, #20]
 81039b0:	f003 0302 	and.w	r3, r3, #2
 81039b4:	2b02      	cmp	r3, #2
 81039b6:	d152      	bne.n	8103a5e <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 81039b8:	68fb      	ldr	r3, [r7, #12]
 81039ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039be:	b29b      	uxth	r3, r3
 81039c0:	2b03      	cmp	r3, #3
 81039c2:	d918      	bls.n	81039f6 <HAL_SPI_Transmit+0x2ca>
 81039c4:	68fb      	ldr	r3, [r7, #12]
 81039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81039c8:	2b40      	cmp	r3, #64	; 0x40
 81039ca:	d914      	bls.n	81039f6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81039cc:	68fb      	ldr	r3, [r7, #12]
 81039ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81039d0:	68fb      	ldr	r3, [r7, #12]
 81039d2:	681b      	ldr	r3, [r3, #0]
 81039d4:	6812      	ldr	r2, [r2, #0]
 81039d6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81039d8:	68fb      	ldr	r3, [r7, #12]
 81039da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039dc:	1d1a      	adds	r2, r3, #4
 81039de:	68fb      	ldr	r3, [r7, #12]
 81039e0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 81039e2:	68fb      	ldr	r3, [r7, #12]
 81039e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039e8:	b29b      	uxth	r3, r3
 81039ea:	3b04      	subs	r3, #4
 81039ec:	b29a      	uxth	r2, r3
 81039ee:	68fb      	ldr	r3, [r7, #12]
 81039f0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81039f4:	e057      	b.n	8103aa6 <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81039f6:	68fb      	ldr	r3, [r7, #12]
 81039f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039fc:	b29b      	uxth	r3, r3
 81039fe:	2b01      	cmp	r3, #1
 8103a00:	d917      	bls.n	8103a32 <HAL_SPI_Transmit+0x306>
 8103a02:	68fb      	ldr	r3, [r7, #12]
 8103a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103a06:	2b00      	cmp	r3, #0
 8103a08:	d013      	beq.n	8103a32 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103a0a:	68fb      	ldr	r3, [r7, #12]
 8103a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a0e:	881a      	ldrh	r2, [r3, #0]
 8103a10:	69fb      	ldr	r3, [r7, #28]
 8103a12:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103a14:	68fb      	ldr	r3, [r7, #12]
 8103a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a18:	1c9a      	adds	r2, r3, #2
 8103a1a:	68fb      	ldr	r3, [r7, #12]
 8103a1c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103a1e:	68fb      	ldr	r3, [r7, #12]
 8103a20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103a24:	b29b      	uxth	r3, r3
 8103a26:	3b02      	subs	r3, #2
 8103a28:	b29a      	uxth	r2, r3
 8103a2a:	68fb      	ldr	r3, [r7, #12]
 8103a2c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103a30:	e039      	b.n	8103aa6 <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8103a32:	68fb      	ldr	r3, [r7, #12]
 8103a34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103a36:	68fb      	ldr	r3, [r7, #12]
 8103a38:	681b      	ldr	r3, [r3, #0]
 8103a3a:	3320      	adds	r3, #32
 8103a3c:	7812      	ldrb	r2, [r2, #0]
 8103a3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8103a40:	68fb      	ldr	r3, [r7, #12]
 8103a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a44:	1c5a      	adds	r2, r3, #1
 8103a46:	68fb      	ldr	r3, [r7, #12]
 8103a48:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8103a4a:	68fb      	ldr	r3, [r7, #12]
 8103a4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103a50:	b29b      	uxth	r3, r3
 8103a52:	3b01      	subs	r3, #1
 8103a54:	b29a      	uxth	r2, r3
 8103a56:	68fb      	ldr	r3, [r7, #12]
 8103a58:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103a5c:	e023      	b.n	8103aa6 <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103a5e:	f7fd fc53 	bl	8101308 <HAL_GetTick>
 8103a62:	4602      	mov	r2, r0
 8103a64:	697b      	ldr	r3, [r7, #20]
 8103a66:	1ad3      	subs	r3, r2, r3
 8103a68:	683a      	ldr	r2, [r7, #0]
 8103a6a:	429a      	cmp	r2, r3
 8103a6c:	d803      	bhi.n	8103a76 <HAL_SPI_Transmit+0x34a>
 8103a6e:	683b      	ldr	r3, [r7, #0]
 8103a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103a74:	d102      	bne.n	8103a7c <HAL_SPI_Transmit+0x350>
 8103a76:	683b      	ldr	r3, [r7, #0]
 8103a78:	2b00      	cmp	r3, #0
 8103a7a:	d114      	bne.n	8103aa6 <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103a7c:	68f8      	ldr	r0, [r7, #12]
 8103a7e:	f000 fd1c 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103a82:	68fb      	ldr	r3, [r7, #12]
 8103a84:	2200      	movs	r2, #0
 8103a86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103a8a:	68fb      	ldr	r3, [r7, #12]
 8103a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103a90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103a94:	68fb      	ldr	r3, [r7, #12]
 8103a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103a9a:	68fb      	ldr	r3, [r7, #12]
 8103a9c:	2201      	movs	r2, #1
 8103a9e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103aa2:	2303      	movs	r3, #3
 8103aa4:	e02c      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8103aa6:	68fb      	ldr	r3, [r7, #12]
 8103aa8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103aac:	b29b      	uxth	r3, r3
 8103aae:	2b00      	cmp	r3, #0
 8103ab0:	f47f af7b 	bne.w	81039aa <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8103ab4:	683b      	ldr	r3, [r7, #0]
 8103ab6:	9300      	str	r3, [sp, #0]
 8103ab8:	697b      	ldr	r3, [r7, #20]
 8103aba:	2200      	movs	r2, #0
 8103abc:	2108      	movs	r1, #8
 8103abe:	68f8      	ldr	r0, [r7, #12]
 8103ac0:	f000 fd9b 	bl	81045fa <SPI_WaitOnFlagUntilTimeout>
 8103ac4:	4603      	mov	r3, r0
 8103ac6:	2b00      	cmp	r3, #0
 8103ac8:	d007      	beq.n	8103ada <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8103aca:	68fb      	ldr	r3, [r7, #12]
 8103acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103ad0:	f043 0220 	orr.w	r2, r3, #32
 8103ad4:	68fb      	ldr	r3, [r7, #12]
 8103ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103ada:	68f8      	ldr	r0, [r7, #12]
 8103adc:	f000 fced 	bl	81044ba <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103ae0:	68fb      	ldr	r3, [r7, #12]
 8103ae2:	2200      	movs	r2, #0
 8103ae4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8103ae8:	68fb      	ldr	r3, [r7, #12]
 8103aea:	2201      	movs	r2, #1
 8103aec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103af0:	68fb      	ldr	r3, [r7, #12]
 8103af2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103af6:	2b00      	cmp	r3, #0
 8103af8:	d001      	beq.n	8103afe <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 8103afa:	2301      	movs	r3, #1
 8103afc:	e000      	b.n	8103b00 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 8103afe:	7efb      	ldrb	r3, [r7, #27]
}
 8103b00:	4618      	mov	r0, r3
 8103b02:	3720      	adds	r7, #32
 8103b04:	46bd      	mov	sp, r7
 8103b06:	bd80      	pop	{r7, pc}

08103b08 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103b08:	b580      	push	{r7, lr}
 8103b0a:	b08a      	sub	sp, #40	; 0x28
 8103b0c:	af02      	add	r7, sp, #8
 8103b0e:	60f8      	str	r0, [r7, #12]
 8103b10:	60b9      	str	r1, [r7, #8]
 8103b12:	603b      	str	r3, [r7, #0]
 8103b14:	4613      	mov	r3, r2
 8103b16:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103b18:	2300      	movs	r3, #0
 8103b1a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103b1c:	68fb      	ldr	r3, [r7, #12]
 8103b1e:	681b      	ldr	r3, [r3, #0]
 8103b20:	3330      	adds	r3, #48	; 0x30
 8103b22:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8103b24:	68fb      	ldr	r3, [r7, #12]
 8103b26:	685b      	ldr	r3, [r3, #4]
 8103b28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103b2c:	d112      	bne.n	8103b54 <HAL_SPI_Receive+0x4c>
 8103b2e:	68fb      	ldr	r3, [r7, #12]
 8103b30:	689b      	ldr	r3, [r3, #8]
 8103b32:	2b00      	cmp	r3, #0
 8103b34:	d10e      	bne.n	8103b54 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8103b36:	68fb      	ldr	r3, [r7, #12]
 8103b38:	2204      	movs	r2, #4
 8103b3a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8103b3e:	88fa      	ldrh	r2, [r7, #6]
 8103b40:	683b      	ldr	r3, [r7, #0]
 8103b42:	9300      	str	r3, [sp, #0]
 8103b44:	4613      	mov	r3, r2
 8103b46:	68ba      	ldr	r2, [r7, #8]
 8103b48:	68b9      	ldr	r1, [r7, #8]
 8103b4a:	68f8      	ldr	r0, [r7, #12]
 8103b4c:	f000 f9cc 	bl	8103ee8 <HAL_SPI_TransmitReceive>
 8103b50:	4603      	mov	r3, r0
 8103b52:	e1c5      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103b54:	68fb      	ldr	r3, [r7, #12]
 8103b56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103b5a:	2b01      	cmp	r3, #1
 8103b5c:	d101      	bne.n	8103b62 <HAL_SPI_Receive+0x5a>
 8103b5e:	2302      	movs	r3, #2
 8103b60:	e1be      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
 8103b62:	68fb      	ldr	r3, [r7, #12]
 8103b64:	2201      	movs	r2, #1
 8103b66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103b6a:	f7fd fbcd 	bl	8101308 <HAL_GetTick>
 8103b6e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103b70:	68fb      	ldr	r3, [r7, #12]
 8103b72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103b76:	b2db      	uxtb	r3, r3
 8103b78:	2b01      	cmp	r3, #1
 8103b7a:	d007      	beq.n	8103b8c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8103b7c:	2302      	movs	r3, #2
 8103b7e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103b80:	68fb      	ldr	r3, [r7, #12]
 8103b82:	2200      	movs	r2, #0
 8103b84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103b88:	7ffb      	ldrb	r3, [r7, #31]
 8103b8a:	e1a9      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103b8c:	68bb      	ldr	r3, [r7, #8]
 8103b8e:	2b00      	cmp	r3, #0
 8103b90:	d002      	beq.n	8103b98 <HAL_SPI_Receive+0x90>
 8103b92:	88fb      	ldrh	r3, [r7, #6]
 8103b94:	2b00      	cmp	r3, #0
 8103b96:	d107      	bne.n	8103ba8 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8103b98:	2301      	movs	r3, #1
 8103b9a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103b9c:	68fb      	ldr	r3, [r7, #12]
 8103b9e:	2200      	movs	r2, #0
 8103ba0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103ba4:	7ffb      	ldrb	r3, [r7, #31]
 8103ba6:	e19b      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8103ba8:	68fb      	ldr	r3, [r7, #12]
 8103baa:	2204      	movs	r2, #4
 8103bac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103bb0:	68fb      	ldr	r3, [r7, #12]
 8103bb2:	2200      	movs	r2, #0
 8103bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8103bb8:	68fb      	ldr	r3, [r7, #12]
 8103bba:	68ba      	ldr	r2, [r7, #8]
 8103bbc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8103bbe:	68fb      	ldr	r3, [r7, #12]
 8103bc0:	88fa      	ldrh	r2, [r7, #6]
 8103bc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8103bc6:	68fb      	ldr	r3, [r7, #12]
 8103bc8:	88fa      	ldrh	r2, [r7, #6]
 8103bca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8103bce:	68fb      	ldr	r3, [r7, #12]
 8103bd0:	2200      	movs	r2, #0
 8103bd2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8103bd4:	68fb      	ldr	r3, [r7, #12]
 8103bd6:	2200      	movs	r2, #0
 8103bd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8103bdc:	68fb      	ldr	r3, [r7, #12]
 8103bde:	2200      	movs	r2, #0
 8103be0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8103be4:	68fb      	ldr	r3, [r7, #12]
 8103be6:	2200      	movs	r2, #0
 8103be8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8103bea:	68fb      	ldr	r3, [r7, #12]
 8103bec:	2200      	movs	r2, #0
 8103bee:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103bf0:	68fb      	ldr	r3, [r7, #12]
 8103bf2:	689b      	ldr	r3, [r3, #8]
 8103bf4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103bf8:	d107      	bne.n	8103c0a <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 8103bfa:	68fb      	ldr	r3, [r7, #12]
 8103bfc:	681b      	ldr	r3, [r3, #0]
 8103bfe:	681a      	ldr	r2, [r3, #0]
 8103c00:	68fb      	ldr	r3, [r7, #12]
 8103c02:	681b      	ldr	r3, [r3, #0]
 8103c04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8103c08:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103c0a:	68fb      	ldr	r3, [r7, #12]
 8103c0c:	681b      	ldr	r3, [r3, #0]
 8103c0e:	685b      	ldr	r3, [r3, #4]
 8103c10:	0c1b      	lsrs	r3, r3, #16
 8103c12:	041b      	lsls	r3, r3, #16
 8103c14:	88f9      	ldrh	r1, [r7, #6]
 8103c16:	68fa      	ldr	r2, [r7, #12]
 8103c18:	6812      	ldr	r2, [r2, #0]
 8103c1a:	430b      	orrs	r3, r1
 8103c1c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103c1e:	68fb      	ldr	r3, [r7, #12]
 8103c20:	681b      	ldr	r3, [r3, #0]
 8103c22:	681a      	ldr	r2, [r3, #0]
 8103c24:	68fb      	ldr	r3, [r7, #12]
 8103c26:	681b      	ldr	r3, [r3, #0]
 8103c28:	f042 0201 	orr.w	r2, r2, #1
 8103c2c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103c2e:	68fb      	ldr	r3, [r7, #12]
 8103c30:	685b      	ldr	r3, [r3, #4]
 8103c32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103c36:	d107      	bne.n	8103c48 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103c38:	68fb      	ldr	r3, [r7, #12]
 8103c3a:	681b      	ldr	r3, [r3, #0]
 8103c3c:	681a      	ldr	r2, [r3, #0]
 8103c3e:	68fb      	ldr	r3, [r7, #12]
 8103c40:	681b      	ldr	r3, [r3, #0]
 8103c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103c46:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103c48:	68fb      	ldr	r3, [r7, #12]
 8103c4a:	68db      	ldr	r3, [r3, #12]
 8103c4c:	2b0f      	cmp	r3, #15
 8103c4e:	d948      	bls.n	8103ce2 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103c50:	e040      	b.n	8103cd4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8103c52:	68fb      	ldr	r3, [r7, #12]
 8103c54:	681b      	ldr	r3, [r3, #0]
 8103c56:	695a      	ldr	r2, [r3, #20]
 8103c58:	f248 0308 	movw	r3, #32776	; 0x8008
 8103c5c:	4013      	ands	r3, r2
 8103c5e:	2b00      	cmp	r3, #0
 8103c60:	d014      	beq.n	8103c8c <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103c62:	68fb      	ldr	r3, [r7, #12]
 8103c64:	681a      	ldr	r2, [r3, #0]
 8103c66:	68fb      	ldr	r3, [r7, #12]
 8103c68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103c6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103c6c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103c6e:	68fb      	ldr	r3, [r7, #12]
 8103c70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103c72:	1d1a      	adds	r2, r3, #4
 8103c74:	68fb      	ldr	r3, [r7, #12]
 8103c76:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8103c78:	68fb      	ldr	r3, [r7, #12]
 8103c7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103c7e:	b29b      	uxth	r3, r3
 8103c80:	3b01      	subs	r3, #1
 8103c82:	b29a      	uxth	r2, r3
 8103c84:	68fb      	ldr	r3, [r7, #12]
 8103c86:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103c8a:	e023      	b.n	8103cd4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103c8c:	f7fd fb3c 	bl	8101308 <HAL_GetTick>
 8103c90:	4602      	mov	r2, r0
 8103c92:	697b      	ldr	r3, [r7, #20]
 8103c94:	1ad3      	subs	r3, r2, r3
 8103c96:	683a      	ldr	r2, [r7, #0]
 8103c98:	429a      	cmp	r2, r3
 8103c9a:	d803      	bhi.n	8103ca4 <HAL_SPI_Receive+0x19c>
 8103c9c:	683b      	ldr	r3, [r7, #0]
 8103c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103ca2:	d102      	bne.n	8103caa <HAL_SPI_Receive+0x1a2>
 8103ca4:	683b      	ldr	r3, [r7, #0]
 8103ca6:	2b00      	cmp	r3, #0
 8103ca8:	d114      	bne.n	8103cd4 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103caa:	68f8      	ldr	r0, [r7, #12]
 8103cac:	f000 fc05 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103cb0:	68fb      	ldr	r3, [r7, #12]
 8103cb2:	2200      	movs	r2, #0
 8103cb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103cb8:	68fb      	ldr	r3, [r7, #12]
 8103cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103cbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103cc2:	68fb      	ldr	r3, [r7, #12]
 8103cc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103cc8:	68fb      	ldr	r3, [r7, #12]
 8103cca:	2201      	movs	r2, #1
 8103ccc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103cd0:	2303      	movs	r3, #3
 8103cd2:	e105      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103cd4:	68fb      	ldr	r3, [r7, #12]
 8103cd6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103cda:	b29b      	uxth	r3, r3
 8103cdc:	2b00      	cmp	r3, #0
 8103cde:	d1b8      	bne.n	8103c52 <HAL_SPI_Receive+0x14a>
 8103ce0:	e0eb      	b.n	8103eba <HAL_SPI_Receive+0x3b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103ce2:	68fb      	ldr	r3, [r7, #12]
 8103ce4:	68db      	ldr	r3, [r3, #12]
 8103ce6:	2b07      	cmp	r3, #7
 8103ce8:	f240 80e0 	bls.w	8103eac <HAL_SPI_Receive+0x3a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103cec:	e05b      	b.n	8103da6 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8103cee:	68fb      	ldr	r3, [r7, #12]
 8103cf0:	681b      	ldr	r3, [r3, #0]
 8103cf2:	695b      	ldr	r3, [r3, #20]
 8103cf4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8103cf8:	2b00      	cmp	r3, #0
 8103cfa:	d030      	beq.n	8103d5e <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8103cfc:	68fb      	ldr	r3, [r7, #12]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	695b      	ldr	r3, [r3, #20]
 8103d02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103d06:	2b00      	cmp	r3, #0
 8103d08:	d014      	beq.n	8103d34 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103d0a:	68fb      	ldr	r3, [r7, #12]
 8103d0c:	681a      	ldr	r2, [r3, #0]
 8103d0e:	68fb      	ldr	r3, [r7, #12]
 8103d10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103d14:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8103d16:	68fb      	ldr	r3, [r7, #12]
 8103d18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d1a:	1d1a      	adds	r2, r3, #4
 8103d1c:	68fb      	ldr	r3, [r7, #12]
 8103d1e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8103d20:	68fb      	ldr	r3, [r7, #12]
 8103d22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103d26:	b29b      	uxth	r3, r3
 8103d28:	3b02      	subs	r3, #2
 8103d2a:	b29a      	uxth	r2, r3
 8103d2c:	68fb      	ldr	r3, [r7, #12]
 8103d2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103d32:	e038      	b.n	8103da6 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103d34:	68fb      	ldr	r3, [r7, #12]
 8103d36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d38:	69ba      	ldr	r2, [r7, #24]
 8103d3a:	8812      	ldrh	r2, [r2, #0]
 8103d3c:	b292      	uxth	r2, r2
 8103d3e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8103d40:	68fb      	ldr	r3, [r7, #12]
 8103d42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d44:	1c9a      	adds	r2, r3, #2
 8103d46:	68fb      	ldr	r3, [r7, #12]
 8103d48:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8103d4a:	68fb      	ldr	r3, [r7, #12]
 8103d4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103d50:	b29b      	uxth	r3, r3
 8103d52:	3b01      	subs	r3, #1
 8103d54:	b29a      	uxth	r2, r3
 8103d56:	68fb      	ldr	r3, [r7, #12]
 8103d58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103d5c:	e023      	b.n	8103da6 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103d5e:	f7fd fad3 	bl	8101308 <HAL_GetTick>
 8103d62:	4602      	mov	r2, r0
 8103d64:	697b      	ldr	r3, [r7, #20]
 8103d66:	1ad3      	subs	r3, r2, r3
 8103d68:	683a      	ldr	r2, [r7, #0]
 8103d6a:	429a      	cmp	r2, r3
 8103d6c:	d803      	bhi.n	8103d76 <HAL_SPI_Receive+0x26e>
 8103d6e:	683b      	ldr	r3, [r7, #0]
 8103d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103d74:	d102      	bne.n	8103d7c <HAL_SPI_Receive+0x274>
 8103d76:	683b      	ldr	r3, [r7, #0]
 8103d78:	2b00      	cmp	r3, #0
 8103d7a:	d114      	bne.n	8103da6 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103d7c:	68f8      	ldr	r0, [r7, #12]
 8103d7e:	f000 fb9c 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103d82:	68fb      	ldr	r3, [r7, #12]
 8103d84:	2200      	movs	r2, #0
 8103d86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103d8a:	68fb      	ldr	r3, [r7, #12]
 8103d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103d90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103d94:	68fb      	ldr	r3, [r7, #12]
 8103d96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103d9a:	68fb      	ldr	r3, [r7, #12]
 8103d9c:	2201      	movs	r2, #1
 8103d9e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103da2:	2303      	movs	r3, #3
 8103da4:	e09c      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103da6:	68fb      	ldr	r3, [r7, #12]
 8103da8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103dac:	b29b      	uxth	r3, r3
 8103dae:	2b00      	cmp	r3, #0
 8103db0:	d19d      	bne.n	8103cee <HAL_SPI_Receive+0x1e6>
 8103db2:	e082      	b.n	8103eba <HAL_SPI_Receive+0x3b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8103db4:	68fb      	ldr	r3, [r7, #12]
 8103db6:	681b      	ldr	r3, [r3, #0]
 8103db8:	695b      	ldr	r3, [r3, #20]
 8103dba:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8103dbe:	2b00      	cmp	r3, #0
 8103dc0:	d050      	beq.n	8103e64 <HAL_SPI_Receive+0x35c>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8103dc2:	68fb      	ldr	r3, [r7, #12]
 8103dc4:	681b      	ldr	r3, [r3, #0]
 8103dc6:	695b      	ldr	r3, [r3, #20]
 8103dc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103dcc:	2b00      	cmp	r3, #0
 8103dce:	d014      	beq.n	8103dfa <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103dd0:	68fb      	ldr	r3, [r7, #12]
 8103dd2:	681a      	ldr	r2, [r3, #0]
 8103dd4:	68fb      	ldr	r3, [r7, #12]
 8103dd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103dd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103dda:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8103ddc:	68fb      	ldr	r3, [r7, #12]
 8103dde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103de0:	1d1a      	adds	r2, r3, #4
 8103de2:	68fb      	ldr	r3, [r7, #12]
 8103de4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8103de6:	68fb      	ldr	r3, [r7, #12]
 8103de8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103dec:	b29b      	uxth	r3, r3
 8103dee:	3b04      	subs	r3, #4
 8103df0:	b29a      	uxth	r2, r3
 8103df2:	68fb      	ldr	r3, [r7, #12]
 8103df4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103df8:	e058      	b.n	8103eac <HAL_SPI_Receive+0x3a4>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8103dfa:	68fb      	ldr	r3, [r7, #12]
 8103dfc:	681b      	ldr	r3, [r3, #0]
 8103dfe:	695b      	ldr	r3, [r3, #20]
 8103e00:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8103e04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103e08:	d914      	bls.n	8103e34 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103e0a:	68fb      	ldr	r3, [r7, #12]
 8103e0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e0e:	69ba      	ldr	r2, [r7, #24]
 8103e10:	8812      	ldrh	r2, [r2, #0]
 8103e12:	b292      	uxth	r2, r2
 8103e14:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8103e16:	68fb      	ldr	r3, [r7, #12]
 8103e18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e1a:	1c9a      	adds	r2, r3, #2
 8103e1c:	68fb      	ldr	r3, [r7, #12]
 8103e1e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8103e20:	68fb      	ldr	r3, [r7, #12]
 8103e22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103e26:	b29b      	uxth	r3, r3
 8103e28:	3b02      	subs	r3, #2
 8103e2a:	b29a      	uxth	r2, r3
 8103e2c:	68fb      	ldr	r3, [r7, #12]
 8103e2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103e32:	e03b      	b.n	8103eac <HAL_SPI_Receive+0x3a4>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103e34:	68fb      	ldr	r3, [r7, #12]
 8103e36:	681b      	ldr	r3, [r3, #0]
 8103e38:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8103e3c:	68fb      	ldr	r3, [r7, #12]
 8103e3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e40:	7812      	ldrb	r2, [r2, #0]
 8103e42:	b2d2      	uxtb	r2, r2
 8103e44:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e46:	68fb      	ldr	r3, [r7, #12]
 8103e48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e4a:	1c5a      	adds	r2, r3, #1
 8103e4c:	68fb      	ldr	r3, [r7, #12]
 8103e4e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8103e50:	68fb      	ldr	r3, [r7, #12]
 8103e52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103e56:	b29b      	uxth	r3, r3
 8103e58:	3b01      	subs	r3, #1
 8103e5a:	b29a      	uxth	r2, r3
 8103e5c:	68fb      	ldr	r3, [r7, #12]
 8103e5e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103e62:	e023      	b.n	8103eac <HAL_SPI_Receive+0x3a4>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103e64:	f7fd fa50 	bl	8101308 <HAL_GetTick>
 8103e68:	4602      	mov	r2, r0
 8103e6a:	697b      	ldr	r3, [r7, #20]
 8103e6c:	1ad3      	subs	r3, r2, r3
 8103e6e:	683a      	ldr	r2, [r7, #0]
 8103e70:	429a      	cmp	r2, r3
 8103e72:	d803      	bhi.n	8103e7c <HAL_SPI_Receive+0x374>
 8103e74:	683b      	ldr	r3, [r7, #0]
 8103e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103e7a:	d102      	bne.n	8103e82 <HAL_SPI_Receive+0x37a>
 8103e7c:	683b      	ldr	r3, [r7, #0]
 8103e7e:	2b00      	cmp	r3, #0
 8103e80:	d114      	bne.n	8103eac <HAL_SPI_Receive+0x3a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103e82:	68f8      	ldr	r0, [r7, #12]
 8103e84:	f000 fb19 	bl	81044ba <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103e88:	68fb      	ldr	r3, [r7, #12]
 8103e8a:	2200      	movs	r2, #0
 8103e8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103e90:	68fb      	ldr	r3, [r7, #12]
 8103e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103e96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103e9a:	68fb      	ldr	r3, [r7, #12]
 8103e9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103ea0:	68fb      	ldr	r3, [r7, #12]
 8103ea2:	2201      	movs	r2, #1
 8103ea4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103ea8:	2303      	movs	r3, #3
 8103eaa:	e019      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103eac:	68fb      	ldr	r3, [r7, #12]
 8103eae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103eb2:	b29b      	uxth	r3, r3
 8103eb4:	2b00      	cmp	r3, #0
 8103eb6:	f47f af7d 	bne.w	8103db4 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103eba:	68f8      	ldr	r0, [r7, #12]
 8103ebc:	f000 fafd 	bl	81044ba <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103ec0:	68fb      	ldr	r3, [r7, #12]
 8103ec2:	2200      	movs	r2, #0
 8103ec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8103ec8:	68fb      	ldr	r3, [r7, #12]
 8103eca:	2201      	movs	r2, #1
 8103ecc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103ed0:	68fb      	ldr	r3, [r7, #12]
 8103ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103ed6:	2b00      	cmp	r3, #0
 8103ed8:	d001      	beq.n	8103ede <HAL_SPI_Receive+0x3d6>
  {
    return HAL_ERROR;
 8103eda:	2301      	movs	r3, #1
 8103edc:	e000      	b.n	8103ee0 <HAL_SPI_Receive+0x3d8>
  }
  return errorcode;
 8103ede:	7ffb      	ldrb	r3, [r7, #31]
}
 8103ee0:	4618      	mov	r0, r3
 8103ee2:	3720      	adds	r7, #32
 8103ee4:	46bd      	mov	sp, r7
 8103ee6:	bd80      	pop	{r7, pc}

08103ee8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8103ee8:	b580      	push	{r7, lr}
 8103eea:	b08e      	sub	sp, #56	; 0x38
 8103eec:	af02      	add	r7, sp, #8
 8103eee:	60f8      	str	r0, [r7, #12]
 8103ef0:	60b9      	str	r1, [r7, #8]
 8103ef2:	607a      	str	r2, [r7, #4]
 8103ef4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103ef6:	2300      	movs	r3, #0
 8103ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103efc:	68fb      	ldr	r3, [r7, #12]
 8103efe:	681b      	ldr	r3, [r3, #0]
 8103f00:	3320      	adds	r3, #32
 8103f02:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103f04:	68fb      	ldr	r3, [r7, #12]
 8103f06:	681b      	ldr	r3, [r3, #0]
 8103f08:	3330      	adds	r3, #48	; 0x30
 8103f0a:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103f0c:	68fb      	ldr	r3, [r7, #12]
 8103f0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103f12:	2b01      	cmp	r3, #1
 8103f14:	d101      	bne.n	8103f1a <HAL_SPI_TransmitReceive+0x32>
 8103f16:	2302      	movs	r3, #2
 8103f18:	e2cb      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
 8103f1a:	68fb      	ldr	r3, [r7, #12]
 8103f1c:	2201      	movs	r2, #1
 8103f1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103f22:	f7fd f9f1 	bl	8101308 <HAL_GetTick>
 8103f26:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8103f28:	887b      	ldrh	r3, [r7, #2]
 8103f2a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8103f2c:	887b      	ldrh	r3, [r7, #2]
 8103f2e:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8103f30:	68fb      	ldr	r3, [r7, #12]
 8103f32:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103f36:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8103f38:	68fb      	ldr	r3, [r7, #12]
 8103f3a:	685b      	ldr	r3, [r3, #4]
 8103f3c:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8103f3e:	7efb      	ldrb	r3, [r7, #27]
 8103f40:	2b01      	cmp	r3, #1
 8103f42:	d014      	beq.n	8103f6e <HAL_SPI_TransmitReceive+0x86>
 8103f44:	697b      	ldr	r3, [r7, #20]
 8103f46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103f4a:	d106      	bne.n	8103f5a <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103f4c:	68fb      	ldr	r3, [r7, #12]
 8103f4e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8103f50:	2b00      	cmp	r3, #0
 8103f52:	d102      	bne.n	8103f5a <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103f54:	7efb      	ldrb	r3, [r7, #27]
 8103f56:	2b04      	cmp	r3, #4
 8103f58:	d009      	beq.n	8103f6e <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8103f5a:	2302      	movs	r3, #2
 8103f5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8103f60:	68fb      	ldr	r3, [r7, #12]
 8103f62:	2200      	movs	r2, #0
 8103f64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103f68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8103f6c:	e2a1      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8103f6e:	68bb      	ldr	r3, [r7, #8]
 8103f70:	2b00      	cmp	r3, #0
 8103f72:	d005      	beq.n	8103f80 <HAL_SPI_TransmitReceive+0x98>
 8103f74:	687b      	ldr	r3, [r7, #4]
 8103f76:	2b00      	cmp	r3, #0
 8103f78:	d002      	beq.n	8103f80 <HAL_SPI_TransmitReceive+0x98>
 8103f7a:	887b      	ldrh	r3, [r7, #2]
 8103f7c:	2b00      	cmp	r3, #0
 8103f7e:	d109      	bne.n	8103f94 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8103f80:	2301      	movs	r3, #1
 8103f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8103f86:	68fb      	ldr	r3, [r7, #12]
 8103f88:	2200      	movs	r2, #0
 8103f8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103f8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8103f92:	e28e      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8103f94:	68fb      	ldr	r3, [r7, #12]
 8103f96:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103f9a:	b2db      	uxtb	r3, r3
 8103f9c:	2b04      	cmp	r3, #4
 8103f9e:	d003      	beq.n	8103fa8 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8103fa0:	68fb      	ldr	r3, [r7, #12]
 8103fa2:	2205      	movs	r2, #5
 8103fa4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103fa8:	68fb      	ldr	r3, [r7, #12]
 8103faa:	2200      	movs	r2, #0
 8103fac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	687a      	ldr	r2, [r7, #4]
 8103fb4:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8103fb6:	68fb      	ldr	r3, [r7, #12]
 8103fb8:	887a      	ldrh	r2, [r7, #2]
 8103fba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8103fbe:	68fb      	ldr	r3, [r7, #12]
 8103fc0:	887a      	ldrh	r2, [r7, #2]
 8103fc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8103fc6:	68fb      	ldr	r3, [r7, #12]
 8103fc8:	68ba      	ldr	r2, [r7, #8]
 8103fca:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8103fcc:	68fb      	ldr	r3, [r7, #12]
 8103fce:	887a      	ldrh	r2, [r7, #2]
 8103fd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8103fd4:	68fb      	ldr	r3, [r7, #12]
 8103fd6:	887a      	ldrh	r2, [r7, #2]
 8103fd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	2200      	movs	r2, #0
 8103fe0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8103fe2:	68fb      	ldr	r3, [r7, #12]
 8103fe4:	2200      	movs	r2, #0
 8103fe6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103fe8:	68fb      	ldr	r3, [r7, #12]
 8103fea:	681b      	ldr	r3, [r3, #0]
 8103fec:	685b      	ldr	r3, [r3, #4]
 8103fee:	0c1b      	lsrs	r3, r3, #16
 8103ff0:	041b      	lsls	r3, r3, #16
 8103ff2:	8879      	ldrh	r1, [r7, #2]
 8103ff4:	68fa      	ldr	r2, [r7, #12]
 8103ff6:	6812      	ldr	r2, [r2, #0]
 8103ff8:	430b      	orrs	r3, r1
 8103ffa:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8103ffc:	68fb      	ldr	r3, [r7, #12]
 8103ffe:	681b      	ldr	r3, [r3, #0]
 8104000:	681a      	ldr	r2, [r3, #0]
 8104002:	68fb      	ldr	r3, [r7, #12]
 8104004:	681b      	ldr	r3, [r3, #0]
 8104006:	f042 0201 	orr.w	r2, r2, #1
 810400a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810400c:	68fb      	ldr	r3, [r7, #12]
 810400e:	685b      	ldr	r3, [r3, #4]
 8104010:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104014:	d107      	bne.n	8104026 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104016:	68fb      	ldr	r3, [r7, #12]
 8104018:	681b      	ldr	r3, [r3, #0]
 810401a:	681a      	ldr	r2, [r3, #0]
 810401c:	68fb      	ldr	r3, [r7, #12]
 810401e:	681b      	ldr	r3, [r3, #0]
 8104020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104024:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104026:	68fb      	ldr	r3, [r7, #12]
 8104028:	68db      	ldr	r3, [r3, #12]
 810402a:	2b0f      	cmp	r3, #15
 810402c:	d970      	bls.n	8104110 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810402e:	e068      	b.n	8104102 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8104030:	68fb      	ldr	r3, [r7, #12]
 8104032:	681b      	ldr	r3, [r3, #0]
 8104034:	695b      	ldr	r3, [r3, #20]
 8104036:	f003 0302 	and.w	r3, r3, #2
 810403a:	2b02      	cmp	r3, #2
 810403c:	d11a      	bne.n	8104074 <HAL_SPI_TransmitReceive+0x18c>
 810403e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104040:	2b00      	cmp	r3, #0
 8104042:	d017      	beq.n	8104074 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104044:	68fb      	ldr	r3, [r7, #12]
 8104046:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104048:	68fb      	ldr	r3, [r7, #12]
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	6812      	ldr	r2, [r2, #0]
 810404e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8104050:	68fb      	ldr	r3, [r7, #12]
 8104052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104054:	1d1a      	adds	r2, r3, #4
 8104056:	68fb      	ldr	r3, [r7, #12]
 8104058:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 810405a:	68fb      	ldr	r3, [r7, #12]
 810405c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104060:	b29b      	uxth	r3, r3
 8104062:	3b01      	subs	r3, #1
 8104064:	b29a      	uxth	r2, r3
 8104066:	68fb      	ldr	r3, [r7, #12]
 8104068:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810406c:	68fb      	ldr	r3, [r7, #12]
 810406e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104072:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8104074:	68fb      	ldr	r3, [r7, #12]
 8104076:	681b      	ldr	r3, [r3, #0]
 8104078:	695a      	ldr	r2, [r3, #20]
 810407a:	f248 0308 	movw	r3, #32776	; 0x8008
 810407e:	4013      	ands	r3, r2
 8104080:	2b00      	cmp	r3, #0
 8104082:	d01a      	beq.n	81040ba <HAL_SPI_TransmitReceive+0x1d2>
 8104084:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104086:	2b00      	cmp	r3, #0
 8104088:	d017      	beq.n	81040ba <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810408a:	68fb      	ldr	r3, [r7, #12]
 810408c:	681a      	ldr	r2, [r3, #0]
 810408e:	68fb      	ldr	r3, [r7, #12]
 8104090:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104092:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104094:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8104096:	68fb      	ldr	r3, [r7, #12]
 8104098:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810409a:	1d1a      	adds	r2, r3, #4
 810409c:	68fb      	ldr	r3, [r7, #12]
 810409e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 81040a0:	68fb      	ldr	r3, [r7, #12]
 81040a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81040a6:	b29b      	uxth	r3, r3
 81040a8:	3b01      	subs	r3, #1
 81040aa:	b29a      	uxth	r2, r3
 81040ac:	68fb      	ldr	r3, [r7, #12]
 81040ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81040b2:	68fb      	ldr	r3, [r7, #12]
 81040b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81040b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81040ba:	f7fd f925 	bl	8101308 <HAL_GetTick>
 81040be:	4602      	mov	r2, r0
 81040c0:	69fb      	ldr	r3, [r7, #28]
 81040c2:	1ad3      	subs	r3, r2, r3
 81040c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81040c6:	429a      	cmp	r2, r3
 81040c8:	d803      	bhi.n	81040d2 <HAL_SPI_TransmitReceive+0x1ea>
 81040ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81040cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81040d0:	d102      	bne.n	81040d8 <HAL_SPI_TransmitReceive+0x1f0>
 81040d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81040d4:	2b00      	cmp	r3, #0
 81040d6:	d114      	bne.n	8104102 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81040d8:	68f8      	ldr	r0, [r7, #12]
 81040da:	f000 f9ee 	bl	81044ba <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81040de:	68fb      	ldr	r3, [r7, #12]
 81040e0:	2200      	movs	r2, #0
 81040e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81040e6:	68fb      	ldr	r3, [r7, #12]
 81040e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81040ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81040f0:	68fb      	ldr	r3, [r7, #12]
 81040f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81040f6:	68fb      	ldr	r3, [r7, #12]
 81040f8:	2201      	movs	r2, #1
 81040fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81040fe:	2303      	movs	r3, #3
 8104100:	e1d7      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104104:	2b00      	cmp	r3, #0
 8104106:	d193      	bne.n	8104030 <HAL_SPI_TransmitReceive+0x148>
 8104108:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810410a:	2b00      	cmp	r3, #0
 810410c:	d190      	bne.n	8104030 <HAL_SPI_TransmitReceive+0x148>
 810410e:	e1a9      	b.n	8104464 <HAL_SPI_TransmitReceive+0x57c>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8104110:	68fb      	ldr	r3, [r7, #12]
 8104112:	68db      	ldr	r3, [r3, #12]
 8104114:	2b07      	cmp	r3, #7
 8104116:	f240 819d 	bls.w	8104454 <HAL_SPI_TransmitReceive+0x56c>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810411a:	e0a6      	b.n	810426a <HAL_SPI_TransmitReceive+0x382>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 810411c:	68fb      	ldr	r3, [r7, #12]
 810411e:	681b      	ldr	r3, [r3, #0]
 8104120:	695b      	ldr	r3, [r3, #20]
 8104122:	f003 0302 	and.w	r3, r3, #2
 8104126:	2b02      	cmp	r3, #2
 8104128:	d139      	bne.n	810419e <HAL_SPI_TransmitReceive+0x2b6>
 810412a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810412c:	2b00      	cmp	r3, #0
 810412e:	d036      	beq.n	810419e <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8104130:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104132:	2b01      	cmp	r3, #1
 8104134:	d91c      	bls.n	8104170 <HAL_SPI_TransmitReceive+0x288>
 8104136:	68fb      	ldr	r3, [r7, #12]
 8104138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810413a:	2b00      	cmp	r3, #0
 810413c:	d018      	beq.n	8104170 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 810413e:	68fb      	ldr	r3, [r7, #12]
 8104140:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104142:	68fb      	ldr	r3, [r7, #12]
 8104144:	681b      	ldr	r3, [r3, #0]
 8104146:	6812      	ldr	r2, [r2, #0]
 8104148:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810414a:	68fb      	ldr	r3, [r7, #12]
 810414c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810414e:	1d1a      	adds	r2, r3, #4
 8104150:	68fb      	ldr	r3, [r7, #12]
 8104152:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104154:	68fb      	ldr	r3, [r7, #12]
 8104156:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810415a:	b29b      	uxth	r3, r3
 810415c:	3b02      	subs	r3, #2
 810415e:	b29a      	uxth	r2, r3
 8104160:	68fb      	ldr	r3, [r7, #12]
 8104162:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8104166:	68fb      	ldr	r3, [r7, #12]
 8104168:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810416c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 810416e:	e016      	b.n	810419e <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104170:	68fb      	ldr	r3, [r7, #12]
 8104172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104174:	881a      	ldrh	r2, [r3, #0]
 8104176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104178:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810417a:	68fb      	ldr	r3, [r7, #12]
 810417c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810417e:	1c9a      	adds	r2, r3, #2
 8104180:	68fb      	ldr	r3, [r7, #12]
 8104182:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104184:	68fb      	ldr	r3, [r7, #12]
 8104186:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810418a:	b29b      	uxth	r3, r3
 810418c:	3b01      	subs	r3, #1
 810418e:	b29a      	uxth	r2, r3
 8104190:	68fb      	ldr	r3, [r7, #12]
 8104192:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8104196:	68fb      	ldr	r3, [r7, #12]
 8104198:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810419c:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 810419e:	68fb      	ldr	r3, [r7, #12]
 81041a0:	681b      	ldr	r3, [r3, #0]
 81041a2:	695b      	ldr	r3, [r3, #20]
 81041a4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 81041a8:	2b00      	cmp	r3, #0
 81041aa:	d03a      	beq.n	8104222 <HAL_SPI_TransmitReceive+0x33a>
 81041ac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81041ae:	2b00      	cmp	r3, #0
 81041b0:	d037      	beq.n	8104222 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 81041b2:	68fb      	ldr	r3, [r7, #12]
 81041b4:	681b      	ldr	r3, [r3, #0]
 81041b6:	695b      	ldr	r3, [r3, #20]
 81041b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81041bc:	2b00      	cmp	r3, #0
 81041be:	d018      	beq.n	81041f2 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81041c0:	68fb      	ldr	r3, [r7, #12]
 81041c2:	681a      	ldr	r2, [r3, #0]
 81041c4:	68fb      	ldr	r3, [r7, #12]
 81041c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81041c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 81041ca:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 81041cc:	68fb      	ldr	r3, [r7, #12]
 81041ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81041d0:	1d1a      	adds	r2, r3, #4
 81041d2:	68fb      	ldr	r3, [r7, #12]
 81041d4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 81041d6:	68fb      	ldr	r3, [r7, #12]
 81041d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81041dc:	b29b      	uxth	r3, r3
 81041de:	3b02      	subs	r3, #2
 81041e0:	b29a      	uxth	r2, r3
 81041e2:	68fb      	ldr	r3, [r7, #12]
 81041e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81041e8:	68fb      	ldr	r3, [r7, #12]
 81041ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81041ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
 81041f0:	e017      	b.n	8104222 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81041f2:	68fb      	ldr	r3, [r7, #12]
 81041f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81041f6:	6a3a      	ldr	r2, [r7, #32]
 81041f8:	8812      	ldrh	r2, [r2, #0]
 81041fa:	b292      	uxth	r2, r2
 81041fc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81041fe:	68fb      	ldr	r3, [r7, #12]
 8104200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104202:	1c9a      	adds	r2, r3, #2
 8104204:	68fb      	ldr	r3, [r7, #12]
 8104206:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8104208:	68fb      	ldr	r3, [r7, #12]
 810420a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810420e:	b29b      	uxth	r3, r3
 8104210:	3b01      	subs	r3, #1
 8104212:	b29a      	uxth	r2, r3
 8104214:	68fb      	ldr	r3, [r7, #12]
 8104216:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810421a:	68fb      	ldr	r3, [r7, #12]
 810421c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104220:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104222:	f7fd f871 	bl	8101308 <HAL_GetTick>
 8104226:	4602      	mov	r2, r0
 8104228:	69fb      	ldr	r3, [r7, #28]
 810422a:	1ad3      	subs	r3, r2, r3
 810422c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810422e:	429a      	cmp	r2, r3
 8104230:	d803      	bhi.n	810423a <HAL_SPI_TransmitReceive+0x352>
 8104232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104238:	d102      	bne.n	8104240 <HAL_SPI_TransmitReceive+0x358>
 810423a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810423c:	2b00      	cmp	r3, #0
 810423e:	d114      	bne.n	810426a <HAL_SPI_TransmitReceive+0x382>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8104240:	68f8      	ldr	r0, [r7, #12]
 8104242:	f000 f93a 	bl	81044ba <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8104246:	68fb      	ldr	r3, [r7, #12]
 8104248:	2200      	movs	r2, #0
 810424a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810424e:	68fb      	ldr	r3, [r7, #12]
 8104250:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104254:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104258:	68fb      	ldr	r3, [r7, #12]
 810425a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 810425e:	68fb      	ldr	r3, [r7, #12]
 8104260:	2201      	movs	r2, #1
 8104262:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8104266:	2303      	movs	r3, #3
 8104268:	e123      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810426a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810426c:	2b00      	cmp	r3, #0
 810426e:	f47f af55 	bne.w	810411c <HAL_SPI_TransmitReceive+0x234>
 8104272:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104274:	2b00      	cmp	r3, #0
 8104276:	f47f af51 	bne.w	810411c <HAL_SPI_TransmitReceive+0x234>
 810427a:	e0f3      	b.n	8104464 <HAL_SPI_TransmitReceive+0x57c>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 810427c:	68fb      	ldr	r3, [r7, #12]
 810427e:	681b      	ldr	r3, [r3, #0]
 8104280:	695b      	ldr	r3, [r3, #20]
 8104282:	f003 0302 	and.w	r3, r3, #2
 8104286:	2b02      	cmp	r3, #2
 8104288:	d15a      	bne.n	8104340 <HAL_SPI_TransmitReceive+0x458>
 810428a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810428c:	2b00      	cmp	r3, #0
 810428e:	d057      	beq.n	8104340 <HAL_SPI_TransmitReceive+0x458>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8104290:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104292:	2b03      	cmp	r3, #3
 8104294:	d91c      	bls.n	81042d0 <HAL_SPI_TransmitReceive+0x3e8>
 8104296:	68fb      	ldr	r3, [r7, #12]
 8104298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810429a:	2b40      	cmp	r3, #64	; 0x40
 810429c:	d918      	bls.n	81042d0 <HAL_SPI_TransmitReceive+0x3e8>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 810429e:	68fb      	ldr	r3, [r7, #12]
 81042a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81042a2:	68fb      	ldr	r3, [r7, #12]
 81042a4:	681b      	ldr	r3, [r3, #0]
 81042a6:	6812      	ldr	r2, [r2, #0]
 81042a8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81042aa:	68fb      	ldr	r3, [r7, #12]
 81042ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81042ae:	1d1a      	adds	r2, r3, #4
 81042b0:	68fb      	ldr	r3, [r7, #12]
 81042b2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 81042b4:	68fb      	ldr	r3, [r7, #12]
 81042b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81042ba:	b29b      	uxth	r3, r3
 81042bc:	3b04      	subs	r3, #4
 81042be:	b29a      	uxth	r2, r3
 81042c0:	68fb      	ldr	r3, [r7, #12]
 81042c2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 81042c6:	68fb      	ldr	r3, [r7, #12]
 81042c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81042cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 81042ce:	e037      	b.n	8104340 <HAL_SPI_TransmitReceive+0x458>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81042d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81042d2:	2b01      	cmp	r3, #1
 81042d4:	d91b      	bls.n	810430e <HAL_SPI_TransmitReceive+0x426>
 81042d6:	68fb      	ldr	r3, [r7, #12]
 81042d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81042da:	2b00      	cmp	r3, #0
 81042dc:	d017      	beq.n	810430e <HAL_SPI_TransmitReceive+0x426>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 81042de:	68fb      	ldr	r3, [r7, #12]
 81042e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81042e2:	881a      	ldrh	r2, [r3, #0]
 81042e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81042e6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81042e8:	68fb      	ldr	r3, [r7, #12]
 81042ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81042ec:	1c9a      	adds	r2, r3, #2
 81042ee:	68fb      	ldr	r3, [r7, #12]
 81042f0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81042f2:	68fb      	ldr	r3, [r7, #12]
 81042f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81042f8:	b29b      	uxth	r3, r3
 81042fa:	3b02      	subs	r3, #2
 81042fc:	b29a      	uxth	r2, r3
 81042fe:	68fb      	ldr	r3, [r7, #12]
 8104300:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8104304:	68fb      	ldr	r3, [r7, #12]
 8104306:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810430a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 810430c:	e018      	b.n	8104340 <HAL_SPI_TransmitReceive+0x458>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 810430e:	68fb      	ldr	r3, [r7, #12]
 8104310:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104312:	68fb      	ldr	r3, [r7, #12]
 8104314:	681b      	ldr	r3, [r3, #0]
 8104316:	3320      	adds	r3, #32
 8104318:	7812      	ldrb	r2, [r2, #0]
 810431a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 810431c:	68fb      	ldr	r3, [r7, #12]
 810431e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104320:	1c5a      	adds	r2, r3, #1
 8104322:	68fb      	ldr	r3, [r7, #12]
 8104324:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104326:	68fb      	ldr	r3, [r7, #12]
 8104328:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810432c:	b29b      	uxth	r3, r3
 810432e:	3b01      	subs	r3, #1
 8104330:	b29a      	uxth	r2, r3
 8104332:	68fb      	ldr	r3, [r7, #12]
 8104334:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8104338:	68fb      	ldr	r3, [r7, #12]
 810433a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810433e:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8104340:	68fb      	ldr	r3, [r7, #12]
 8104342:	681b      	ldr	r3, [r3, #0]
 8104344:	695b      	ldr	r3, [r3, #20]
 8104346:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 810434a:	2b00      	cmp	r3, #0
 810434c:	d05e      	beq.n	810440c <HAL_SPI_TransmitReceive+0x524>
 810434e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104350:	2b00      	cmp	r3, #0
 8104352:	d05b      	beq.n	810440c <HAL_SPI_TransmitReceive+0x524>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8104354:	68fb      	ldr	r3, [r7, #12]
 8104356:	681b      	ldr	r3, [r3, #0]
 8104358:	695b      	ldr	r3, [r3, #20]
 810435a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810435e:	2b00      	cmp	r3, #0
 8104360:	d018      	beq.n	8104394 <HAL_SPI_TransmitReceive+0x4ac>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104362:	68fb      	ldr	r3, [r7, #12]
 8104364:	681a      	ldr	r2, [r3, #0]
 8104366:	68fb      	ldr	r3, [r7, #12]
 8104368:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810436a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810436c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810436e:	68fb      	ldr	r3, [r7, #12]
 8104370:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104372:	1d1a      	adds	r2, r3, #4
 8104374:	68fb      	ldr	r3, [r7, #12]
 8104376:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8104378:	68fb      	ldr	r3, [r7, #12]
 810437a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810437e:	b29b      	uxth	r3, r3
 8104380:	3b04      	subs	r3, #4
 8104382:	b29a      	uxth	r2, r3
 8104384:	68fb      	ldr	r3, [r7, #12]
 8104386:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810438a:	68fb      	ldr	r3, [r7, #12]
 810438c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104390:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8104392:	e03b      	b.n	810440c <HAL_SPI_TransmitReceive+0x524>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8104394:	68fb      	ldr	r3, [r7, #12]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	695b      	ldr	r3, [r3, #20]
 810439a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 810439e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81043a2:	d918      	bls.n	81043d6 <HAL_SPI_TransmitReceive+0x4ee>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81043a4:	68fb      	ldr	r3, [r7, #12]
 81043a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81043a8:	6a3a      	ldr	r2, [r7, #32]
 81043aa:	8812      	ldrh	r2, [r2, #0]
 81043ac:	b292      	uxth	r2, r2
 81043ae:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81043b0:	68fb      	ldr	r3, [r7, #12]
 81043b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81043b4:	1c9a      	adds	r2, r3, #2
 81043b6:	68fb      	ldr	r3, [r7, #12]
 81043b8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 81043ba:	68fb      	ldr	r3, [r7, #12]
 81043bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81043c0:	b29b      	uxth	r3, r3
 81043c2:	3b02      	subs	r3, #2
 81043c4:	b29a      	uxth	r2, r3
 81043c6:	68fb      	ldr	r3, [r7, #12]
 81043c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81043cc:	68fb      	ldr	r3, [r7, #12]
 81043ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81043d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 81043d4:	e01a      	b.n	810440c <HAL_SPI_TransmitReceive+0x524>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81043d6:	68fb      	ldr	r3, [r7, #12]
 81043d8:	681b      	ldr	r3, [r3, #0]
 81043da:	f103 0230 	add.w	r2, r3, #48	; 0x30
 81043de:	68fb      	ldr	r3, [r7, #12]
 81043e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81043e2:	7812      	ldrb	r2, [r2, #0]
 81043e4:	b2d2      	uxtb	r2, r2
 81043e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81043e8:	68fb      	ldr	r3, [r7, #12]
 81043ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81043ec:	1c5a      	adds	r2, r3, #1
 81043ee:	68fb      	ldr	r3, [r7, #12]
 81043f0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 81043f2:	68fb      	ldr	r3, [r7, #12]
 81043f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81043f8:	b29b      	uxth	r3, r3
 81043fa:	3b01      	subs	r3, #1
 81043fc:	b29a      	uxth	r2, r3
 81043fe:	68fb      	ldr	r3, [r7, #12]
 8104400:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104404:	68fb      	ldr	r3, [r7, #12]
 8104406:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810440a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810440c:	f7fc ff7c 	bl	8101308 <HAL_GetTick>
 8104410:	4602      	mov	r2, r0
 8104412:	69fb      	ldr	r3, [r7, #28]
 8104414:	1ad3      	subs	r3, r2, r3
 8104416:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8104418:	429a      	cmp	r2, r3
 810441a:	d803      	bhi.n	8104424 <HAL_SPI_TransmitReceive+0x53c>
 810441c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810441e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104422:	d102      	bne.n	810442a <HAL_SPI_TransmitReceive+0x542>
 8104424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104426:	2b00      	cmp	r3, #0
 8104428:	d114      	bne.n	8104454 <HAL_SPI_TransmitReceive+0x56c>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 810442a:	68f8      	ldr	r0, [r7, #12]
 810442c:	f000 f845 	bl	81044ba <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8104430:	68fb      	ldr	r3, [r7, #12]
 8104432:	2200      	movs	r2, #0
 8104434:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810443e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104442:	68fb      	ldr	r3, [r7, #12]
 8104444:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	2201      	movs	r2, #1
 810444c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8104450:	2303      	movs	r3, #3
 8104452:	e02e      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104454:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104456:	2b00      	cmp	r3, #0
 8104458:	f47f af10 	bne.w	810427c <HAL_SPI_TransmitReceive+0x394>
 810445c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810445e:	2b00      	cmp	r3, #0
 8104460:	f47f af0c 	bne.w	810427c <HAL_SPI_TransmitReceive+0x394>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8104464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104466:	9300      	str	r3, [sp, #0]
 8104468:	69fb      	ldr	r3, [r7, #28]
 810446a:	2200      	movs	r2, #0
 810446c:	2108      	movs	r1, #8
 810446e:	68f8      	ldr	r0, [r7, #12]
 8104470:	f000 f8c3 	bl	81045fa <SPI_WaitOnFlagUntilTimeout>
 8104474:	4603      	mov	r3, r0
 8104476:	2b00      	cmp	r3, #0
 8104478:	d007      	beq.n	810448a <HAL_SPI_TransmitReceive+0x5a2>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810447a:	68fb      	ldr	r3, [r7, #12]
 810447c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104480:	f043 0220 	orr.w	r2, r3, #32
 8104484:	68fb      	ldr	r3, [r7, #12]
 8104486:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810448a:	68f8      	ldr	r0, [r7, #12]
 810448c:	f000 f815 	bl	81044ba <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104490:	68fb      	ldr	r3, [r7, #12]
 8104492:	2200      	movs	r2, #0
 8104494:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8104498:	68fb      	ldr	r3, [r7, #12]
 810449a:	2201      	movs	r2, #1
 810449c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81044a0:	68fb      	ldr	r3, [r7, #12]
 81044a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81044a6:	2b00      	cmp	r3, #0
 81044a8:	d001      	beq.n	81044ae <HAL_SPI_TransmitReceive+0x5c6>
  {
    return HAL_ERROR;
 81044aa:	2301      	movs	r3, #1
 81044ac:	e001      	b.n	81044b2 <HAL_SPI_TransmitReceive+0x5ca>
  }
  return errorcode;
 81044ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 81044b2:	4618      	mov	r0, r3
 81044b4:	3730      	adds	r7, #48	; 0x30
 81044b6:	46bd      	mov	sp, r7
 81044b8:	bd80      	pop	{r7, pc}

081044ba <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 81044ba:	b480      	push	{r7}
 81044bc:	b085      	sub	sp, #20
 81044be:	af00      	add	r7, sp, #0
 81044c0:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 81044c2:	687b      	ldr	r3, [r7, #4]
 81044c4:	681b      	ldr	r3, [r3, #0]
 81044c6:	695b      	ldr	r3, [r3, #20]
 81044c8:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 81044ca:	687b      	ldr	r3, [r7, #4]
 81044cc:	681b      	ldr	r3, [r3, #0]
 81044ce:	699a      	ldr	r2, [r3, #24]
 81044d0:	687b      	ldr	r3, [r7, #4]
 81044d2:	681b      	ldr	r3, [r3, #0]
 81044d4:	f042 0208 	orr.w	r2, r2, #8
 81044d8:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 81044da:	687b      	ldr	r3, [r7, #4]
 81044dc:	681b      	ldr	r3, [r3, #0]
 81044de:	699a      	ldr	r2, [r3, #24]
 81044e0:	687b      	ldr	r3, [r7, #4]
 81044e2:	681b      	ldr	r3, [r3, #0]
 81044e4:	f042 0210 	orr.w	r2, r2, #16
 81044e8:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81044ea:	687b      	ldr	r3, [r7, #4]
 81044ec:	681b      	ldr	r3, [r3, #0]
 81044ee:	681a      	ldr	r2, [r3, #0]
 81044f0:	687b      	ldr	r3, [r7, #4]
 81044f2:	681b      	ldr	r3, [r3, #0]
 81044f4:	f022 0201 	bic.w	r2, r2, #1
 81044f8:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 81044fa:	687b      	ldr	r3, [r7, #4]
 81044fc:	681b      	ldr	r3, [r3, #0]
 81044fe:	691b      	ldr	r3, [r3, #16]
 8104500:	687a      	ldr	r2, [r7, #4]
 8104502:	6812      	ldr	r2, [r2, #0]
 8104504:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8104508:	f023 0303 	bic.w	r3, r3, #3
 810450c:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 810450e:	687b      	ldr	r3, [r7, #4]
 8104510:	681b      	ldr	r3, [r3, #0]
 8104512:	689a      	ldr	r2, [r3, #8]
 8104514:	687b      	ldr	r3, [r7, #4]
 8104516:	681b      	ldr	r3, [r3, #0]
 8104518:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 810451c:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 810451e:	687b      	ldr	r3, [r7, #4]
 8104520:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104524:	b2db      	uxtb	r3, r3
 8104526:	2b04      	cmp	r3, #4
 8104528:	d014      	beq.n	8104554 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 810452a:	68fb      	ldr	r3, [r7, #12]
 810452c:	f003 0320 	and.w	r3, r3, #32
 8104530:	2b00      	cmp	r3, #0
 8104532:	d00f      	beq.n	8104554 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8104534:	687b      	ldr	r3, [r7, #4]
 8104536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810453a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810453e:	687b      	ldr	r3, [r7, #4]
 8104540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8104544:	687b      	ldr	r3, [r7, #4]
 8104546:	681b      	ldr	r3, [r3, #0]
 8104548:	699a      	ldr	r2, [r3, #24]
 810454a:	687b      	ldr	r3, [r7, #4]
 810454c:	681b      	ldr	r3, [r3, #0]
 810454e:	f042 0220 	orr.w	r2, r2, #32
 8104552:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8104554:	687b      	ldr	r3, [r7, #4]
 8104556:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810455a:	b2db      	uxtb	r3, r3
 810455c:	2b03      	cmp	r3, #3
 810455e:	d014      	beq.n	810458a <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8104560:	68fb      	ldr	r3, [r7, #12]
 8104562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104566:	2b00      	cmp	r3, #0
 8104568:	d00f      	beq.n	810458a <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810456a:	687b      	ldr	r3, [r7, #4]
 810456c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104570:	f043 0204 	orr.w	r2, r3, #4
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810457a:	687b      	ldr	r3, [r7, #4]
 810457c:	681b      	ldr	r3, [r3, #0]
 810457e:	699a      	ldr	r2, [r3, #24]
 8104580:	687b      	ldr	r3, [r7, #4]
 8104582:	681b      	ldr	r3, [r3, #0]
 8104584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8104588:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 810458a:	68fb      	ldr	r3, [r7, #12]
 810458c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104590:	2b00      	cmp	r3, #0
 8104592:	d00f      	beq.n	81045b4 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8104594:	687b      	ldr	r3, [r7, #4]
 8104596:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810459a:	f043 0201 	orr.w	r2, r3, #1
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 81045a4:	687b      	ldr	r3, [r7, #4]
 81045a6:	681b      	ldr	r3, [r3, #0]
 81045a8:	699a      	ldr	r2, [r3, #24]
 81045aa:	687b      	ldr	r3, [r7, #4]
 81045ac:	681b      	ldr	r3, [r3, #0]
 81045ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81045b2:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 81045b4:	68fb      	ldr	r3, [r7, #12]
 81045b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81045ba:	2b00      	cmp	r3, #0
 81045bc:	d00f      	beq.n	81045de <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 81045be:	687b      	ldr	r3, [r7, #4]
 81045c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81045c4:	f043 0208 	orr.w	r2, r3, #8
 81045c8:	687b      	ldr	r3, [r7, #4]
 81045ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 81045ce:	687b      	ldr	r3, [r7, #4]
 81045d0:	681b      	ldr	r3, [r3, #0]
 81045d2:	699a      	ldr	r2, [r3, #24]
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	681b      	ldr	r3, [r3, #0]
 81045d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81045dc:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 81045de:	687b      	ldr	r3, [r7, #4]
 81045e0:	2200      	movs	r2, #0
 81045e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 81045e6:	687b      	ldr	r3, [r7, #4]
 81045e8:	2200      	movs	r2, #0
 81045ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 81045ee:	bf00      	nop
 81045f0:	3714      	adds	r7, #20
 81045f2:	46bd      	mov	sp, r7
 81045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045f8:	4770      	bx	lr

081045fa <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 81045fa:	b580      	push	{r7, lr}
 81045fc:	b084      	sub	sp, #16
 81045fe:	af00      	add	r7, sp, #0
 8104600:	60f8      	str	r0, [r7, #12]
 8104602:	60b9      	str	r1, [r7, #8]
 8104604:	603b      	str	r3, [r7, #0]
 8104606:	4613      	mov	r3, r2
 8104608:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810460a:	e010      	b.n	810462e <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810460c:	f7fc fe7c 	bl	8101308 <HAL_GetTick>
 8104610:	4602      	mov	r2, r0
 8104612:	683b      	ldr	r3, [r7, #0]
 8104614:	1ad3      	subs	r3, r2, r3
 8104616:	69ba      	ldr	r2, [r7, #24]
 8104618:	429a      	cmp	r2, r3
 810461a:	d803      	bhi.n	8104624 <SPI_WaitOnFlagUntilTimeout+0x2a>
 810461c:	69bb      	ldr	r3, [r7, #24]
 810461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104622:	d102      	bne.n	810462a <SPI_WaitOnFlagUntilTimeout+0x30>
 8104624:	69bb      	ldr	r3, [r7, #24]
 8104626:	2b00      	cmp	r3, #0
 8104628:	d101      	bne.n	810462e <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 810462a:	2303      	movs	r3, #3
 810462c:	e00f      	b.n	810464e <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810462e:	68fb      	ldr	r3, [r7, #12]
 8104630:	681b      	ldr	r3, [r3, #0]
 8104632:	695a      	ldr	r2, [r3, #20]
 8104634:	68bb      	ldr	r3, [r7, #8]
 8104636:	4013      	ands	r3, r2
 8104638:	68ba      	ldr	r2, [r7, #8]
 810463a:	429a      	cmp	r2, r3
 810463c:	bf0c      	ite	eq
 810463e:	2301      	moveq	r3, #1
 8104640:	2300      	movne	r3, #0
 8104642:	b2db      	uxtb	r3, r3
 8104644:	461a      	mov	r2, r3
 8104646:	79fb      	ldrb	r3, [r7, #7]
 8104648:	429a      	cmp	r2, r3
 810464a:	d0df      	beq.n	810460c <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 810464c:	2300      	movs	r3, #0
}
 810464e:	4618      	mov	r0, r3
 8104650:	3710      	adds	r7, #16
 8104652:	46bd      	mov	sp, r7
 8104654:	bd80      	pop	{r7, pc}

08104656 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8104656:	b480      	push	{r7}
 8104658:	b085      	sub	sp, #20
 810465a:	af00      	add	r7, sp, #0
 810465c:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 810465e:	687b      	ldr	r3, [r7, #4]
 8104660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104662:	095b      	lsrs	r3, r3, #5
 8104664:	3301      	adds	r3, #1
 8104666:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	68db      	ldr	r3, [r3, #12]
 810466c:	3301      	adds	r3, #1
 810466e:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8104670:	68bb      	ldr	r3, [r7, #8]
 8104672:	3307      	adds	r3, #7
 8104674:	08db      	lsrs	r3, r3, #3
 8104676:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8104678:	68bb      	ldr	r3, [r7, #8]
 810467a:	68fa      	ldr	r2, [r7, #12]
 810467c:	fb02 f303 	mul.w	r3, r2, r3
}
 8104680:	4618      	mov	r0, r3
 8104682:	3714      	adds	r7, #20
 8104684:	46bd      	mov	sp, r7
 8104686:	f85d 7b04 	ldr.w	r7, [sp], #4
 810468a:	4770      	bx	lr

0810468c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810468c:	b580      	push	{r7, lr}
 810468e:	b082      	sub	sp, #8
 8104690:	af00      	add	r7, sp, #0
 8104692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8104694:	687b      	ldr	r3, [r7, #4]
 8104696:	2b00      	cmp	r3, #0
 8104698:	d101      	bne.n	810469e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810469a:	2301      	movs	r3, #1
 810469c:	e042      	b.n	8104724 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810469e:	687b      	ldr	r3, [r7, #4]
 81046a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81046a4:	2b00      	cmp	r3, #0
 81046a6:	d106      	bne.n	81046b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81046a8:	687b      	ldr	r3, [r7, #4]
 81046aa:	2200      	movs	r2, #0
 81046ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81046b0:	6878      	ldr	r0, [r7, #4]
 81046b2:	f7fc fc17 	bl	8100ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81046b6:	687b      	ldr	r3, [r7, #4]
 81046b8:	2224      	movs	r2, #36	; 0x24
 81046ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 81046be:	687b      	ldr	r3, [r7, #4]
 81046c0:	681b      	ldr	r3, [r3, #0]
 81046c2:	681a      	ldr	r2, [r3, #0]
 81046c4:	687b      	ldr	r3, [r7, #4]
 81046c6:	681b      	ldr	r3, [r3, #0]
 81046c8:	f022 0201 	bic.w	r2, r2, #1
 81046cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81046ce:	6878      	ldr	r0, [r7, #4]
 81046d0:	f000 f8c2 	bl	8104858 <UART_SetConfig>
 81046d4:	4603      	mov	r3, r0
 81046d6:	2b01      	cmp	r3, #1
 81046d8:	d101      	bne.n	81046de <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81046da:	2301      	movs	r3, #1
 81046dc:	e022      	b.n	8104724 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81046de:	687b      	ldr	r3, [r7, #4]
 81046e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81046e2:	2b00      	cmp	r3, #0
 81046e4:	d002      	beq.n	81046ec <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 81046e6:	6878      	ldr	r0, [r7, #4]
 81046e8:	f000 fe16 	bl	8105318 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81046ec:	687b      	ldr	r3, [r7, #4]
 81046ee:	681b      	ldr	r3, [r3, #0]
 81046f0:	685a      	ldr	r2, [r3, #4]
 81046f2:	687b      	ldr	r3, [r7, #4]
 81046f4:	681b      	ldr	r3, [r3, #0]
 81046f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81046fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81046fc:	687b      	ldr	r3, [r7, #4]
 81046fe:	681b      	ldr	r3, [r3, #0]
 8104700:	689a      	ldr	r2, [r3, #8]
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	681b      	ldr	r3, [r3, #0]
 8104706:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810470a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810470c:	687b      	ldr	r3, [r7, #4]
 810470e:	681b      	ldr	r3, [r3, #0]
 8104710:	681a      	ldr	r2, [r3, #0]
 8104712:	687b      	ldr	r3, [r7, #4]
 8104714:	681b      	ldr	r3, [r3, #0]
 8104716:	f042 0201 	orr.w	r2, r2, #1
 810471a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810471c:	6878      	ldr	r0, [r7, #4]
 810471e:	f000 fe9d 	bl	810545c <UART_CheckIdleState>
 8104722:	4603      	mov	r3, r0
}
 8104724:	4618      	mov	r0, r3
 8104726:	3708      	adds	r7, #8
 8104728:	46bd      	mov	sp, r7
 810472a:	bd80      	pop	{r7, pc}

0810472c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810472c:	b580      	push	{r7, lr}
 810472e:	b08a      	sub	sp, #40	; 0x28
 8104730:	af02      	add	r7, sp, #8
 8104732:	60f8      	str	r0, [r7, #12]
 8104734:	60b9      	str	r1, [r7, #8]
 8104736:	603b      	str	r3, [r7, #0]
 8104738:	4613      	mov	r3, r2
 810473a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 810473c:	68fb      	ldr	r3, [r7, #12]
 810473e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104742:	2b20      	cmp	r3, #32
 8104744:	f040 8083 	bne.w	810484e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8104748:	68bb      	ldr	r3, [r7, #8]
 810474a:	2b00      	cmp	r3, #0
 810474c:	d002      	beq.n	8104754 <HAL_UART_Transmit+0x28>
 810474e:	88fb      	ldrh	r3, [r7, #6]
 8104750:	2b00      	cmp	r3, #0
 8104752:	d101      	bne.n	8104758 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8104754:	2301      	movs	r3, #1
 8104756:	e07b      	b.n	8104850 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8104758:	68fb      	ldr	r3, [r7, #12]
 810475a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810475e:	2b01      	cmp	r3, #1
 8104760:	d101      	bne.n	8104766 <HAL_UART_Transmit+0x3a>
 8104762:	2302      	movs	r3, #2
 8104764:	e074      	b.n	8104850 <HAL_UART_Transmit+0x124>
 8104766:	68fb      	ldr	r3, [r7, #12]
 8104768:	2201      	movs	r2, #1
 810476a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810476e:	68fb      	ldr	r3, [r7, #12]
 8104770:	2200      	movs	r2, #0
 8104772:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8104776:	68fb      	ldr	r3, [r7, #12]
 8104778:	2221      	movs	r2, #33	; 0x21
 810477a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810477e:	f7fc fdc3 	bl	8101308 <HAL_GetTick>
 8104782:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8104784:	68fb      	ldr	r3, [r7, #12]
 8104786:	88fa      	ldrh	r2, [r7, #6]
 8104788:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 810478c:	68fb      	ldr	r3, [r7, #12]
 810478e:	88fa      	ldrh	r2, [r7, #6]
 8104790:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8104794:	68fb      	ldr	r3, [r7, #12]
 8104796:	689b      	ldr	r3, [r3, #8]
 8104798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810479c:	d108      	bne.n	81047b0 <HAL_UART_Transmit+0x84>
 810479e:	68fb      	ldr	r3, [r7, #12]
 81047a0:	691b      	ldr	r3, [r3, #16]
 81047a2:	2b00      	cmp	r3, #0
 81047a4:	d104      	bne.n	81047b0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 81047a6:	2300      	movs	r3, #0
 81047a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81047aa:	68bb      	ldr	r3, [r7, #8]
 81047ac:	61bb      	str	r3, [r7, #24]
 81047ae:	e003      	b.n	81047b8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 81047b0:	68bb      	ldr	r3, [r7, #8]
 81047b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81047b4:	2300      	movs	r3, #0
 81047b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 81047b8:	68fb      	ldr	r3, [r7, #12]
 81047ba:	2200      	movs	r2, #0
 81047bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 81047c0:	e02c      	b.n	810481c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 81047c2:	683b      	ldr	r3, [r7, #0]
 81047c4:	9300      	str	r3, [sp, #0]
 81047c6:	697b      	ldr	r3, [r7, #20]
 81047c8:	2200      	movs	r2, #0
 81047ca:	2180      	movs	r1, #128	; 0x80
 81047cc:	68f8      	ldr	r0, [r7, #12]
 81047ce:	f000 fe90 	bl	81054f2 <UART_WaitOnFlagUntilTimeout>
 81047d2:	4603      	mov	r3, r0
 81047d4:	2b00      	cmp	r3, #0
 81047d6:	d001      	beq.n	81047dc <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 81047d8:	2303      	movs	r3, #3
 81047da:	e039      	b.n	8104850 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 81047dc:	69fb      	ldr	r3, [r7, #28]
 81047de:	2b00      	cmp	r3, #0
 81047e0:	d10b      	bne.n	81047fa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 81047e2:	69bb      	ldr	r3, [r7, #24]
 81047e4:	881b      	ldrh	r3, [r3, #0]
 81047e6:	461a      	mov	r2, r3
 81047e8:	68fb      	ldr	r3, [r7, #12]
 81047ea:	681b      	ldr	r3, [r3, #0]
 81047ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81047f0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81047f2:	69bb      	ldr	r3, [r7, #24]
 81047f4:	3302      	adds	r3, #2
 81047f6:	61bb      	str	r3, [r7, #24]
 81047f8:	e007      	b.n	810480a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81047fa:	69fb      	ldr	r3, [r7, #28]
 81047fc:	781a      	ldrb	r2, [r3, #0]
 81047fe:	68fb      	ldr	r3, [r7, #12]
 8104800:	681b      	ldr	r3, [r3, #0]
 8104802:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8104804:	69fb      	ldr	r3, [r7, #28]
 8104806:	3301      	adds	r3, #1
 8104808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810480a:	68fb      	ldr	r3, [r7, #12]
 810480c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8104810:	b29b      	uxth	r3, r3
 8104812:	3b01      	subs	r3, #1
 8104814:	b29a      	uxth	r2, r3
 8104816:	68fb      	ldr	r3, [r7, #12]
 8104818:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 810481c:	68fb      	ldr	r3, [r7, #12]
 810481e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8104822:	b29b      	uxth	r3, r3
 8104824:	2b00      	cmp	r3, #0
 8104826:	d1cc      	bne.n	81047c2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8104828:	683b      	ldr	r3, [r7, #0]
 810482a:	9300      	str	r3, [sp, #0]
 810482c:	697b      	ldr	r3, [r7, #20]
 810482e:	2200      	movs	r2, #0
 8104830:	2140      	movs	r1, #64	; 0x40
 8104832:	68f8      	ldr	r0, [r7, #12]
 8104834:	f000 fe5d 	bl	81054f2 <UART_WaitOnFlagUntilTimeout>
 8104838:	4603      	mov	r3, r0
 810483a:	2b00      	cmp	r3, #0
 810483c:	d001      	beq.n	8104842 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 810483e:	2303      	movs	r3, #3
 8104840:	e006      	b.n	8104850 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8104842:	68fb      	ldr	r3, [r7, #12]
 8104844:	2220      	movs	r2, #32
 8104846:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 810484a:	2300      	movs	r3, #0
 810484c:	e000      	b.n	8104850 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 810484e:	2302      	movs	r3, #2
  }
}
 8104850:	4618      	mov	r0, r3
 8104852:	3720      	adds	r7, #32
 8104854:	46bd      	mov	sp, r7
 8104856:	bd80      	pop	{r7, pc}

08104858 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8104858:	b5b0      	push	{r4, r5, r7, lr}
 810485a:	b08e      	sub	sp, #56	; 0x38
 810485c:	af00      	add	r7, sp, #0
 810485e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8104860:	2300      	movs	r3, #0
 8104862:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	689a      	ldr	r2, [r3, #8]
 810486a:	687b      	ldr	r3, [r7, #4]
 810486c:	691b      	ldr	r3, [r3, #16]
 810486e:	431a      	orrs	r2, r3
 8104870:	687b      	ldr	r3, [r7, #4]
 8104872:	695b      	ldr	r3, [r3, #20]
 8104874:	431a      	orrs	r2, r3
 8104876:	687b      	ldr	r3, [r7, #4]
 8104878:	69db      	ldr	r3, [r3, #28]
 810487a:	4313      	orrs	r3, r2
 810487c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810487e:	687b      	ldr	r3, [r7, #4]
 8104880:	681b      	ldr	r3, [r3, #0]
 8104882:	681a      	ldr	r2, [r3, #0]
 8104884:	4bc0      	ldr	r3, [pc, #768]	; (8104b88 <UART_SetConfig+0x330>)
 8104886:	4013      	ands	r3, r2
 8104888:	687a      	ldr	r2, [r7, #4]
 810488a:	6812      	ldr	r2, [r2, #0]
 810488c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810488e:	430b      	orrs	r3, r1
 8104890:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8104892:	687b      	ldr	r3, [r7, #4]
 8104894:	681b      	ldr	r3, [r3, #0]
 8104896:	685b      	ldr	r3, [r3, #4]
 8104898:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810489c:	687b      	ldr	r3, [r7, #4]
 810489e:	68da      	ldr	r2, [r3, #12]
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	681b      	ldr	r3, [r3, #0]
 81048a4:	430a      	orrs	r2, r1
 81048a6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81048a8:	687b      	ldr	r3, [r7, #4]
 81048aa:	699b      	ldr	r3, [r3, #24]
 81048ac:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81048ae:	687b      	ldr	r3, [r7, #4]
 81048b0:	681b      	ldr	r3, [r3, #0]
 81048b2:	4ab6      	ldr	r2, [pc, #728]	; (8104b8c <UART_SetConfig+0x334>)
 81048b4:	4293      	cmp	r3, r2
 81048b6:	d004      	beq.n	81048c2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81048b8:	687b      	ldr	r3, [r7, #4]
 81048ba:	6a1b      	ldr	r3, [r3, #32]
 81048bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81048be:	4313      	orrs	r3, r2
 81048c0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81048c2:	687b      	ldr	r3, [r7, #4]
 81048c4:	681b      	ldr	r3, [r3, #0]
 81048c6:	689b      	ldr	r3, [r3, #8]
 81048c8:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81048cc:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81048d0:	687a      	ldr	r2, [r7, #4]
 81048d2:	6812      	ldr	r2, [r2, #0]
 81048d4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 81048d6:	430b      	orrs	r3, r1
 81048d8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	681b      	ldr	r3, [r3, #0]
 81048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81048e0:	f023 010f 	bic.w	r1, r3, #15
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81048e8:	687b      	ldr	r3, [r7, #4]
 81048ea:	681b      	ldr	r3, [r3, #0]
 81048ec:	430a      	orrs	r2, r1
 81048ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81048f0:	687b      	ldr	r3, [r7, #4]
 81048f2:	681b      	ldr	r3, [r3, #0]
 81048f4:	4aa6      	ldr	r2, [pc, #664]	; (8104b90 <UART_SetConfig+0x338>)
 81048f6:	4293      	cmp	r3, r2
 81048f8:	d176      	bne.n	81049e8 <UART_SetConfig+0x190>
 81048fa:	4ba6      	ldr	r3, [pc, #664]	; (8104b94 <UART_SetConfig+0x33c>)
 81048fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81048fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104902:	2b28      	cmp	r3, #40	; 0x28
 8104904:	d86c      	bhi.n	81049e0 <UART_SetConfig+0x188>
 8104906:	a201      	add	r2, pc, #4	; (adr r2, 810490c <UART_SetConfig+0xb4>)
 8104908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810490c:	081049b1 	.word	0x081049b1
 8104910:	081049e1 	.word	0x081049e1
 8104914:	081049e1 	.word	0x081049e1
 8104918:	081049e1 	.word	0x081049e1
 810491c:	081049e1 	.word	0x081049e1
 8104920:	081049e1 	.word	0x081049e1
 8104924:	081049e1 	.word	0x081049e1
 8104928:	081049e1 	.word	0x081049e1
 810492c:	081049b9 	.word	0x081049b9
 8104930:	081049e1 	.word	0x081049e1
 8104934:	081049e1 	.word	0x081049e1
 8104938:	081049e1 	.word	0x081049e1
 810493c:	081049e1 	.word	0x081049e1
 8104940:	081049e1 	.word	0x081049e1
 8104944:	081049e1 	.word	0x081049e1
 8104948:	081049e1 	.word	0x081049e1
 810494c:	081049c1 	.word	0x081049c1
 8104950:	081049e1 	.word	0x081049e1
 8104954:	081049e1 	.word	0x081049e1
 8104958:	081049e1 	.word	0x081049e1
 810495c:	081049e1 	.word	0x081049e1
 8104960:	081049e1 	.word	0x081049e1
 8104964:	081049e1 	.word	0x081049e1
 8104968:	081049e1 	.word	0x081049e1
 810496c:	081049c9 	.word	0x081049c9
 8104970:	081049e1 	.word	0x081049e1
 8104974:	081049e1 	.word	0x081049e1
 8104978:	081049e1 	.word	0x081049e1
 810497c:	081049e1 	.word	0x081049e1
 8104980:	081049e1 	.word	0x081049e1
 8104984:	081049e1 	.word	0x081049e1
 8104988:	081049e1 	.word	0x081049e1
 810498c:	081049d1 	.word	0x081049d1
 8104990:	081049e1 	.word	0x081049e1
 8104994:	081049e1 	.word	0x081049e1
 8104998:	081049e1 	.word	0x081049e1
 810499c:	081049e1 	.word	0x081049e1
 81049a0:	081049e1 	.word	0x081049e1
 81049a4:	081049e1 	.word	0x081049e1
 81049a8:	081049e1 	.word	0x081049e1
 81049ac:	081049d9 	.word	0x081049d9
 81049b0:	2301      	movs	r3, #1
 81049b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049b6:	e220      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049b8:	2304      	movs	r3, #4
 81049ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049be:	e21c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049c0:	2308      	movs	r3, #8
 81049c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049c6:	e218      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049c8:	2310      	movs	r3, #16
 81049ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049ce:	e214      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049d0:	2320      	movs	r3, #32
 81049d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049d6:	e210      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049d8:	2340      	movs	r3, #64	; 0x40
 81049da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049de:	e20c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049e0:	2380      	movs	r3, #128	; 0x80
 81049e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81049e6:	e208      	b.n	8104dfa <UART_SetConfig+0x5a2>
 81049e8:	687b      	ldr	r3, [r7, #4]
 81049ea:	681b      	ldr	r3, [r3, #0]
 81049ec:	4a6a      	ldr	r2, [pc, #424]	; (8104b98 <UART_SetConfig+0x340>)
 81049ee:	4293      	cmp	r3, r2
 81049f0:	d130      	bne.n	8104a54 <UART_SetConfig+0x1fc>
 81049f2:	4b68      	ldr	r3, [pc, #416]	; (8104b94 <UART_SetConfig+0x33c>)
 81049f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81049f6:	f003 0307 	and.w	r3, r3, #7
 81049fa:	2b05      	cmp	r3, #5
 81049fc:	d826      	bhi.n	8104a4c <UART_SetConfig+0x1f4>
 81049fe:	a201      	add	r2, pc, #4	; (adr r2, 8104a04 <UART_SetConfig+0x1ac>)
 8104a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104a04:	08104a1d 	.word	0x08104a1d
 8104a08:	08104a25 	.word	0x08104a25
 8104a0c:	08104a2d 	.word	0x08104a2d
 8104a10:	08104a35 	.word	0x08104a35
 8104a14:	08104a3d 	.word	0x08104a3d
 8104a18:	08104a45 	.word	0x08104a45
 8104a1c:	2300      	movs	r3, #0
 8104a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a22:	e1ea      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a24:	2304      	movs	r3, #4
 8104a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a2a:	e1e6      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a2c:	2308      	movs	r3, #8
 8104a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a32:	e1e2      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a34:	2310      	movs	r3, #16
 8104a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a3a:	e1de      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a3c:	2320      	movs	r3, #32
 8104a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a42:	e1da      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a44:	2340      	movs	r3, #64	; 0x40
 8104a46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a4a:	e1d6      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a4c:	2380      	movs	r3, #128	; 0x80
 8104a4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a52:	e1d2      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a54:	687b      	ldr	r3, [r7, #4]
 8104a56:	681b      	ldr	r3, [r3, #0]
 8104a58:	4a50      	ldr	r2, [pc, #320]	; (8104b9c <UART_SetConfig+0x344>)
 8104a5a:	4293      	cmp	r3, r2
 8104a5c:	d130      	bne.n	8104ac0 <UART_SetConfig+0x268>
 8104a5e:	4b4d      	ldr	r3, [pc, #308]	; (8104b94 <UART_SetConfig+0x33c>)
 8104a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104a62:	f003 0307 	and.w	r3, r3, #7
 8104a66:	2b05      	cmp	r3, #5
 8104a68:	d826      	bhi.n	8104ab8 <UART_SetConfig+0x260>
 8104a6a:	a201      	add	r2, pc, #4	; (adr r2, 8104a70 <UART_SetConfig+0x218>)
 8104a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104a70:	08104a89 	.word	0x08104a89
 8104a74:	08104a91 	.word	0x08104a91
 8104a78:	08104a99 	.word	0x08104a99
 8104a7c:	08104aa1 	.word	0x08104aa1
 8104a80:	08104aa9 	.word	0x08104aa9
 8104a84:	08104ab1 	.word	0x08104ab1
 8104a88:	2300      	movs	r3, #0
 8104a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a8e:	e1b4      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a90:	2304      	movs	r3, #4
 8104a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a96:	e1b0      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104a98:	2308      	movs	r3, #8
 8104a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a9e:	e1ac      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104aa0:	2310      	movs	r3, #16
 8104aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104aa6:	e1a8      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104aa8:	2320      	movs	r3, #32
 8104aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104aae:	e1a4      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ab0:	2340      	movs	r3, #64	; 0x40
 8104ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ab6:	e1a0      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ab8:	2380      	movs	r3, #128	; 0x80
 8104aba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104abe:	e19c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	681b      	ldr	r3, [r3, #0]
 8104ac4:	4a36      	ldr	r2, [pc, #216]	; (8104ba0 <UART_SetConfig+0x348>)
 8104ac6:	4293      	cmp	r3, r2
 8104ac8:	d130      	bne.n	8104b2c <UART_SetConfig+0x2d4>
 8104aca:	4b32      	ldr	r3, [pc, #200]	; (8104b94 <UART_SetConfig+0x33c>)
 8104acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104ace:	f003 0307 	and.w	r3, r3, #7
 8104ad2:	2b05      	cmp	r3, #5
 8104ad4:	d826      	bhi.n	8104b24 <UART_SetConfig+0x2cc>
 8104ad6:	a201      	add	r2, pc, #4	; (adr r2, 8104adc <UART_SetConfig+0x284>)
 8104ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104adc:	08104af5 	.word	0x08104af5
 8104ae0:	08104afd 	.word	0x08104afd
 8104ae4:	08104b05 	.word	0x08104b05
 8104ae8:	08104b0d 	.word	0x08104b0d
 8104aec:	08104b15 	.word	0x08104b15
 8104af0:	08104b1d 	.word	0x08104b1d
 8104af4:	2300      	movs	r3, #0
 8104af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104afa:	e17e      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104afc:	2304      	movs	r3, #4
 8104afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b02:	e17a      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b04:	2308      	movs	r3, #8
 8104b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b0a:	e176      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b0c:	2310      	movs	r3, #16
 8104b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b12:	e172      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b14:	2320      	movs	r3, #32
 8104b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b1a:	e16e      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b1c:	2340      	movs	r3, #64	; 0x40
 8104b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b22:	e16a      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b24:	2380      	movs	r3, #128	; 0x80
 8104b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b2a:	e166      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b2c:	687b      	ldr	r3, [r7, #4]
 8104b2e:	681b      	ldr	r3, [r3, #0]
 8104b30:	4a1c      	ldr	r2, [pc, #112]	; (8104ba4 <UART_SetConfig+0x34c>)
 8104b32:	4293      	cmp	r3, r2
 8104b34:	d140      	bne.n	8104bb8 <UART_SetConfig+0x360>
 8104b36:	4b17      	ldr	r3, [pc, #92]	; (8104b94 <UART_SetConfig+0x33c>)
 8104b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b3a:	f003 0307 	and.w	r3, r3, #7
 8104b3e:	2b05      	cmp	r3, #5
 8104b40:	d836      	bhi.n	8104bb0 <UART_SetConfig+0x358>
 8104b42:	a201      	add	r2, pc, #4	; (adr r2, 8104b48 <UART_SetConfig+0x2f0>)
 8104b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b48:	08104b61 	.word	0x08104b61
 8104b4c:	08104b69 	.word	0x08104b69
 8104b50:	08104b71 	.word	0x08104b71
 8104b54:	08104b79 	.word	0x08104b79
 8104b58:	08104b81 	.word	0x08104b81
 8104b5c:	08104ba9 	.word	0x08104ba9
 8104b60:	2300      	movs	r3, #0
 8104b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b66:	e148      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b68:	2304      	movs	r3, #4
 8104b6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b6e:	e144      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b70:	2308      	movs	r3, #8
 8104b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b76:	e140      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b78:	2310      	movs	r3, #16
 8104b7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b7e:	e13c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b80:	2320      	movs	r3, #32
 8104b82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b86:	e138      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104b88:	cfff69f3 	.word	0xcfff69f3
 8104b8c:	58000c00 	.word	0x58000c00
 8104b90:	40011000 	.word	0x40011000
 8104b94:	58024400 	.word	0x58024400
 8104b98:	40004400 	.word	0x40004400
 8104b9c:	40004800 	.word	0x40004800
 8104ba0:	40004c00 	.word	0x40004c00
 8104ba4:	40005000 	.word	0x40005000
 8104ba8:	2340      	movs	r3, #64	; 0x40
 8104baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bae:	e124      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104bb0:	2380      	movs	r3, #128	; 0x80
 8104bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bb6:	e120      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104bb8:	687b      	ldr	r3, [r7, #4]
 8104bba:	681b      	ldr	r3, [r3, #0]
 8104bbc:	4acc      	ldr	r2, [pc, #816]	; (8104ef0 <UART_SetConfig+0x698>)
 8104bbe:	4293      	cmp	r3, r2
 8104bc0:	d176      	bne.n	8104cb0 <UART_SetConfig+0x458>
 8104bc2:	4bcc      	ldr	r3, [pc, #816]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104bc6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104bca:	2b28      	cmp	r3, #40	; 0x28
 8104bcc:	d86c      	bhi.n	8104ca8 <UART_SetConfig+0x450>
 8104bce:	a201      	add	r2, pc, #4	; (adr r2, 8104bd4 <UART_SetConfig+0x37c>)
 8104bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104bd4:	08104c79 	.word	0x08104c79
 8104bd8:	08104ca9 	.word	0x08104ca9
 8104bdc:	08104ca9 	.word	0x08104ca9
 8104be0:	08104ca9 	.word	0x08104ca9
 8104be4:	08104ca9 	.word	0x08104ca9
 8104be8:	08104ca9 	.word	0x08104ca9
 8104bec:	08104ca9 	.word	0x08104ca9
 8104bf0:	08104ca9 	.word	0x08104ca9
 8104bf4:	08104c81 	.word	0x08104c81
 8104bf8:	08104ca9 	.word	0x08104ca9
 8104bfc:	08104ca9 	.word	0x08104ca9
 8104c00:	08104ca9 	.word	0x08104ca9
 8104c04:	08104ca9 	.word	0x08104ca9
 8104c08:	08104ca9 	.word	0x08104ca9
 8104c0c:	08104ca9 	.word	0x08104ca9
 8104c10:	08104ca9 	.word	0x08104ca9
 8104c14:	08104c89 	.word	0x08104c89
 8104c18:	08104ca9 	.word	0x08104ca9
 8104c1c:	08104ca9 	.word	0x08104ca9
 8104c20:	08104ca9 	.word	0x08104ca9
 8104c24:	08104ca9 	.word	0x08104ca9
 8104c28:	08104ca9 	.word	0x08104ca9
 8104c2c:	08104ca9 	.word	0x08104ca9
 8104c30:	08104ca9 	.word	0x08104ca9
 8104c34:	08104c91 	.word	0x08104c91
 8104c38:	08104ca9 	.word	0x08104ca9
 8104c3c:	08104ca9 	.word	0x08104ca9
 8104c40:	08104ca9 	.word	0x08104ca9
 8104c44:	08104ca9 	.word	0x08104ca9
 8104c48:	08104ca9 	.word	0x08104ca9
 8104c4c:	08104ca9 	.word	0x08104ca9
 8104c50:	08104ca9 	.word	0x08104ca9
 8104c54:	08104c99 	.word	0x08104c99
 8104c58:	08104ca9 	.word	0x08104ca9
 8104c5c:	08104ca9 	.word	0x08104ca9
 8104c60:	08104ca9 	.word	0x08104ca9
 8104c64:	08104ca9 	.word	0x08104ca9
 8104c68:	08104ca9 	.word	0x08104ca9
 8104c6c:	08104ca9 	.word	0x08104ca9
 8104c70:	08104ca9 	.word	0x08104ca9
 8104c74:	08104ca1 	.word	0x08104ca1
 8104c78:	2301      	movs	r3, #1
 8104c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c7e:	e0bc      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104c80:	2304      	movs	r3, #4
 8104c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c86:	e0b8      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104c88:	2308      	movs	r3, #8
 8104c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c8e:	e0b4      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104c90:	2310      	movs	r3, #16
 8104c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c96:	e0b0      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104c98:	2320      	movs	r3, #32
 8104c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c9e:	e0ac      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ca0:	2340      	movs	r3, #64	; 0x40
 8104ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ca6:	e0a8      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ca8:	2380      	movs	r3, #128	; 0x80
 8104caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104cae:	e0a4      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104cb0:	687b      	ldr	r3, [r7, #4]
 8104cb2:	681b      	ldr	r3, [r3, #0]
 8104cb4:	4a90      	ldr	r2, [pc, #576]	; (8104ef8 <UART_SetConfig+0x6a0>)
 8104cb6:	4293      	cmp	r3, r2
 8104cb8:	d130      	bne.n	8104d1c <UART_SetConfig+0x4c4>
 8104cba:	4b8e      	ldr	r3, [pc, #568]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104cbe:	f003 0307 	and.w	r3, r3, #7
 8104cc2:	2b05      	cmp	r3, #5
 8104cc4:	d826      	bhi.n	8104d14 <UART_SetConfig+0x4bc>
 8104cc6:	a201      	add	r2, pc, #4	; (adr r2, 8104ccc <UART_SetConfig+0x474>)
 8104cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ccc:	08104ce5 	.word	0x08104ce5
 8104cd0:	08104ced 	.word	0x08104ced
 8104cd4:	08104cf5 	.word	0x08104cf5
 8104cd8:	08104cfd 	.word	0x08104cfd
 8104cdc:	08104d05 	.word	0x08104d05
 8104ce0:	08104d0d 	.word	0x08104d0d
 8104ce4:	2300      	movs	r3, #0
 8104ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104cea:	e086      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104cec:	2304      	movs	r3, #4
 8104cee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104cf2:	e082      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104cf4:	2308      	movs	r3, #8
 8104cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104cfa:	e07e      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104cfc:	2310      	movs	r3, #16
 8104cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d02:	e07a      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d04:	2320      	movs	r3, #32
 8104d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d0a:	e076      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d0c:	2340      	movs	r3, #64	; 0x40
 8104d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d12:	e072      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d14:	2380      	movs	r3, #128	; 0x80
 8104d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d1a:	e06e      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d1c:	687b      	ldr	r3, [r7, #4]
 8104d1e:	681b      	ldr	r3, [r3, #0]
 8104d20:	4a76      	ldr	r2, [pc, #472]	; (8104efc <UART_SetConfig+0x6a4>)
 8104d22:	4293      	cmp	r3, r2
 8104d24:	d130      	bne.n	8104d88 <UART_SetConfig+0x530>
 8104d26:	4b73      	ldr	r3, [pc, #460]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104d2a:	f003 0307 	and.w	r3, r3, #7
 8104d2e:	2b05      	cmp	r3, #5
 8104d30:	d826      	bhi.n	8104d80 <UART_SetConfig+0x528>
 8104d32:	a201      	add	r2, pc, #4	; (adr r2, 8104d38 <UART_SetConfig+0x4e0>)
 8104d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d38:	08104d51 	.word	0x08104d51
 8104d3c:	08104d59 	.word	0x08104d59
 8104d40:	08104d61 	.word	0x08104d61
 8104d44:	08104d69 	.word	0x08104d69
 8104d48:	08104d71 	.word	0x08104d71
 8104d4c:	08104d79 	.word	0x08104d79
 8104d50:	2300      	movs	r3, #0
 8104d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d56:	e050      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d58:	2304      	movs	r3, #4
 8104d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d5e:	e04c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d60:	2308      	movs	r3, #8
 8104d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d66:	e048      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d68:	2310      	movs	r3, #16
 8104d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d6e:	e044      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d70:	2320      	movs	r3, #32
 8104d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d76:	e040      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d78:	2340      	movs	r3, #64	; 0x40
 8104d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d7e:	e03c      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d80:	2380      	movs	r3, #128	; 0x80
 8104d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d86:	e038      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104d88:	687b      	ldr	r3, [r7, #4]
 8104d8a:	681b      	ldr	r3, [r3, #0]
 8104d8c:	4a5c      	ldr	r2, [pc, #368]	; (8104f00 <UART_SetConfig+0x6a8>)
 8104d8e:	4293      	cmp	r3, r2
 8104d90:	d130      	bne.n	8104df4 <UART_SetConfig+0x59c>
 8104d92:	4b58      	ldr	r3, [pc, #352]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104d96:	f003 0307 	and.w	r3, r3, #7
 8104d9a:	2b05      	cmp	r3, #5
 8104d9c:	d826      	bhi.n	8104dec <UART_SetConfig+0x594>
 8104d9e:	a201      	add	r2, pc, #4	; (adr r2, 8104da4 <UART_SetConfig+0x54c>)
 8104da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104da4:	08104dbd 	.word	0x08104dbd
 8104da8:	08104dc5 	.word	0x08104dc5
 8104dac:	08104dcd 	.word	0x08104dcd
 8104db0:	08104dd5 	.word	0x08104dd5
 8104db4:	08104ddd 	.word	0x08104ddd
 8104db8:	08104de5 	.word	0x08104de5
 8104dbc:	2302      	movs	r3, #2
 8104dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dc2:	e01a      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104dc4:	2304      	movs	r3, #4
 8104dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dca:	e016      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104dcc:	2308      	movs	r3, #8
 8104dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dd2:	e012      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104dd4:	2310      	movs	r3, #16
 8104dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dda:	e00e      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104ddc:	2320      	movs	r3, #32
 8104dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104de2:	e00a      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104de4:	2340      	movs	r3, #64	; 0x40
 8104de6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dea:	e006      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104dec:	2380      	movs	r3, #128	; 0x80
 8104dee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104df2:	e002      	b.n	8104dfa <UART_SetConfig+0x5a2>
 8104df4:	2380      	movs	r3, #128	; 0x80
 8104df6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8104dfa:	687b      	ldr	r3, [r7, #4]
 8104dfc:	681b      	ldr	r3, [r3, #0]
 8104dfe:	4a40      	ldr	r2, [pc, #256]	; (8104f00 <UART_SetConfig+0x6a8>)
 8104e00:	4293      	cmp	r3, r2
 8104e02:	f040 80ef 	bne.w	8104fe4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8104e06:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8104e0a:	2b20      	cmp	r3, #32
 8104e0c:	dc46      	bgt.n	8104e9c <UART_SetConfig+0x644>
 8104e0e:	2b02      	cmp	r3, #2
 8104e10:	f2c0 8081 	blt.w	8104f16 <UART_SetConfig+0x6be>
 8104e14:	3b02      	subs	r3, #2
 8104e16:	2b1e      	cmp	r3, #30
 8104e18:	d87d      	bhi.n	8104f16 <UART_SetConfig+0x6be>
 8104e1a:	a201      	add	r2, pc, #4	; (adr r2, 8104e20 <UART_SetConfig+0x5c8>)
 8104e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e20:	08104ea3 	.word	0x08104ea3
 8104e24:	08104f17 	.word	0x08104f17
 8104e28:	08104eab 	.word	0x08104eab
 8104e2c:	08104f17 	.word	0x08104f17
 8104e30:	08104f17 	.word	0x08104f17
 8104e34:	08104f17 	.word	0x08104f17
 8104e38:	08104ebb 	.word	0x08104ebb
 8104e3c:	08104f17 	.word	0x08104f17
 8104e40:	08104f17 	.word	0x08104f17
 8104e44:	08104f17 	.word	0x08104f17
 8104e48:	08104f17 	.word	0x08104f17
 8104e4c:	08104f17 	.word	0x08104f17
 8104e50:	08104f17 	.word	0x08104f17
 8104e54:	08104f17 	.word	0x08104f17
 8104e58:	08104ecb 	.word	0x08104ecb
 8104e5c:	08104f17 	.word	0x08104f17
 8104e60:	08104f17 	.word	0x08104f17
 8104e64:	08104f17 	.word	0x08104f17
 8104e68:	08104f17 	.word	0x08104f17
 8104e6c:	08104f17 	.word	0x08104f17
 8104e70:	08104f17 	.word	0x08104f17
 8104e74:	08104f17 	.word	0x08104f17
 8104e78:	08104f17 	.word	0x08104f17
 8104e7c:	08104f17 	.word	0x08104f17
 8104e80:	08104f17 	.word	0x08104f17
 8104e84:	08104f17 	.word	0x08104f17
 8104e88:	08104f17 	.word	0x08104f17
 8104e8c:	08104f17 	.word	0x08104f17
 8104e90:	08104f17 	.word	0x08104f17
 8104e94:	08104f17 	.word	0x08104f17
 8104e98:	08104f09 	.word	0x08104f09
 8104e9c:	2b40      	cmp	r3, #64	; 0x40
 8104e9e:	d036      	beq.n	8104f0e <UART_SetConfig+0x6b6>
 8104ea0:	e039      	b.n	8104f16 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8104ea2:	f7fd ff1b 	bl	8102cdc <HAL_RCCEx_GetD3PCLK1Freq>
 8104ea6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8104ea8:	e03b      	b.n	8104f22 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104eaa:	f107 0314 	add.w	r3, r7, #20
 8104eae:	4618      	mov	r0, r3
 8104eb0:	f7fd ff2a 	bl	8102d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8104eb4:	69bb      	ldr	r3, [r7, #24]
 8104eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104eb8:	e033      	b.n	8104f22 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104eba:	f107 0308 	add.w	r3, r7, #8
 8104ebe:	4618      	mov	r0, r3
 8104ec0:	f7fe f876 	bl	8102fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8104ec4:	68fb      	ldr	r3, [r7, #12]
 8104ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104ec8:	e02b      	b.n	8104f22 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104eca:	4b0a      	ldr	r3, [pc, #40]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104ecc:	681b      	ldr	r3, [r3, #0]
 8104ece:	f003 0320 	and.w	r3, r3, #32
 8104ed2:	2b00      	cmp	r3, #0
 8104ed4:	d009      	beq.n	8104eea <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8104ed6:	4b07      	ldr	r3, [pc, #28]	; (8104ef4 <UART_SetConfig+0x69c>)
 8104ed8:	681b      	ldr	r3, [r3, #0]
 8104eda:	08db      	lsrs	r3, r3, #3
 8104edc:	f003 0303 	and.w	r3, r3, #3
 8104ee0:	4a08      	ldr	r2, [pc, #32]	; (8104f04 <UART_SetConfig+0x6ac>)
 8104ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8104ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104ee8:	e01b      	b.n	8104f22 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8104eea:	4b06      	ldr	r3, [pc, #24]	; (8104f04 <UART_SetConfig+0x6ac>)
 8104eec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104eee:	e018      	b.n	8104f22 <UART_SetConfig+0x6ca>
 8104ef0:	40011400 	.word	0x40011400
 8104ef4:	58024400 	.word	0x58024400
 8104ef8:	40007800 	.word	0x40007800
 8104efc:	40007c00 	.word	0x40007c00
 8104f00:	58000c00 	.word	0x58000c00
 8104f04:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8104f08:	4bc4      	ldr	r3, [pc, #784]	; (810521c <UART_SetConfig+0x9c4>)
 8104f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104f0c:	e009      	b.n	8104f22 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8104f0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8104f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104f14:	e005      	b.n	8104f22 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8104f16:	2300      	movs	r3, #0
 8104f18:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8104f1a:	2301      	movs	r3, #1
 8104f1c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8104f20:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8104f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104f24:	2b00      	cmp	r3, #0
 8104f26:	f000 81da 	beq.w	81052de <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8104f2a:	687b      	ldr	r3, [r7, #4]
 8104f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104f2e:	4abc      	ldr	r2, [pc, #752]	; (8105220 <UART_SetConfig+0x9c8>)
 8104f30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8104f34:	461a      	mov	r2, r3
 8104f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104f38:	fbb3 f3f2 	udiv	r3, r3, r2
 8104f3c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8104f3e:	687b      	ldr	r3, [r7, #4]
 8104f40:	685a      	ldr	r2, [r3, #4]
 8104f42:	4613      	mov	r3, r2
 8104f44:	005b      	lsls	r3, r3, #1
 8104f46:	4413      	add	r3, r2
 8104f48:	6a3a      	ldr	r2, [r7, #32]
 8104f4a:	429a      	cmp	r2, r3
 8104f4c:	d305      	bcc.n	8104f5a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8104f4e:	687b      	ldr	r3, [r7, #4]
 8104f50:	685b      	ldr	r3, [r3, #4]
 8104f52:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8104f54:	6a3a      	ldr	r2, [r7, #32]
 8104f56:	429a      	cmp	r2, r3
 8104f58:	d903      	bls.n	8104f62 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8104f5a:	2301      	movs	r3, #1
 8104f5c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8104f60:	e1bd      	b.n	81052de <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8104f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104f64:	4618      	mov	r0, r3
 8104f66:	f04f 0100 	mov.w	r1, #0
 8104f6a:	687b      	ldr	r3, [r7, #4]
 8104f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104f6e:	4aac      	ldr	r2, [pc, #688]	; (8105220 <UART_SetConfig+0x9c8>)
 8104f70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8104f74:	b29a      	uxth	r2, r3
 8104f76:	f04f 0300 	mov.w	r3, #0
 8104f7a:	f7fb f9ad 	bl	81002d8 <__aeabi_uldivmod>
 8104f7e:	4602      	mov	r2, r0
 8104f80:	460b      	mov	r3, r1
 8104f82:	4610      	mov	r0, r2
 8104f84:	4619      	mov	r1, r3
 8104f86:	f04f 0200 	mov.w	r2, #0
 8104f8a:	f04f 0300 	mov.w	r3, #0
 8104f8e:	020b      	lsls	r3, r1, #8
 8104f90:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8104f94:	0202      	lsls	r2, r0, #8
 8104f96:	6879      	ldr	r1, [r7, #4]
 8104f98:	6849      	ldr	r1, [r1, #4]
 8104f9a:	0849      	lsrs	r1, r1, #1
 8104f9c:	4608      	mov	r0, r1
 8104f9e:	f04f 0100 	mov.w	r1, #0
 8104fa2:	1814      	adds	r4, r2, r0
 8104fa4:	eb43 0501 	adc.w	r5, r3, r1
 8104fa8:	687b      	ldr	r3, [r7, #4]
 8104faa:	685b      	ldr	r3, [r3, #4]
 8104fac:	461a      	mov	r2, r3
 8104fae:	f04f 0300 	mov.w	r3, #0
 8104fb2:	4620      	mov	r0, r4
 8104fb4:	4629      	mov	r1, r5
 8104fb6:	f7fb f98f 	bl	81002d8 <__aeabi_uldivmod>
 8104fba:	4602      	mov	r2, r0
 8104fbc:	460b      	mov	r3, r1
 8104fbe:	4613      	mov	r3, r2
 8104fc0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8104fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104fc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104fc8:	d308      	bcc.n	8104fdc <UART_SetConfig+0x784>
 8104fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104fcc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104fd0:	d204      	bcs.n	8104fdc <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8104fd2:	687b      	ldr	r3, [r7, #4]
 8104fd4:	681b      	ldr	r3, [r3, #0]
 8104fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8104fd8:	60da      	str	r2, [r3, #12]
 8104fda:	e180      	b.n	81052de <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8104fdc:	2301      	movs	r3, #1
 8104fde:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8104fe2:	e17c      	b.n	81052de <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8104fe4:	687b      	ldr	r3, [r7, #4]
 8104fe6:	69db      	ldr	r3, [r3, #28]
 8104fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104fec:	f040 80be 	bne.w	810516c <UART_SetConfig+0x914>
  {
    switch (clocksource)
 8104ff0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8104ff4:	2b20      	cmp	r3, #32
 8104ff6:	dc49      	bgt.n	810508c <UART_SetConfig+0x834>
 8104ff8:	2b00      	cmp	r3, #0
 8104ffa:	db7c      	blt.n	81050f6 <UART_SetConfig+0x89e>
 8104ffc:	2b20      	cmp	r3, #32
 8104ffe:	d87a      	bhi.n	81050f6 <UART_SetConfig+0x89e>
 8105000:	a201      	add	r2, pc, #4	; (adr r2, 8105008 <UART_SetConfig+0x7b0>)
 8105002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105006:	bf00      	nop
 8105008:	08105093 	.word	0x08105093
 810500c:	0810509b 	.word	0x0810509b
 8105010:	081050f7 	.word	0x081050f7
 8105014:	081050f7 	.word	0x081050f7
 8105018:	081050a3 	.word	0x081050a3
 810501c:	081050f7 	.word	0x081050f7
 8105020:	081050f7 	.word	0x081050f7
 8105024:	081050f7 	.word	0x081050f7
 8105028:	081050b3 	.word	0x081050b3
 810502c:	081050f7 	.word	0x081050f7
 8105030:	081050f7 	.word	0x081050f7
 8105034:	081050f7 	.word	0x081050f7
 8105038:	081050f7 	.word	0x081050f7
 810503c:	081050f7 	.word	0x081050f7
 8105040:	081050f7 	.word	0x081050f7
 8105044:	081050f7 	.word	0x081050f7
 8105048:	081050c3 	.word	0x081050c3
 810504c:	081050f7 	.word	0x081050f7
 8105050:	081050f7 	.word	0x081050f7
 8105054:	081050f7 	.word	0x081050f7
 8105058:	081050f7 	.word	0x081050f7
 810505c:	081050f7 	.word	0x081050f7
 8105060:	081050f7 	.word	0x081050f7
 8105064:	081050f7 	.word	0x081050f7
 8105068:	081050f7 	.word	0x081050f7
 810506c:	081050f7 	.word	0x081050f7
 8105070:	081050f7 	.word	0x081050f7
 8105074:	081050f7 	.word	0x081050f7
 8105078:	081050f7 	.word	0x081050f7
 810507c:	081050f7 	.word	0x081050f7
 8105080:	081050f7 	.word	0x081050f7
 8105084:	081050f7 	.word	0x081050f7
 8105088:	081050e9 	.word	0x081050e9
 810508c:	2b40      	cmp	r3, #64	; 0x40
 810508e:	d02e      	beq.n	81050ee <UART_SetConfig+0x896>
 8105090:	e031      	b.n	81050f6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105092:	f7fc feb7 	bl	8101e04 <HAL_RCC_GetPCLK1Freq>
 8105096:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8105098:	e033      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810509a:	f7fc fec9 	bl	8101e30 <HAL_RCC_GetPCLK2Freq>
 810509e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81050a0:	e02f      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81050a2:	f107 0314 	add.w	r3, r7, #20
 81050a6:	4618      	mov	r0, r3
 81050a8:	f7fd fe2e 	bl	8102d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81050ac:	69bb      	ldr	r3, [r7, #24]
 81050ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81050b0:	e027      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81050b2:	f107 0308 	add.w	r3, r7, #8
 81050b6:	4618      	mov	r0, r3
 81050b8:	f7fd ff7a 	bl	8102fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81050bc:	68fb      	ldr	r3, [r7, #12]
 81050be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81050c0:	e01f      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81050c2:	4b58      	ldr	r3, [pc, #352]	; (8105224 <UART_SetConfig+0x9cc>)
 81050c4:	681b      	ldr	r3, [r3, #0]
 81050c6:	f003 0320 	and.w	r3, r3, #32
 81050ca:	2b00      	cmp	r3, #0
 81050cc:	d009      	beq.n	81050e2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81050ce:	4b55      	ldr	r3, [pc, #340]	; (8105224 <UART_SetConfig+0x9cc>)
 81050d0:	681b      	ldr	r3, [r3, #0]
 81050d2:	08db      	lsrs	r3, r3, #3
 81050d4:	f003 0303 	and.w	r3, r3, #3
 81050d8:	4a53      	ldr	r2, [pc, #332]	; (8105228 <UART_SetConfig+0x9d0>)
 81050da:	fa22 f303 	lsr.w	r3, r2, r3
 81050de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81050e0:	e00f      	b.n	8105102 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 81050e2:	4b51      	ldr	r3, [pc, #324]	; (8105228 <UART_SetConfig+0x9d0>)
 81050e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81050e6:	e00c      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81050e8:	4b4c      	ldr	r3, [pc, #304]	; (810521c <UART_SetConfig+0x9c4>)
 81050ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81050ec:	e009      	b.n	8105102 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81050ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81050f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81050f4:	e005      	b.n	8105102 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 81050f6:	2300      	movs	r3, #0
 81050f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 81050fa:	2301      	movs	r3, #1
 81050fc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8105100:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8105102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105104:	2b00      	cmp	r3, #0
 8105106:	f000 80ea 	beq.w	81052de <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810510a:	687b      	ldr	r3, [r7, #4]
 810510c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810510e:	4a44      	ldr	r2, [pc, #272]	; (8105220 <UART_SetConfig+0x9c8>)
 8105110:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105114:	461a      	mov	r2, r3
 8105116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105118:	fbb3 f3f2 	udiv	r3, r3, r2
 810511c:	005a      	lsls	r2, r3, #1
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	685b      	ldr	r3, [r3, #4]
 8105122:	085b      	lsrs	r3, r3, #1
 8105124:	441a      	add	r2, r3
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	685b      	ldr	r3, [r3, #4]
 810512a:	fbb2 f3f3 	udiv	r3, r2, r3
 810512e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8105130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105132:	2b0f      	cmp	r3, #15
 8105134:	d916      	bls.n	8105164 <UART_SetConfig+0x90c>
 8105136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810513c:	d212      	bcs.n	8105164 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810513e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105140:	b29b      	uxth	r3, r3
 8105142:	f023 030f 	bic.w	r3, r3, #15
 8105146:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8105148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810514a:	085b      	lsrs	r3, r3, #1
 810514c:	b29b      	uxth	r3, r3
 810514e:	f003 0307 	and.w	r3, r3, #7
 8105152:	b29a      	uxth	r2, r3
 8105154:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8105156:	4313      	orrs	r3, r2
 8105158:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 810515a:	687b      	ldr	r3, [r7, #4]
 810515c:	681b      	ldr	r3, [r3, #0]
 810515e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8105160:	60da      	str	r2, [r3, #12]
 8105162:	e0bc      	b.n	81052de <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8105164:	2301      	movs	r3, #1
 8105166:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810516a:	e0b8      	b.n	81052de <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 810516c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8105170:	2b20      	cmp	r3, #32
 8105172:	dc4b      	bgt.n	810520c <UART_SetConfig+0x9b4>
 8105174:	2b00      	cmp	r3, #0
 8105176:	f2c0 8087 	blt.w	8105288 <UART_SetConfig+0xa30>
 810517a:	2b20      	cmp	r3, #32
 810517c:	f200 8084 	bhi.w	8105288 <UART_SetConfig+0xa30>
 8105180:	a201      	add	r2, pc, #4	; (adr r2, 8105188 <UART_SetConfig+0x930>)
 8105182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105186:	bf00      	nop
 8105188:	08105213 	.word	0x08105213
 810518c:	0810522d 	.word	0x0810522d
 8105190:	08105289 	.word	0x08105289
 8105194:	08105289 	.word	0x08105289
 8105198:	08105235 	.word	0x08105235
 810519c:	08105289 	.word	0x08105289
 81051a0:	08105289 	.word	0x08105289
 81051a4:	08105289 	.word	0x08105289
 81051a8:	08105245 	.word	0x08105245
 81051ac:	08105289 	.word	0x08105289
 81051b0:	08105289 	.word	0x08105289
 81051b4:	08105289 	.word	0x08105289
 81051b8:	08105289 	.word	0x08105289
 81051bc:	08105289 	.word	0x08105289
 81051c0:	08105289 	.word	0x08105289
 81051c4:	08105289 	.word	0x08105289
 81051c8:	08105255 	.word	0x08105255
 81051cc:	08105289 	.word	0x08105289
 81051d0:	08105289 	.word	0x08105289
 81051d4:	08105289 	.word	0x08105289
 81051d8:	08105289 	.word	0x08105289
 81051dc:	08105289 	.word	0x08105289
 81051e0:	08105289 	.word	0x08105289
 81051e4:	08105289 	.word	0x08105289
 81051e8:	08105289 	.word	0x08105289
 81051ec:	08105289 	.word	0x08105289
 81051f0:	08105289 	.word	0x08105289
 81051f4:	08105289 	.word	0x08105289
 81051f8:	08105289 	.word	0x08105289
 81051fc:	08105289 	.word	0x08105289
 8105200:	08105289 	.word	0x08105289
 8105204:	08105289 	.word	0x08105289
 8105208:	0810527b 	.word	0x0810527b
 810520c:	2b40      	cmp	r3, #64	; 0x40
 810520e:	d037      	beq.n	8105280 <UART_SetConfig+0xa28>
 8105210:	e03a      	b.n	8105288 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105212:	f7fc fdf7 	bl	8101e04 <HAL_RCC_GetPCLK1Freq>
 8105216:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8105218:	e03c      	b.n	8105294 <UART_SetConfig+0xa3c>
 810521a:	bf00      	nop
 810521c:	003d0900 	.word	0x003d0900
 8105220:	081063a0 	.word	0x081063a0
 8105224:	58024400 	.word	0x58024400
 8105228:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810522c:	f7fc fe00 	bl	8101e30 <HAL_RCC_GetPCLK2Freq>
 8105230:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8105232:	e02f      	b.n	8105294 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105234:	f107 0314 	add.w	r3, r7, #20
 8105238:	4618      	mov	r0, r3
 810523a:	f7fd fd65 	bl	8102d08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810523e:	69bb      	ldr	r3, [r7, #24]
 8105240:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105242:	e027      	b.n	8105294 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105244:	f107 0308 	add.w	r3, r7, #8
 8105248:	4618      	mov	r0, r3
 810524a:	f7fd feb1 	bl	8102fb0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810524e:	68fb      	ldr	r3, [r7, #12]
 8105250:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105252:	e01f      	b.n	8105294 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105254:	4b2c      	ldr	r3, [pc, #176]	; (8105308 <UART_SetConfig+0xab0>)
 8105256:	681b      	ldr	r3, [r3, #0]
 8105258:	f003 0320 	and.w	r3, r3, #32
 810525c:	2b00      	cmp	r3, #0
 810525e:	d009      	beq.n	8105274 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105260:	4b29      	ldr	r3, [pc, #164]	; (8105308 <UART_SetConfig+0xab0>)
 8105262:	681b      	ldr	r3, [r3, #0]
 8105264:	08db      	lsrs	r3, r3, #3
 8105266:	f003 0303 	and.w	r3, r3, #3
 810526a:	4a28      	ldr	r2, [pc, #160]	; (810530c <UART_SetConfig+0xab4>)
 810526c:	fa22 f303 	lsr.w	r3, r2, r3
 8105270:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105272:	e00f      	b.n	8105294 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8105274:	4b25      	ldr	r3, [pc, #148]	; (810530c <UART_SetConfig+0xab4>)
 8105276:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105278:	e00c      	b.n	8105294 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810527a:	4b25      	ldr	r3, [pc, #148]	; (8105310 <UART_SetConfig+0xab8>)
 810527c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810527e:	e009      	b.n	8105294 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105280:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105284:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105286:	e005      	b.n	8105294 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8105288:	2300      	movs	r3, #0
 810528a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810528c:	2301      	movs	r3, #1
 810528e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8105292:	bf00      	nop
    }

    if (pclk != 0U)
 8105294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105296:	2b00      	cmp	r3, #0
 8105298:	d021      	beq.n	81052de <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810529a:	687b      	ldr	r3, [r7, #4]
 810529c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810529e:	4a1d      	ldr	r2, [pc, #116]	; (8105314 <UART_SetConfig+0xabc>)
 81052a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81052a4:	461a      	mov	r2, r3
 81052a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81052a8:	fbb3 f2f2 	udiv	r2, r3, r2
 81052ac:	687b      	ldr	r3, [r7, #4]
 81052ae:	685b      	ldr	r3, [r3, #4]
 81052b0:	085b      	lsrs	r3, r3, #1
 81052b2:	441a      	add	r2, r3
 81052b4:	687b      	ldr	r3, [r7, #4]
 81052b6:	685b      	ldr	r3, [r3, #4]
 81052b8:	fbb2 f3f3 	udiv	r3, r2, r3
 81052bc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81052be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052c0:	2b0f      	cmp	r3, #15
 81052c2:	d909      	bls.n	81052d8 <UART_SetConfig+0xa80>
 81052c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81052ca:	d205      	bcs.n	81052d8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 81052cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052ce:	b29a      	uxth	r2, r3
 81052d0:	687b      	ldr	r3, [r7, #4]
 81052d2:	681b      	ldr	r3, [r3, #0]
 81052d4:	60da      	str	r2, [r3, #12]
 81052d6:	e002      	b.n	81052de <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 81052d8:	2301      	movs	r3, #1
 81052da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81052de:	687b      	ldr	r3, [r7, #4]
 81052e0:	2201      	movs	r2, #1
 81052e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	2201      	movs	r2, #1
 81052ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81052ee:	687b      	ldr	r3, [r7, #4]
 81052f0:	2200      	movs	r2, #0
 81052f2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 81052f4:	687b      	ldr	r3, [r7, #4]
 81052f6:	2200      	movs	r2, #0
 81052f8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 81052fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 81052fe:	4618      	mov	r0, r3
 8105300:	3738      	adds	r7, #56	; 0x38
 8105302:	46bd      	mov	sp, r7
 8105304:	bdb0      	pop	{r4, r5, r7, pc}
 8105306:	bf00      	nop
 8105308:	58024400 	.word	0x58024400
 810530c:	03d09000 	.word	0x03d09000
 8105310:	003d0900 	.word	0x003d0900
 8105314:	081063a0 	.word	0x081063a0

08105318 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8105318:	b480      	push	{r7}
 810531a:	b083      	sub	sp, #12
 810531c:	af00      	add	r7, sp, #0
 810531e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8105320:	687b      	ldr	r3, [r7, #4]
 8105322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105324:	f003 0301 	and.w	r3, r3, #1
 8105328:	2b00      	cmp	r3, #0
 810532a:	d00a      	beq.n	8105342 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	681b      	ldr	r3, [r3, #0]
 8105330:	685b      	ldr	r3, [r3, #4]
 8105332:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8105336:	687b      	ldr	r3, [r7, #4]
 8105338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810533a:	687b      	ldr	r3, [r7, #4]
 810533c:	681b      	ldr	r3, [r3, #0]
 810533e:	430a      	orrs	r2, r1
 8105340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105346:	f003 0302 	and.w	r3, r3, #2
 810534a:	2b00      	cmp	r3, #0
 810534c:	d00a      	beq.n	8105364 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810534e:	687b      	ldr	r3, [r7, #4]
 8105350:	681b      	ldr	r3, [r3, #0]
 8105352:	685b      	ldr	r3, [r3, #4]
 8105354:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8105358:	687b      	ldr	r3, [r7, #4]
 810535a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810535c:	687b      	ldr	r3, [r7, #4]
 810535e:	681b      	ldr	r3, [r3, #0]
 8105360:	430a      	orrs	r2, r1
 8105362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8105364:	687b      	ldr	r3, [r7, #4]
 8105366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105368:	f003 0304 	and.w	r3, r3, #4
 810536c:	2b00      	cmp	r3, #0
 810536e:	d00a      	beq.n	8105386 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8105370:	687b      	ldr	r3, [r7, #4]
 8105372:	681b      	ldr	r3, [r3, #0]
 8105374:	685b      	ldr	r3, [r3, #4]
 8105376:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810537a:	687b      	ldr	r3, [r7, #4]
 810537c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810537e:	687b      	ldr	r3, [r7, #4]
 8105380:	681b      	ldr	r3, [r3, #0]
 8105382:	430a      	orrs	r2, r1
 8105384:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8105386:	687b      	ldr	r3, [r7, #4]
 8105388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810538a:	f003 0308 	and.w	r3, r3, #8
 810538e:	2b00      	cmp	r3, #0
 8105390:	d00a      	beq.n	81053a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	681b      	ldr	r3, [r3, #0]
 8105396:	685b      	ldr	r3, [r3, #4]
 8105398:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810539c:	687b      	ldr	r3, [r7, #4]
 810539e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81053a0:	687b      	ldr	r3, [r7, #4]
 81053a2:	681b      	ldr	r3, [r3, #0]
 81053a4:	430a      	orrs	r2, r1
 81053a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81053a8:	687b      	ldr	r3, [r7, #4]
 81053aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053ac:	f003 0310 	and.w	r3, r3, #16
 81053b0:	2b00      	cmp	r3, #0
 81053b2:	d00a      	beq.n	81053ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81053b4:	687b      	ldr	r3, [r7, #4]
 81053b6:	681b      	ldr	r3, [r3, #0]
 81053b8:	689b      	ldr	r3, [r3, #8]
 81053ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81053be:	687b      	ldr	r3, [r7, #4]
 81053c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81053c2:	687b      	ldr	r3, [r7, #4]
 81053c4:	681b      	ldr	r3, [r3, #0]
 81053c6:	430a      	orrs	r2, r1
 81053c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 81053ca:	687b      	ldr	r3, [r7, #4]
 81053cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053ce:	f003 0320 	and.w	r3, r3, #32
 81053d2:	2b00      	cmp	r3, #0
 81053d4:	d00a      	beq.n	81053ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81053d6:	687b      	ldr	r3, [r7, #4]
 81053d8:	681b      	ldr	r3, [r3, #0]
 81053da:	689b      	ldr	r3, [r3, #8]
 81053dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 81053e0:	687b      	ldr	r3, [r7, #4]
 81053e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81053e4:	687b      	ldr	r3, [r7, #4]
 81053e6:	681b      	ldr	r3, [r3, #0]
 81053e8:	430a      	orrs	r2, r1
 81053ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81053ec:	687b      	ldr	r3, [r7, #4]
 81053ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81053f4:	2b00      	cmp	r3, #0
 81053f6:	d01a      	beq.n	810542e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81053f8:	687b      	ldr	r3, [r7, #4]
 81053fa:	681b      	ldr	r3, [r3, #0]
 81053fc:	685b      	ldr	r3, [r3, #4]
 81053fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8105402:	687b      	ldr	r3, [r7, #4]
 8105404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8105406:	687b      	ldr	r3, [r7, #4]
 8105408:	681b      	ldr	r3, [r3, #0]
 810540a:	430a      	orrs	r2, r1
 810540c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810540e:	687b      	ldr	r3, [r7, #4]
 8105410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105412:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105416:	d10a      	bne.n	810542e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8105418:	687b      	ldr	r3, [r7, #4]
 810541a:	681b      	ldr	r3, [r3, #0]
 810541c:	685b      	ldr	r3, [r3, #4]
 810541e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8105422:	687b      	ldr	r3, [r7, #4]
 8105424:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8105426:	687b      	ldr	r3, [r7, #4]
 8105428:	681b      	ldr	r3, [r3, #0]
 810542a:	430a      	orrs	r2, r1
 810542c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810542e:	687b      	ldr	r3, [r7, #4]
 8105430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8105436:	2b00      	cmp	r3, #0
 8105438:	d00a      	beq.n	8105450 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810543a:	687b      	ldr	r3, [r7, #4]
 810543c:	681b      	ldr	r3, [r3, #0]
 810543e:	685b      	ldr	r3, [r3, #4]
 8105440:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8105444:	687b      	ldr	r3, [r7, #4]
 8105446:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8105448:	687b      	ldr	r3, [r7, #4]
 810544a:	681b      	ldr	r3, [r3, #0]
 810544c:	430a      	orrs	r2, r1
 810544e:	605a      	str	r2, [r3, #4]
  }
}
 8105450:	bf00      	nop
 8105452:	370c      	adds	r7, #12
 8105454:	46bd      	mov	sp, r7
 8105456:	f85d 7b04 	ldr.w	r7, [sp], #4
 810545a:	4770      	bx	lr

0810545c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810545c:	b580      	push	{r7, lr}
 810545e:	b086      	sub	sp, #24
 8105460:	af02      	add	r7, sp, #8
 8105462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8105464:	687b      	ldr	r3, [r7, #4]
 8105466:	2200      	movs	r2, #0
 8105468:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810546c:	f7fb ff4c 	bl	8101308 <HAL_GetTick>
 8105470:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8105472:	687b      	ldr	r3, [r7, #4]
 8105474:	681b      	ldr	r3, [r3, #0]
 8105476:	681b      	ldr	r3, [r3, #0]
 8105478:	f003 0308 	and.w	r3, r3, #8
 810547c:	2b08      	cmp	r3, #8
 810547e:	d10e      	bne.n	810549e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105480:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105484:	9300      	str	r3, [sp, #0]
 8105486:	68fb      	ldr	r3, [r7, #12]
 8105488:	2200      	movs	r2, #0
 810548a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810548e:	6878      	ldr	r0, [r7, #4]
 8105490:	f000 f82f 	bl	81054f2 <UART_WaitOnFlagUntilTimeout>
 8105494:	4603      	mov	r3, r0
 8105496:	2b00      	cmp	r3, #0
 8105498:	d001      	beq.n	810549e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810549a:	2303      	movs	r3, #3
 810549c:	e025      	b.n	81054ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810549e:	687b      	ldr	r3, [r7, #4]
 81054a0:	681b      	ldr	r3, [r3, #0]
 81054a2:	681b      	ldr	r3, [r3, #0]
 81054a4:	f003 0304 	and.w	r3, r3, #4
 81054a8:	2b04      	cmp	r3, #4
 81054aa:	d10e      	bne.n	81054ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81054ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81054b0:	9300      	str	r3, [sp, #0]
 81054b2:	68fb      	ldr	r3, [r7, #12]
 81054b4:	2200      	movs	r2, #0
 81054b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 81054ba:	6878      	ldr	r0, [r7, #4]
 81054bc:	f000 f819 	bl	81054f2 <UART_WaitOnFlagUntilTimeout>
 81054c0:	4603      	mov	r3, r0
 81054c2:	2b00      	cmp	r3, #0
 81054c4:	d001      	beq.n	81054ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81054c6:	2303      	movs	r3, #3
 81054c8:	e00f      	b.n	81054ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81054ca:	687b      	ldr	r3, [r7, #4]
 81054cc:	2220      	movs	r2, #32
 81054ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 81054d2:	687b      	ldr	r3, [r7, #4]
 81054d4:	2220      	movs	r2, #32
 81054d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	2200      	movs	r2, #0
 81054de:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 81054e0:	687b      	ldr	r3, [r7, #4]
 81054e2:	2200      	movs	r2, #0
 81054e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81054e8:	2300      	movs	r3, #0
}
 81054ea:	4618      	mov	r0, r3
 81054ec:	3710      	adds	r7, #16
 81054ee:	46bd      	mov	sp, r7
 81054f0:	bd80      	pop	{r7, pc}

081054f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81054f2:	b580      	push	{r7, lr}
 81054f4:	b09c      	sub	sp, #112	; 0x70
 81054f6:	af00      	add	r7, sp, #0
 81054f8:	60f8      	str	r0, [r7, #12]
 81054fa:	60b9      	str	r1, [r7, #8]
 81054fc:	603b      	str	r3, [r7, #0]
 81054fe:	4613      	mov	r3, r2
 8105500:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8105502:	e0a9      	b.n	8105658 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8105504:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8105506:	f1b3 3fff 	cmp.w	r3, #4294967295
 810550a:	f000 80a5 	beq.w	8105658 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810550e:	f7fb fefb 	bl	8101308 <HAL_GetTick>
 8105512:	4602      	mov	r2, r0
 8105514:	683b      	ldr	r3, [r7, #0]
 8105516:	1ad3      	subs	r3, r2, r3
 8105518:	6fba      	ldr	r2, [r7, #120]	; 0x78
 810551a:	429a      	cmp	r2, r3
 810551c:	d302      	bcc.n	8105524 <UART_WaitOnFlagUntilTimeout+0x32>
 810551e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8105520:	2b00      	cmp	r3, #0
 8105522:	d140      	bne.n	81055a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8105524:	68fb      	ldr	r3, [r7, #12]
 8105526:	681b      	ldr	r3, [r3, #0]
 8105528:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810552a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810552c:	e853 3f00 	ldrex	r3, [r3]
 8105530:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8105532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8105534:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8105538:	667b      	str	r3, [r7, #100]	; 0x64
 810553a:	68fb      	ldr	r3, [r7, #12]
 810553c:	681b      	ldr	r3, [r3, #0]
 810553e:	461a      	mov	r2, r3
 8105540:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8105542:	65fb      	str	r3, [r7, #92]	; 0x5c
 8105544:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105546:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8105548:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 810554a:	e841 2300 	strex	r3, r2, [r1]
 810554e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8105550:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8105552:	2b00      	cmp	r3, #0
 8105554:	d1e6      	bne.n	8105524 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8105556:	68fb      	ldr	r3, [r7, #12]
 8105558:	681b      	ldr	r3, [r3, #0]
 810555a:	3308      	adds	r3, #8
 810555c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810555e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105560:	e853 3f00 	ldrex	r3, [r3]
 8105564:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8105566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105568:	f023 0301 	bic.w	r3, r3, #1
 810556c:	663b      	str	r3, [r7, #96]	; 0x60
 810556e:	68fb      	ldr	r3, [r7, #12]
 8105570:	681b      	ldr	r3, [r3, #0]
 8105572:	3308      	adds	r3, #8
 8105574:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8105576:	64ba      	str	r2, [r7, #72]	; 0x48
 8105578:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810557a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810557c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810557e:	e841 2300 	strex	r3, r2, [r1]
 8105582:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8105584:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8105586:	2b00      	cmp	r3, #0
 8105588:	d1e5      	bne.n	8105556 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 810558a:	68fb      	ldr	r3, [r7, #12]
 810558c:	2220      	movs	r2, #32
 810558e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8105592:	68fb      	ldr	r3, [r7, #12]
 8105594:	2220      	movs	r2, #32
 8105596:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 810559a:	68fb      	ldr	r3, [r7, #12]
 810559c:	2200      	movs	r2, #0
 810559e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 81055a2:	2303      	movs	r3, #3
 81055a4:	e069      	b.n	810567a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 81055a6:	68fb      	ldr	r3, [r7, #12]
 81055a8:	681b      	ldr	r3, [r3, #0]
 81055aa:	681b      	ldr	r3, [r3, #0]
 81055ac:	f003 0304 	and.w	r3, r3, #4
 81055b0:	2b00      	cmp	r3, #0
 81055b2:	d051      	beq.n	8105658 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81055b4:	68fb      	ldr	r3, [r7, #12]
 81055b6:	681b      	ldr	r3, [r3, #0]
 81055b8:	69db      	ldr	r3, [r3, #28]
 81055ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81055be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81055c2:	d149      	bne.n	8105658 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81055c4:	68fb      	ldr	r3, [r7, #12]
 81055c6:	681b      	ldr	r3, [r3, #0]
 81055c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81055cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81055ce:	68fb      	ldr	r3, [r7, #12]
 81055d0:	681b      	ldr	r3, [r3, #0]
 81055d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81055d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81055d6:	e853 3f00 	ldrex	r3, [r3]
 81055da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81055dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81055de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81055e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 81055e4:	68fb      	ldr	r3, [r7, #12]
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	461a      	mov	r2, r3
 81055ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81055ec:	637b      	str	r3, [r7, #52]	; 0x34
 81055ee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81055f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 81055f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81055f4:	e841 2300 	strex	r3, r2, [r1]
 81055f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 81055fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81055fc:	2b00      	cmp	r3, #0
 81055fe:	d1e6      	bne.n	81055ce <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8105600:	68fb      	ldr	r3, [r7, #12]
 8105602:	681b      	ldr	r3, [r3, #0]
 8105604:	3308      	adds	r3, #8
 8105606:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105608:	697b      	ldr	r3, [r7, #20]
 810560a:	e853 3f00 	ldrex	r3, [r3]
 810560e:	613b      	str	r3, [r7, #16]
   return(result);
 8105610:	693b      	ldr	r3, [r7, #16]
 8105612:	f023 0301 	bic.w	r3, r3, #1
 8105616:	66bb      	str	r3, [r7, #104]	; 0x68
 8105618:	68fb      	ldr	r3, [r7, #12]
 810561a:	681b      	ldr	r3, [r3, #0]
 810561c:	3308      	adds	r3, #8
 810561e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8105620:	623a      	str	r2, [r7, #32]
 8105622:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105624:	69f9      	ldr	r1, [r7, #28]
 8105626:	6a3a      	ldr	r2, [r7, #32]
 8105628:	e841 2300 	strex	r3, r2, [r1]
 810562c:	61bb      	str	r3, [r7, #24]
   return(result);
 810562e:	69bb      	ldr	r3, [r7, #24]
 8105630:	2b00      	cmp	r3, #0
 8105632:	d1e5      	bne.n	8105600 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8105634:	68fb      	ldr	r3, [r7, #12]
 8105636:	2220      	movs	r2, #32
 8105638:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 810563c:	68fb      	ldr	r3, [r7, #12]
 810563e:	2220      	movs	r2, #32
 8105640:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8105644:	68fb      	ldr	r3, [r7, #12]
 8105646:	2220      	movs	r2, #32
 8105648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810564c:	68fb      	ldr	r3, [r7, #12]
 810564e:	2200      	movs	r2, #0
 8105650:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8105654:	2303      	movs	r3, #3
 8105656:	e010      	b.n	810567a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8105658:	68fb      	ldr	r3, [r7, #12]
 810565a:	681b      	ldr	r3, [r3, #0]
 810565c:	69da      	ldr	r2, [r3, #28]
 810565e:	68bb      	ldr	r3, [r7, #8]
 8105660:	4013      	ands	r3, r2
 8105662:	68ba      	ldr	r2, [r7, #8]
 8105664:	429a      	cmp	r2, r3
 8105666:	bf0c      	ite	eq
 8105668:	2301      	moveq	r3, #1
 810566a:	2300      	movne	r3, #0
 810566c:	b2db      	uxtb	r3, r3
 810566e:	461a      	mov	r2, r3
 8105670:	79fb      	ldrb	r3, [r7, #7]
 8105672:	429a      	cmp	r2, r3
 8105674:	f43f af46 	beq.w	8105504 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8105678:	2300      	movs	r3, #0
}
 810567a:	4618      	mov	r0, r3
 810567c:	3770      	adds	r7, #112	; 0x70
 810567e:	46bd      	mov	sp, r7
 8105680:	bd80      	pop	{r7, pc}

08105682 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8105682:	b480      	push	{r7}
 8105684:	b085      	sub	sp, #20
 8105686:	af00      	add	r7, sp, #0
 8105688:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810568a:	687b      	ldr	r3, [r7, #4]
 810568c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105690:	2b01      	cmp	r3, #1
 8105692:	d101      	bne.n	8105698 <HAL_UARTEx_DisableFifoMode+0x16>
 8105694:	2302      	movs	r3, #2
 8105696:	e027      	b.n	81056e8 <HAL_UARTEx_DisableFifoMode+0x66>
 8105698:	687b      	ldr	r3, [r7, #4]
 810569a:	2201      	movs	r2, #1
 810569c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81056a0:	687b      	ldr	r3, [r7, #4]
 81056a2:	2224      	movs	r2, #36	; 0x24
 81056a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81056a8:	687b      	ldr	r3, [r7, #4]
 81056aa:	681b      	ldr	r3, [r3, #0]
 81056ac:	681b      	ldr	r3, [r3, #0]
 81056ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81056b0:	687b      	ldr	r3, [r7, #4]
 81056b2:	681b      	ldr	r3, [r3, #0]
 81056b4:	681a      	ldr	r2, [r3, #0]
 81056b6:	687b      	ldr	r3, [r7, #4]
 81056b8:	681b      	ldr	r3, [r3, #0]
 81056ba:	f022 0201 	bic.w	r2, r2, #1
 81056be:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81056c0:	68fb      	ldr	r3, [r7, #12]
 81056c2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81056c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81056c8:	687b      	ldr	r3, [r7, #4]
 81056ca:	2200      	movs	r2, #0
 81056cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81056ce:	687b      	ldr	r3, [r7, #4]
 81056d0:	681b      	ldr	r3, [r3, #0]
 81056d2:	68fa      	ldr	r2, [r7, #12]
 81056d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81056d6:	687b      	ldr	r3, [r7, #4]
 81056d8:	2220      	movs	r2, #32
 81056da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81056de:	687b      	ldr	r3, [r7, #4]
 81056e0:	2200      	movs	r2, #0
 81056e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81056e6:	2300      	movs	r3, #0
}
 81056e8:	4618      	mov	r0, r3
 81056ea:	3714      	adds	r7, #20
 81056ec:	46bd      	mov	sp, r7
 81056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81056f2:	4770      	bx	lr

081056f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81056f4:	b580      	push	{r7, lr}
 81056f6:	b084      	sub	sp, #16
 81056f8:	af00      	add	r7, sp, #0
 81056fa:	6078      	str	r0, [r7, #4]
 81056fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81056fe:	687b      	ldr	r3, [r7, #4]
 8105700:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105704:	2b01      	cmp	r3, #1
 8105706:	d101      	bne.n	810570c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8105708:	2302      	movs	r3, #2
 810570a:	e02d      	b.n	8105768 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810570c:	687b      	ldr	r3, [r7, #4]
 810570e:	2201      	movs	r2, #1
 8105710:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105714:	687b      	ldr	r3, [r7, #4]
 8105716:	2224      	movs	r2, #36	; 0x24
 8105718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810571c:	687b      	ldr	r3, [r7, #4]
 810571e:	681b      	ldr	r3, [r3, #0]
 8105720:	681b      	ldr	r3, [r3, #0]
 8105722:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105724:	687b      	ldr	r3, [r7, #4]
 8105726:	681b      	ldr	r3, [r3, #0]
 8105728:	681a      	ldr	r2, [r3, #0]
 810572a:	687b      	ldr	r3, [r7, #4]
 810572c:	681b      	ldr	r3, [r3, #0]
 810572e:	f022 0201 	bic.w	r2, r2, #1
 8105732:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8105734:	687b      	ldr	r3, [r7, #4]
 8105736:	681b      	ldr	r3, [r3, #0]
 8105738:	689b      	ldr	r3, [r3, #8]
 810573a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810573e:	687b      	ldr	r3, [r7, #4]
 8105740:	681b      	ldr	r3, [r3, #0]
 8105742:	683a      	ldr	r2, [r7, #0]
 8105744:	430a      	orrs	r2, r1
 8105746:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8105748:	6878      	ldr	r0, [r7, #4]
 810574a:	f000 f84f 	bl	81057ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810574e:	687b      	ldr	r3, [r7, #4]
 8105750:	681b      	ldr	r3, [r3, #0]
 8105752:	68fa      	ldr	r2, [r7, #12]
 8105754:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105756:	687b      	ldr	r3, [r7, #4]
 8105758:	2220      	movs	r2, #32
 810575a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810575e:	687b      	ldr	r3, [r7, #4]
 8105760:	2200      	movs	r2, #0
 8105762:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105766:	2300      	movs	r3, #0
}
 8105768:	4618      	mov	r0, r3
 810576a:	3710      	adds	r7, #16
 810576c:	46bd      	mov	sp, r7
 810576e:	bd80      	pop	{r7, pc}

08105770 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8105770:	b580      	push	{r7, lr}
 8105772:	b084      	sub	sp, #16
 8105774:	af00      	add	r7, sp, #0
 8105776:	6078      	str	r0, [r7, #4]
 8105778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810577a:	687b      	ldr	r3, [r7, #4]
 810577c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105780:	2b01      	cmp	r3, #1
 8105782:	d101      	bne.n	8105788 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8105784:	2302      	movs	r3, #2
 8105786:	e02d      	b.n	81057e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8105788:	687b      	ldr	r3, [r7, #4]
 810578a:	2201      	movs	r2, #1
 810578c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105790:	687b      	ldr	r3, [r7, #4]
 8105792:	2224      	movs	r2, #36	; 0x24
 8105794:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105798:	687b      	ldr	r3, [r7, #4]
 810579a:	681b      	ldr	r3, [r3, #0]
 810579c:	681b      	ldr	r3, [r3, #0]
 810579e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81057a0:	687b      	ldr	r3, [r7, #4]
 81057a2:	681b      	ldr	r3, [r3, #0]
 81057a4:	681a      	ldr	r2, [r3, #0]
 81057a6:	687b      	ldr	r3, [r7, #4]
 81057a8:	681b      	ldr	r3, [r3, #0]
 81057aa:	f022 0201 	bic.w	r2, r2, #1
 81057ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81057b0:	687b      	ldr	r3, [r7, #4]
 81057b2:	681b      	ldr	r3, [r3, #0]
 81057b4:	689b      	ldr	r3, [r3, #8]
 81057b6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81057ba:	687b      	ldr	r3, [r7, #4]
 81057bc:	681b      	ldr	r3, [r3, #0]
 81057be:	683a      	ldr	r2, [r7, #0]
 81057c0:	430a      	orrs	r2, r1
 81057c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81057c4:	6878      	ldr	r0, [r7, #4]
 81057c6:	f000 f811 	bl	81057ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81057ca:	687b      	ldr	r3, [r7, #4]
 81057cc:	681b      	ldr	r3, [r3, #0]
 81057ce:	68fa      	ldr	r2, [r7, #12]
 81057d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81057d2:	687b      	ldr	r3, [r7, #4]
 81057d4:	2220      	movs	r2, #32
 81057d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81057da:	687b      	ldr	r3, [r7, #4]
 81057dc:	2200      	movs	r2, #0
 81057de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81057e2:	2300      	movs	r3, #0
}
 81057e4:	4618      	mov	r0, r3
 81057e6:	3710      	adds	r7, #16
 81057e8:	46bd      	mov	sp, r7
 81057ea:	bd80      	pop	{r7, pc}

081057ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81057ec:	b480      	push	{r7}
 81057ee:	b085      	sub	sp, #20
 81057f0:	af00      	add	r7, sp, #0
 81057f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81057f4:	687b      	ldr	r3, [r7, #4]
 81057f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81057f8:	2b00      	cmp	r3, #0
 81057fa:	d108      	bne.n	810580e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81057fc:	687b      	ldr	r3, [r7, #4]
 81057fe:	2201      	movs	r2, #1
 8105800:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8105804:	687b      	ldr	r3, [r7, #4]
 8105806:	2201      	movs	r2, #1
 8105808:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810580c:	e031      	b.n	8105872 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810580e:	2310      	movs	r3, #16
 8105810:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8105812:	2310      	movs	r3, #16
 8105814:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8105816:	687b      	ldr	r3, [r7, #4]
 8105818:	681b      	ldr	r3, [r3, #0]
 810581a:	689b      	ldr	r3, [r3, #8]
 810581c:	0e5b      	lsrs	r3, r3, #25
 810581e:	b2db      	uxtb	r3, r3
 8105820:	f003 0307 	and.w	r3, r3, #7
 8105824:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8105826:	687b      	ldr	r3, [r7, #4]
 8105828:	681b      	ldr	r3, [r3, #0]
 810582a:	689b      	ldr	r3, [r3, #8]
 810582c:	0f5b      	lsrs	r3, r3, #29
 810582e:	b2db      	uxtb	r3, r3
 8105830:	f003 0307 	and.w	r3, r3, #7
 8105834:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105836:	7bbb      	ldrb	r3, [r7, #14]
 8105838:	7b3a      	ldrb	r2, [r7, #12]
 810583a:	4911      	ldr	r1, [pc, #68]	; (8105880 <UARTEx_SetNbDataToProcess+0x94>)
 810583c:	5c8a      	ldrb	r2, [r1, r2]
 810583e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8105842:	7b3a      	ldrb	r2, [r7, #12]
 8105844:	490f      	ldr	r1, [pc, #60]	; (8105884 <UARTEx_SetNbDataToProcess+0x98>)
 8105846:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105848:	fb93 f3f2 	sdiv	r3, r3, r2
 810584c:	b29a      	uxth	r2, r3
 810584e:	687b      	ldr	r3, [r7, #4]
 8105850:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105854:	7bfb      	ldrb	r3, [r7, #15]
 8105856:	7b7a      	ldrb	r2, [r7, #13]
 8105858:	4909      	ldr	r1, [pc, #36]	; (8105880 <UARTEx_SetNbDataToProcess+0x94>)
 810585a:	5c8a      	ldrb	r2, [r1, r2]
 810585c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8105860:	7b7a      	ldrb	r2, [r7, #13]
 8105862:	4908      	ldr	r1, [pc, #32]	; (8105884 <UARTEx_SetNbDataToProcess+0x98>)
 8105864:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105866:	fb93 f3f2 	sdiv	r3, r3, r2
 810586a:	b29a      	uxth	r2, r3
 810586c:	687b      	ldr	r3, [r7, #4]
 810586e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8105872:	bf00      	nop
 8105874:	3714      	adds	r7, #20
 8105876:	46bd      	mov	sp, r7
 8105878:	f85d 7b04 	ldr.w	r7, [sp], #4
 810587c:	4770      	bx	lr
 810587e:	bf00      	nop
 8105880:	081063b8 	.word	0x081063b8
 8105884:	081063c0 	.word	0x081063c0

08105888 <__errno>:
 8105888:	4b01      	ldr	r3, [pc, #4]	; (8105890 <__errno+0x8>)
 810588a:	6818      	ldr	r0, [r3, #0]
 810588c:	4770      	bx	lr
 810588e:	bf00      	nop
 8105890:	10000010 	.word	0x10000010

08105894 <__libc_init_array>:
 8105894:	b570      	push	{r4, r5, r6, lr}
 8105896:	4d0d      	ldr	r5, [pc, #52]	; (81058cc <__libc_init_array+0x38>)
 8105898:	4c0d      	ldr	r4, [pc, #52]	; (81058d0 <__libc_init_array+0x3c>)
 810589a:	1b64      	subs	r4, r4, r5
 810589c:	10a4      	asrs	r4, r4, #2
 810589e:	2600      	movs	r6, #0
 81058a0:	42a6      	cmp	r6, r4
 81058a2:	d109      	bne.n	81058b8 <__libc_init_array+0x24>
 81058a4:	4d0b      	ldr	r5, [pc, #44]	; (81058d4 <__libc_init_array+0x40>)
 81058a6:	4c0c      	ldr	r4, [pc, #48]	; (81058d8 <__libc_init_array+0x44>)
 81058a8:	f000 fce6 	bl	8106278 <_init>
 81058ac:	1b64      	subs	r4, r4, r5
 81058ae:	10a4      	asrs	r4, r4, #2
 81058b0:	2600      	movs	r6, #0
 81058b2:	42a6      	cmp	r6, r4
 81058b4:	d105      	bne.n	81058c2 <__libc_init_array+0x2e>
 81058b6:	bd70      	pop	{r4, r5, r6, pc}
 81058b8:	f855 3b04 	ldr.w	r3, [r5], #4
 81058bc:	4798      	blx	r3
 81058be:	3601      	adds	r6, #1
 81058c0:	e7ee      	b.n	81058a0 <__libc_init_array+0xc>
 81058c2:	f855 3b04 	ldr.w	r3, [r5], #4
 81058c6:	4798      	blx	r3
 81058c8:	3601      	adds	r6, #1
 81058ca:	e7f2      	b.n	81058b2 <__libc_init_array+0x1e>
 81058cc:	08106434 	.word	0x08106434
 81058d0:	08106434 	.word	0x08106434
 81058d4:	08106434 	.word	0x08106434
 81058d8:	08106438 	.word	0x08106438

081058dc <memset>:
 81058dc:	4402      	add	r2, r0
 81058de:	4603      	mov	r3, r0
 81058e0:	4293      	cmp	r3, r2
 81058e2:	d100      	bne.n	81058e6 <memset+0xa>
 81058e4:	4770      	bx	lr
 81058e6:	f803 1b01 	strb.w	r1, [r3], #1
 81058ea:	e7f9      	b.n	81058e0 <memset+0x4>

081058ec <_puts_r>:
 81058ec:	b570      	push	{r4, r5, r6, lr}
 81058ee:	460e      	mov	r6, r1
 81058f0:	4605      	mov	r5, r0
 81058f2:	b118      	cbz	r0, 81058fc <_puts_r+0x10>
 81058f4:	6983      	ldr	r3, [r0, #24]
 81058f6:	b90b      	cbnz	r3, 81058fc <_puts_r+0x10>
 81058f8:	f000 fa48 	bl	8105d8c <__sinit>
 81058fc:	69ab      	ldr	r3, [r5, #24]
 81058fe:	68ac      	ldr	r4, [r5, #8]
 8105900:	b913      	cbnz	r3, 8105908 <_puts_r+0x1c>
 8105902:	4628      	mov	r0, r5
 8105904:	f000 fa42 	bl	8105d8c <__sinit>
 8105908:	4b2c      	ldr	r3, [pc, #176]	; (81059bc <_puts_r+0xd0>)
 810590a:	429c      	cmp	r4, r3
 810590c:	d120      	bne.n	8105950 <_puts_r+0x64>
 810590e:	686c      	ldr	r4, [r5, #4]
 8105910:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8105912:	07db      	lsls	r3, r3, #31
 8105914:	d405      	bmi.n	8105922 <_puts_r+0x36>
 8105916:	89a3      	ldrh	r3, [r4, #12]
 8105918:	0598      	lsls	r0, r3, #22
 810591a:	d402      	bmi.n	8105922 <_puts_r+0x36>
 810591c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810591e:	f000 fad3 	bl	8105ec8 <__retarget_lock_acquire_recursive>
 8105922:	89a3      	ldrh	r3, [r4, #12]
 8105924:	0719      	lsls	r1, r3, #28
 8105926:	d51d      	bpl.n	8105964 <_puts_r+0x78>
 8105928:	6923      	ldr	r3, [r4, #16]
 810592a:	b1db      	cbz	r3, 8105964 <_puts_r+0x78>
 810592c:	3e01      	subs	r6, #1
 810592e:	68a3      	ldr	r3, [r4, #8]
 8105930:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8105934:	3b01      	subs	r3, #1
 8105936:	60a3      	str	r3, [r4, #8]
 8105938:	bb39      	cbnz	r1, 810598a <_puts_r+0x9e>
 810593a:	2b00      	cmp	r3, #0
 810593c:	da38      	bge.n	81059b0 <_puts_r+0xc4>
 810593e:	4622      	mov	r2, r4
 8105940:	210a      	movs	r1, #10
 8105942:	4628      	mov	r0, r5
 8105944:	f000 f848 	bl	81059d8 <__swbuf_r>
 8105948:	3001      	adds	r0, #1
 810594a:	d011      	beq.n	8105970 <_puts_r+0x84>
 810594c:	250a      	movs	r5, #10
 810594e:	e011      	b.n	8105974 <_puts_r+0x88>
 8105950:	4b1b      	ldr	r3, [pc, #108]	; (81059c0 <_puts_r+0xd4>)
 8105952:	429c      	cmp	r4, r3
 8105954:	d101      	bne.n	810595a <_puts_r+0x6e>
 8105956:	68ac      	ldr	r4, [r5, #8]
 8105958:	e7da      	b.n	8105910 <_puts_r+0x24>
 810595a:	4b1a      	ldr	r3, [pc, #104]	; (81059c4 <_puts_r+0xd8>)
 810595c:	429c      	cmp	r4, r3
 810595e:	bf08      	it	eq
 8105960:	68ec      	ldreq	r4, [r5, #12]
 8105962:	e7d5      	b.n	8105910 <_puts_r+0x24>
 8105964:	4621      	mov	r1, r4
 8105966:	4628      	mov	r0, r5
 8105968:	f000 f888 	bl	8105a7c <__swsetup_r>
 810596c:	2800      	cmp	r0, #0
 810596e:	d0dd      	beq.n	810592c <_puts_r+0x40>
 8105970:	f04f 35ff 	mov.w	r5, #4294967295
 8105974:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8105976:	07da      	lsls	r2, r3, #31
 8105978:	d405      	bmi.n	8105986 <_puts_r+0x9a>
 810597a:	89a3      	ldrh	r3, [r4, #12]
 810597c:	059b      	lsls	r3, r3, #22
 810597e:	d402      	bmi.n	8105986 <_puts_r+0x9a>
 8105980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105982:	f000 faa2 	bl	8105eca <__retarget_lock_release_recursive>
 8105986:	4628      	mov	r0, r5
 8105988:	bd70      	pop	{r4, r5, r6, pc}
 810598a:	2b00      	cmp	r3, #0
 810598c:	da04      	bge.n	8105998 <_puts_r+0xac>
 810598e:	69a2      	ldr	r2, [r4, #24]
 8105990:	429a      	cmp	r2, r3
 8105992:	dc06      	bgt.n	81059a2 <_puts_r+0xb6>
 8105994:	290a      	cmp	r1, #10
 8105996:	d004      	beq.n	81059a2 <_puts_r+0xb6>
 8105998:	6823      	ldr	r3, [r4, #0]
 810599a:	1c5a      	adds	r2, r3, #1
 810599c:	6022      	str	r2, [r4, #0]
 810599e:	7019      	strb	r1, [r3, #0]
 81059a0:	e7c5      	b.n	810592e <_puts_r+0x42>
 81059a2:	4622      	mov	r2, r4
 81059a4:	4628      	mov	r0, r5
 81059a6:	f000 f817 	bl	81059d8 <__swbuf_r>
 81059aa:	3001      	adds	r0, #1
 81059ac:	d1bf      	bne.n	810592e <_puts_r+0x42>
 81059ae:	e7df      	b.n	8105970 <_puts_r+0x84>
 81059b0:	6823      	ldr	r3, [r4, #0]
 81059b2:	250a      	movs	r5, #10
 81059b4:	1c5a      	adds	r2, r3, #1
 81059b6:	6022      	str	r2, [r4, #0]
 81059b8:	701d      	strb	r5, [r3, #0]
 81059ba:	e7db      	b.n	8105974 <_puts_r+0x88>
 81059bc:	081063ec 	.word	0x081063ec
 81059c0:	0810640c 	.word	0x0810640c
 81059c4:	081063cc 	.word	0x081063cc

081059c8 <puts>:
 81059c8:	4b02      	ldr	r3, [pc, #8]	; (81059d4 <puts+0xc>)
 81059ca:	4601      	mov	r1, r0
 81059cc:	6818      	ldr	r0, [r3, #0]
 81059ce:	f7ff bf8d 	b.w	81058ec <_puts_r>
 81059d2:	bf00      	nop
 81059d4:	10000010 	.word	0x10000010

081059d8 <__swbuf_r>:
 81059d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81059da:	460e      	mov	r6, r1
 81059dc:	4614      	mov	r4, r2
 81059de:	4605      	mov	r5, r0
 81059e0:	b118      	cbz	r0, 81059ea <__swbuf_r+0x12>
 81059e2:	6983      	ldr	r3, [r0, #24]
 81059e4:	b90b      	cbnz	r3, 81059ea <__swbuf_r+0x12>
 81059e6:	f000 f9d1 	bl	8105d8c <__sinit>
 81059ea:	4b21      	ldr	r3, [pc, #132]	; (8105a70 <__swbuf_r+0x98>)
 81059ec:	429c      	cmp	r4, r3
 81059ee:	d12b      	bne.n	8105a48 <__swbuf_r+0x70>
 81059f0:	686c      	ldr	r4, [r5, #4]
 81059f2:	69a3      	ldr	r3, [r4, #24]
 81059f4:	60a3      	str	r3, [r4, #8]
 81059f6:	89a3      	ldrh	r3, [r4, #12]
 81059f8:	071a      	lsls	r2, r3, #28
 81059fa:	d52f      	bpl.n	8105a5c <__swbuf_r+0x84>
 81059fc:	6923      	ldr	r3, [r4, #16]
 81059fe:	b36b      	cbz	r3, 8105a5c <__swbuf_r+0x84>
 8105a00:	6923      	ldr	r3, [r4, #16]
 8105a02:	6820      	ldr	r0, [r4, #0]
 8105a04:	1ac0      	subs	r0, r0, r3
 8105a06:	6963      	ldr	r3, [r4, #20]
 8105a08:	b2f6      	uxtb	r6, r6
 8105a0a:	4283      	cmp	r3, r0
 8105a0c:	4637      	mov	r7, r6
 8105a0e:	dc04      	bgt.n	8105a1a <__swbuf_r+0x42>
 8105a10:	4621      	mov	r1, r4
 8105a12:	4628      	mov	r0, r5
 8105a14:	f000 f926 	bl	8105c64 <_fflush_r>
 8105a18:	bb30      	cbnz	r0, 8105a68 <__swbuf_r+0x90>
 8105a1a:	68a3      	ldr	r3, [r4, #8]
 8105a1c:	3b01      	subs	r3, #1
 8105a1e:	60a3      	str	r3, [r4, #8]
 8105a20:	6823      	ldr	r3, [r4, #0]
 8105a22:	1c5a      	adds	r2, r3, #1
 8105a24:	6022      	str	r2, [r4, #0]
 8105a26:	701e      	strb	r6, [r3, #0]
 8105a28:	6963      	ldr	r3, [r4, #20]
 8105a2a:	3001      	adds	r0, #1
 8105a2c:	4283      	cmp	r3, r0
 8105a2e:	d004      	beq.n	8105a3a <__swbuf_r+0x62>
 8105a30:	89a3      	ldrh	r3, [r4, #12]
 8105a32:	07db      	lsls	r3, r3, #31
 8105a34:	d506      	bpl.n	8105a44 <__swbuf_r+0x6c>
 8105a36:	2e0a      	cmp	r6, #10
 8105a38:	d104      	bne.n	8105a44 <__swbuf_r+0x6c>
 8105a3a:	4621      	mov	r1, r4
 8105a3c:	4628      	mov	r0, r5
 8105a3e:	f000 f911 	bl	8105c64 <_fflush_r>
 8105a42:	b988      	cbnz	r0, 8105a68 <__swbuf_r+0x90>
 8105a44:	4638      	mov	r0, r7
 8105a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8105a48:	4b0a      	ldr	r3, [pc, #40]	; (8105a74 <__swbuf_r+0x9c>)
 8105a4a:	429c      	cmp	r4, r3
 8105a4c:	d101      	bne.n	8105a52 <__swbuf_r+0x7a>
 8105a4e:	68ac      	ldr	r4, [r5, #8]
 8105a50:	e7cf      	b.n	81059f2 <__swbuf_r+0x1a>
 8105a52:	4b09      	ldr	r3, [pc, #36]	; (8105a78 <__swbuf_r+0xa0>)
 8105a54:	429c      	cmp	r4, r3
 8105a56:	bf08      	it	eq
 8105a58:	68ec      	ldreq	r4, [r5, #12]
 8105a5a:	e7ca      	b.n	81059f2 <__swbuf_r+0x1a>
 8105a5c:	4621      	mov	r1, r4
 8105a5e:	4628      	mov	r0, r5
 8105a60:	f000 f80c 	bl	8105a7c <__swsetup_r>
 8105a64:	2800      	cmp	r0, #0
 8105a66:	d0cb      	beq.n	8105a00 <__swbuf_r+0x28>
 8105a68:	f04f 37ff 	mov.w	r7, #4294967295
 8105a6c:	e7ea      	b.n	8105a44 <__swbuf_r+0x6c>
 8105a6e:	bf00      	nop
 8105a70:	081063ec 	.word	0x081063ec
 8105a74:	0810640c 	.word	0x0810640c
 8105a78:	081063cc 	.word	0x081063cc

08105a7c <__swsetup_r>:
 8105a7c:	4b32      	ldr	r3, [pc, #200]	; (8105b48 <__swsetup_r+0xcc>)
 8105a7e:	b570      	push	{r4, r5, r6, lr}
 8105a80:	681d      	ldr	r5, [r3, #0]
 8105a82:	4606      	mov	r6, r0
 8105a84:	460c      	mov	r4, r1
 8105a86:	b125      	cbz	r5, 8105a92 <__swsetup_r+0x16>
 8105a88:	69ab      	ldr	r3, [r5, #24]
 8105a8a:	b913      	cbnz	r3, 8105a92 <__swsetup_r+0x16>
 8105a8c:	4628      	mov	r0, r5
 8105a8e:	f000 f97d 	bl	8105d8c <__sinit>
 8105a92:	4b2e      	ldr	r3, [pc, #184]	; (8105b4c <__swsetup_r+0xd0>)
 8105a94:	429c      	cmp	r4, r3
 8105a96:	d10f      	bne.n	8105ab8 <__swsetup_r+0x3c>
 8105a98:	686c      	ldr	r4, [r5, #4]
 8105a9a:	89a3      	ldrh	r3, [r4, #12]
 8105a9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8105aa0:	0719      	lsls	r1, r3, #28
 8105aa2:	d42c      	bmi.n	8105afe <__swsetup_r+0x82>
 8105aa4:	06dd      	lsls	r5, r3, #27
 8105aa6:	d411      	bmi.n	8105acc <__swsetup_r+0x50>
 8105aa8:	2309      	movs	r3, #9
 8105aaa:	6033      	str	r3, [r6, #0]
 8105aac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8105ab0:	81a3      	strh	r3, [r4, #12]
 8105ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8105ab6:	e03e      	b.n	8105b36 <__swsetup_r+0xba>
 8105ab8:	4b25      	ldr	r3, [pc, #148]	; (8105b50 <__swsetup_r+0xd4>)
 8105aba:	429c      	cmp	r4, r3
 8105abc:	d101      	bne.n	8105ac2 <__swsetup_r+0x46>
 8105abe:	68ac      	ldr	r4, [r5, #8]
 8105ac0:	e7eb      	b.n	8105a9a <__swsetup_r+0x1e>
 8105ac2:	4b24      	ldr	r3, [pc, #144]	; (8105b54 <__swsetup_r+0xd8>)
 8105ac4:	429c      	cmp	r4, r3
 8105ac6:	bf08      	it	eq
 8105ac8:	68ec      	ldreq	r4, [r5, #12]
 8105aca:	e7e6      	b.n	8105a9a <__swsetup_r+0x1e>
 8105acc:	0758      	lsls	r0, r3, #29
 8105ace:	d512      	bpl.n	8105af6 <__swsetup_r+0x7a>
 8105ad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8105ad2:	b141      	cbz	r1, 8105ae6 <__swsetup_r+0x6a>
 8105ad4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8105ad8:	4299      	cmp	r1, r3
 8105ada:	d002      	beq.n	8105ae2 <__swsetup_r+0x66>
 8105adc:	4630      	mov	r0, r6
 8105ade:	f000 fa59 	bl	8105f94 <_free_r>
 8105ae2:	2300      	movs	r3, #0
 8105ae4:	6363      	str	r3, [r4, #52]	; 0x34
 8105ae6:	89a3      	ldrh	r3, [r4, #12]
 8105ae8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8105aec:	81a3      	strh	r3, [r4, #12]
 8105aee:	2300      	movs	r3, #0
 8105af0:	6063      	str	r3, [r4, #4]
 8105af2:	6923      	ldr	r3, [r4, #16]
 8105af4:	6023      	str	r3, [r4, #0]
 8105af6:	89a3      	ldrh	r3, [r4, #12]
 8105af8:	f043 0308 	orr.w	r3, r3, #8
 8105afc:	81a3      	strh	r3, [r4, #12]
 8105afe:	6923      	ldr	r3, [r4, #16]
 8105b00:	b94b      	cbnz	r3, 8105b16 <__swsetup_r+0x9a>
 8105b02:	89a3      	ldrh	r3, [r4, #12]
 8105b04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8105b08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105b0c:	d003      	beq.n	8105b16 <__swsetup_r+0x9a>
 8105b0e:	4621      	mov	r1, r4
 8105b10:	4630      	mov	r0, r6
 8105b12:	f000 f9ff 	bl	8105f14 <__smakebuf_r>
 8105b16:	89a0      	ldrh	r0, [r4, #12]
 8105b18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8105b1c:	f010 0301 	ands.w	r3, r0, #1
 8105b20:	d00a      	beq.n	8105b38 <__swsetup_r+0xbc>
 8105b22:	2300      	movs	r3, #0
 8105b24:	60a3      	str	r3, [r4, #8]
 8105b26:	6963      	ldr	r3, [r4, #20]
 8105b28:	425b      	negs	r3, r3
 8105b2a:	61a3      	str	r3, [r4, #24]
 8105b2c:	6923      	ldr	r3, [r4, #16]
 8105b2e:	b943      	cbnz	r3, 8105b42 <__swsetup_r+0xc6>
 8105b30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8105b34:	d1ba      	bne.n	8105aac <__swsetup_r+0x30>
 8105b36:	bd70      	pop	{r4, r5, r6, pc}
 8105b38:	0781      	lsls	r1, r0, #30
 8105b3a:	bf58      	it	pl
 8105b3c:	6963      	ldrpl	r3, [r4, #20]
 8105b3e:	60a3      	str	r3, [r4, #8]
 8105b40:	e7f4      	b.n	8105b2c <__swsetup_r+0xb0>
 8105b42:	2000      	movs	r0, #0
 8105b44:	e7f7      	b.n	8105b36 <__swsetup_r+0xba>
 8105b46:	bf00      	nop
 8105b48:	10000010 	.word	0x10000010
 8105b4c:	081063ec 	.word	0x081063ec
 8105b50:	0810640c 	.word	0x0810640c
 8105b54:	081063cc 	.word	0x081063cc

08105b58 <__sflush_r>:
 8105b58:	898a      	ldrh	r2, [r1, #12]
 8105b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8105b5e:	4605      	mov	r5, r0
 8105b60:	0710      	lsls	r0, r2, #28
 8105b62:	460c      	mov	r4, r1
 8105b64:	d458      	bmi.n	8105c18 <__sflush_r+0xc0>
 8105b66:	684b      	ldr	r3, [r1, #4]
 8105b68:	2b00      	cmp	r3, #0
 8105b6a:	dc05      	bgt.n	8105b78 <__sflush_r+0x20>
 8105b6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8105b6e:	2b00      	cmp	r3, #0
 8105b70:	dc02      	bgt.n	8105b78 <__sflush_r+0x20>
 8105b72:	2000      	movs	r0, #0
 8105b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8105b78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8105b7a:	2e00      	cmp	r6, #0
 8105b7c:	d0f9      	beq.n	8105b72 <__sflush_r+0x1a>
 8105b7e:	2300      	movs	r3, #0
 8105b80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8105b84:	682f      	ldr	r7, [r5, #0]
 8105b86:	602b      	str	r3, [r5, #0]
 8105b88:	d032      	beq.n	8105bf0 <__sflush_r+0x98>
 8105b8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8105b8c:	89a3      	ldrh	r3, [r4, #12]
 8105b8e:	075a      	lsls	r2, r3, #29
 8105b90:	d505      	bpl.n	8105b9e <__sflush_r+0x46>
 8105b92:	6863      	ldr	r3, [r4, #4]
 8105b94:	1ac0      	subs	r0, r0, r3
 8105b96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8105b98:	b10b      	cbz	r3, 8105b9e <__sflush_r+0x46>
 8105b9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8105b9c:	1ac0      	subs	r0, r0, r3
 8105b9e:	2300      	movs	r3, #0
 8105ba0:	4602      	mov	r2, r0
 8105ba2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8105ba4:	6a21      	ldr	r1, [r4, #32]
 8105ba6:	4628      	mov	r0, r5
 8105ba8:	47b0      	blx	r6
 8105baa:	1c43      	adds	r3, r0, #1
 8105bac:	89a3      	ldrh	r3, [r4, #12]
 8105bae:	d106      	bne.n	8105bbe <__sflush_r+0x66>
 8105bb0:	6829      	ldr	r1, [r5, #0]
 8105bb2:	291d      	cmp	r1, #29
 8105bb4:	d82c      	bhi.n	8105c10 <__sflush_r+0xb8>
 8105bb6:	4a2a      	ldr	r2, [pc, #168]	; (8105c60 <__sflush_r+0x108>)
 8105bb8:	40ca      	lsrs	r2, r1
 8105bba:	07d6      	lsls	r6, r2, #31
 8105bbc:	d528      	bpl.n	8105c10 <__sflush_r+0xb8>
 8105bbe:	2200      	movs	r2, #0
 8105bc0:	6062      	str	r2, [r4, #4]
 8105bc2:	04d9      	lsls	r1, r3, #19
 8105bc4:	6922      	ldr	r2, [r4, #16]
 8105bc6:	6022      	str	r2, [r4, #0]
 8105bc8:	d504      	bpl.n	8105bd4 <__sflush_r+0x7c>
 8105bca:	1c42      	adds	r2, r0, #1
 8105bcc:	d101      	bne.n	8105bd2 <__sflush_r+0x7a>
 8105bce:	682b      	ldr	r3, [r5, #0]
 8105bd0:	b903      	cbnz	r3, 8105bd4 <__sflush_r+0x7c>
 8105bd2:	6560      	str	r0, [r4, #84]	; 0x54
 8105bd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8105bd6:	602f      	str	r7, [r5, #0]
 8105bd8:	2900      	cmp	r1, #0
 8105bda:	d0ca      	beq.n	8105b72 <__sflush_r+0x1a>
 8105bdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8105be0:	4299      	cmp	r1, r3
 8105be2:	d002      	beq.n	8105bea <__sflush_r+0x92>
 8105be4:	4628      	mov	r0, r5
 8105be6:	f000 f9d5 	bl	8105f94 <_free_r>
 8105bea:	2000      	movs	r0, #0
 8105bec:	6360      	str	r0, [r4, #52]	; 0x34
 8105bee:	e7c1      	b.n	8105b74 <__sflush_r+0x1c>
 8105bf0:	6a21      	ldr	r1, [r4, #32]
 8105bf2:	2301      	movs	r3, #1
 8105bf4:	4628      	mov	r0, r5
 8105bf6:	47b0      	blx	r6
 8105bf8:	1c41      	adds	r1, r0, #1
 8105bfa:	d1c7      	bne.n	8105b8c <__sflush_r+0x34>
 8105bfc:	682b      	ldr	r3, [r5, #0]
 8105bfe:	2b00      	cmp	r3, #0
 8105c00:	d0c4      	beq.n	8105b8c <__sflush_r+0x34>
 8105c02:	2b1d      	cmp	r3, #29
 8105c04:	d001      	beq.n	8105c0a <__sflush_r+0xb2>
 8105c06:	2b16      	cmp	r3, #22
 8105c08:	d101      	bne.n	8105c0e <__sflush_r+0xb6>
 8105c0a:	602f      	str	r7, [r5, #0]
 8105c0c:	e7b1      	b.n	8105b72 <__sflush_r+0x1a>
 8105c0e:	89a3      	ldrh	r3, [r4, #12]
 8105c10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8105c14:	81a3      	strh	r3, [r4, #12]
 8105c16:	e7ad      	b.n	8105b74 <__sflush_r+0x1c>
 8105c18:	690f      	ldr	r7, [r1, #16]
 8105c1a:	2f00      	cmp	r7, #0
 8105c1c:	d0a9      	beq.n	8105b72 <__sflush_r+0x1a>
 8105c1e:	0793      	lsls	r3, r2, #30
 8105c20:	680e      	ldr	r6, [r1, #0]
 8105c22:	bf08      	it	eq
 8105c24:	694b      	ldreq	r3, [r1, #20]
 8105c26:	600f      	str	r7, [r1, #0]
 8105c28:	bf18      	it	ne
 8105c2a:	2300      	movne	r3, #0
 8105c2c:	eba6 0807 	sub.w	r8, r6, r7
 8105c30:	608b      	str	r3, [r1, #8]
 8105c32:	f1b8 0f00 	cmp.w	r8, #0
 8105c36:	dd9c      	ble.n	8105b72 <__sflush_r+0x1a>
 8105c38:	6a21      	ldr	r1, [r4, #32]
 8105c3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8105c3c:	4643      	mov	r3, r8
 8105c3e:	463a      	mov	r2, r7
 8105c40:	4628      	mov	r0, r5
 8105c42:	47b0      	blx	r6
 8105c44:	2800      	cmp	r0, #0
 8105c46:	dc06      	bgt.n	8105c56 <__sflush_r+0xfe>
 8105c48:	89a3      	ldrh	r3, [r4, #12]
 8105c4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8105c4e:	81a3      	strh	r3, [r4, #12]
 8105c50:	f04f 30ff 	mov.w	r0, #4294967295
 8105c54:	e78e      	b.n	8105b74 <__sflush_r+0x1c>
 8105c56:	4407      	add	r7, r0
 8105c58:	eba8 0800 	sub.w	r8, r8, r0
 8105c5c:	e7e9      	b.n	8105c32 <__sflush_r+0xda>
 8105c5e:	bf00      	nop
 8105c60:	20400001 	.word	0x20400001

08105c64 <_fflush_r>:
 8105c64:	b538      	push	{r3, r4, r5, lr}
 8105c66:	690b      	ldr	r3, [r1, #16]
 8105c68:	4605      	mov	r5, r0
 8105c6a:	460c      	mov	r4, r1
 8105c6c:	b913      	cbnz	r3, 8105c74 <_fflush_r+0x10>
 8105c6e:	2500      	movs	r5, #0
 8105c70:	4628      	mov	r0, r5
 8105c72:	bd38      	pop	{r3, r4, r5, pc}
 8105c74:	b118      	cbz	r0, 8105c7e <_fflush_r+0x1a>
 8105c76:	6983      	ldr	r3, [r0, #24]
 8105c78:	b90b      	cbnz	r3, 8105c7e <_fflush_r+0x1a>
 8105c7a:	f000 f887 	bl	8105d8c <__sinit>
 8105c7e:	4b14      	ldr	r3, [pc, #80]	; (8105cd0 <_fflush_r+0x6c>)
 8105c80:	429c      	cmp	r4, r3
 8105c82:	d11b      	bne.n	8105cbc <_fflush_r+0x58>
 8105c84:	686c      	ldr	r4, [r5, #4]
 8105c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8105c8a:	2b00      	cmp	r3, #0
 8105c8c:	d0ef      	beq.n	8105c6e <_fflush_r+0xa>
 8105c8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8105c90:	07d0      	lsls	r0, r2, #31
 8105c92:	d404      	bmi.n	8105c9e <_fflush_r+0x3a>
 8105c94:	0599      	lsls	r1, r3, #22
 8105c96:	d402      	bmi.n	8105c9e <_fflush_r+0x3a>
 8105c98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105c9a:	f000 f915 	bl	8105ec8 <__retarget_lock_acquire_recursive>
 8105c9e:	4628      	mov	r0, r5
 8105ca0:	4621      	mov	r1, r4
 8105ca2:	f7ff ff59 	bl	8105b58 <__sflush_r>
 8105ca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8105ca8:	07da      	lsls	r2, r3, #31
 8105caa:	4605      	mov	r5, r0
 8105cac:	d4e0      	bmi.n	8105c70 <_fflush_r+0xc>
 8105cae:	89a3      	ldrh	r3, [r4, #12]
 8105cb0:	059b      	lsls	r3, r3, #22
 8105cb2:	d4dd      	bmi.n	8105c70 <_fflush_r+0xc>
 8105cb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105cb6:	f000 f908 	bl	8105eca <__retarget_lock_release_recursive>
 8105cba:	e7d9      	b.n	8105c70 <_fflush_r+0xc>
 8105cbc:	4b05      	ldr	r3, [pc, #20]	; (8105cd4 <_fflush_r+0x70>)
 8105cbe:	429c      	cmp	r4, r3
 8105cc0:	d101      	bne.n	8105cc6 <_fflush_r+0x62>
 8105cc2:	68ac      	ldr	r4, [r5, #8]
 8105cc4:	e7df      	b.n	8105c86 <_fflush_r+0x22>
 8105cc6:	4b04      	ldr	r3, [pc, #16]	; (8105cd8 <_fflush_r+0x74>)
 8105cc8:	429c      	cmp	r4, r3
 8105cca:	bf08      	it	eq
 8105ccc:	68ec      	ldreq	r4, [r5, #12]
 8105cce:	e7da      	b.n	8105c86 <_fflush_r+0x22>
 8105cd0:	081063ec 	.word	0x081063ec
 8105cd4:	0810640c 	.word	0x0810640c
 8105cd8:	081063cc 	.word	0x081063cc

08105cdc <std>:
 8105cdc:	2300      	movs	r3, #0
 8105cde:	b510      	push	{r4, lr}
 8105ce0:	4604      	mov	r4, r0
 8105ce2:	e9c0 3300 	strd	r3, r3, [r0]
 8105ce6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8105cea:	6083      	str	r3, [r0, #8]
 8105cec:	8181      	strh	r1, [r0, #12]
 8105cee:	6643      	str	r3, [r0, #100]	; 0x64
 8105cf0:	81c2      	strh	r2, [r0, #14]
 8105cf2:	6183      	str	r3, [r0, #24]
 8105cf4:	4619      	mov	r1, r3
 8105cf6:	2208      	movs	r2, #8
 8105cf8:	305c      	adds	r0, #92	; 0x5c
 8105cfa:	f7ff fdef 	bl	81058dc <memset>
 8105cfe:	4b05      	ldr	r3, [pc, #20]	; (8105d14 <std+0x38>)
 8105d00:	6263      	str	r3, [r4, #36]	; 0x24
 8105d02:	4b05      	ldr	r3, [pc, #20]	; (8105d18 <std+0x3c>)
 8105d04:	62a3      	str	r3, [r4, #40]	; 0x28
 8105d06:	4b05      	ldr	r3, [pc, #20]	; (8105d1c <std+0x40>)
 8105d08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8105d0a:	4b05      	ldr	r3, [pc, #20]	; (8105d20 <std+0x44>)
 8105d0c:	6224      	str	r4, [r4, #32]
 8105d0e:	6323      	str	r3, [r4, #48]	; 0x30
 8105d10:	bd10      	pop	{r4, pc}
 8105d12:	bf00      	nop
 8105d14:	08106109 	.word	0x08106109
 8105d18:	0810612b 	.word	0x0810612b
 8105d1c:	08106163 	.word	0x08106163
 8105d20:	08106187 	.word	0x08106187

08105d24 <_cleanup_r>:
 8105d24:	4901      	ldr	r1, [pc, #4]	; (8105d2c <_cleanup_r+0x8>)
 8105d26:	f000 b8af 	b.w	8105e88 <_fwalk_reent>
 8105d2a:	bf00      	nop
 8105d2c:	08105c65 	.word	0x08105c65

08105d30 <__sfmoreglue>:
 8105d30:	b570      	push	{r4, r5, r6, lr}
 8105d32:	1e4a      	subs	r2, r1, #1
 8105d34:	2568      	movs	r5, #104	; 0x68
 8105d36:	4355      	muls	r5, r2
 8105d38:	460e      	mov	r6, r1
 8105d3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8105d3e:	f000 f979 	bl	8106034 <_malloc_r>
 8105d42:	4604      	mov	r4, r0
 8105d44:	b140      	cbz	r0, 8105d58 <__sfmoreglue+0x28>
 8105d46:	2100      	movs	r1, #0
 8105d48:	e9c0 1600 	strd	r1, r6, [r0]
 8105d4c:	300c      	adds	r0, #12
 8105d4e:	60a0      	str	r0, [r4, #8]
 8105d50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8105d54:	f7ff fdc2 	bl	81058dc <memset>
 8105d58:	4620      	mov	r0, r4
 8105d5a:	bd70      	pop	{r4, r5, r6, pc}

08105d5c <__sfp_lock_acquire>:
 8105d5c:	4801      	ldr	r0, [pc, #4]	; (8105d64 <__sfp_lock_acquire+0x8>)
 8105d5e:	f000 b8b3 	b.w	8105ec8 <__retarget_lock_acquire_recursive>
 8105d62:	bf00      	nop
 8105d64:	1000027c 	.word	0x1000027c

08105d68 <__sfp_lock_release>:
 8105d68:	4801      	ldr	r0, [pc, #4]	; (8105d70 <__sfp_lock_release+0x8>)
 8105d6a:	f000 b8ae 	b.w	8105eca <__retarget_lock_release_recursive>
 8105d6e:	bf00      	nop
 8105d70:	1000027c 	.word	0x1000027c

08105d74 <__sinit_lock_acquire>:
 8105d74:	4801      	ldr	r0, [pc, #4]	; (8105d7c <__sinit_lock_acquire+0x8>)
 8105d76:	f000 b8a7 	b.w	8105ec8 <__retarget_lock_acquire_recursive>
 8105d7a:	bf00      	nop
 8105d7c:	10000277 	.word	0x10000277

08105d80 <__sinit_lock_release>:
 8105d80:	4801      	ldr	r0, [pc, #4]	; (8105d88 <__sinit_lock_release+0x8>)
 8105d82:	f000 b8a2 	b.w	8105eca <__retarget_lock_release_recursive>
 8105d86:	bf00      	nop
 8105d88:	10000277 	.word	0x10000277

08105d8c <__sinit>:
 8105d8c:	b510      	push	{r4, lr}
 8105d8e:	4604      	mov	r4, r0
 8105d90:	f7ff fff0 	bl	8105d74 <__sinit_lock_acquire>
 8105d94:	69a3      	ldr	r3, [r4, #24]
 8105d96:	b11b      	cbz	r3, 8105da0 <__sinit+0x14>
 8105d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8105d9c:	f7ff bff0 	b.w	8105d80 <__sinit_lock_release>
 8105da0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8105da4:	6523      	str	r3, [r4, #80]	; 0x50
 8105da6:	4b13      	ldr	r3, [pc, #76]	; (8105df4 <__sinit+0x68>)
 8105da8:	4a13      	ldr	r2, [pc, #76]	; (8105df8 <__sinit+0x6c>)
 8105daa:	681b      	ldr	r3, [r3, #0]
 8105dac:	62a2      	str	r2, [r4, #40]	; 0x28
 8105dae:	42a3      	cmp	r3, r4
 8105db0:	bf04      	itt	eq
 8105db2:	2301      	moveq	r3, #1
 8105db4:	61a3      	streq	r3, [r4, #24]
 8105db6:	4620      	mov	r0, r4
 8105db8:	f000 f820 	bl	8105dfc <__sfp>
 8105dbc:	6060      	str	r0, [r4, #4]
 8105dbe:	4620      	mov	r0, r4
 8105dc0:	f000 f81c 	bl	8105dfc <__sfp>
 8105dc4:	60a0      	str	r0, [r4, #8]
 8105dc6:	4620      	mov	r0, r4
 8105dc8:	f000 f818 	bl	8105dfc <__sfp>
 8105dcc:	2200      	movs	r2, #0
 8105dce:	60e0      	str	r0, [r4, #12]
 8105dd0:	2104      	movs	r1, #4
 8105dd2:	6860      	ldr	r0, [r4, #4]
 8105dd4:	f7ff ff82 	bl	8105cdc <std>
 8105dd8:	68a0      	ldr	r0, [r4, #8]
 8105dda:	2201      	movs	r2, #1
 8105ddc:	2109      	movs	r1, #9
 8105dde:	f7ff ff7d 	bl	8105cdc <std>
 8105de2:	68e0      	ldr	r0, [r4, #12]
 8105de4:	2202      	movs	r2, #2
 8105de6:	2112      	movs	r1, #18
 8105de8:	f7ff ff78 	bl	8105cdc <std>
 8105dec:	2301      	movs	r3, #1
 8105dee:	61a3      	str	r3, [r4, #24]
 8105df0:	e7d2      	b.n	8105d98 <__sinit+0xc>
 8105df2:	bf00      	nop
 8105df4:	081063c8 	.word	0x081063c8
 8105df8:	08105d25 	.word	0x08105d25

08105dfc <__sfp>:
 8105dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8105dfe:	4607      	mov	r7, r0
 8105e00:	f7ff ffac 	bl	8105d5c <__sfp_lock_acquire>
 8105e04:	4b1e      	ldr	r3, [pc, #120]	; (8105e80 <__sfp+0x84>)
 8105e06:	681e      	ldr	r6, [r3, #0]
 8105e08:	69b3      	ldr	r3, [r6, #24]
 8105e0a:	b913      	cbnz	r3, 8105e12 <__sfp+0x16>
 8105e0c:	4630      	mov	r0, r6
 8105e0e:	f7ff ffbd 	bl	8105d8c <__sinit>
 8105e12:	3648      	adds	r6, #72	; 0x48
 8105e14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8105e18:	3b01      	subs	r3, #1
 8105e1a:	d503      	bpl.n	8105e24 <__sfp+0x28>
 8105e1c:	6833      	ldr	r3, [r6, #0]
 8105e1e:	b30b      	cbz	r3, 8105e64 <__sfp+0x68>
 8105e20:	6836      	ldr	r6, [r6, #0]
 8105e22:	e7f7      	b.n	8105e14 <__sfp+0x18>
 8105e24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8105e28:	b9d5      	cbnz	r5, 8105e60 <__sfp+0x64>
 8105e2a:	4b16      	ldr	r3, [pc, #88]	; (8105e84 <__sfp+0x88>)
 8105e2c:	60e3      	str	r3, [r4, #12]
 8105e2e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8105e32:	6665      	str	r5, [r4, #100]	; 0x64
 8105e34:	f000 f847 	bl	8105ec6 <__retarget_lock_init_recursive>
 8105e38:	f7ff ff96 	bl	8105d68 <__sfp_lock_release>
 8105e3c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8105e40:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8105e44:	6025      	str	r5, [r4, #0]
 8105e46:	61a5      	str	r5, [r4, #24]
 8105e48:	2208      	movs	r2, #8
 8105e4a:	4629      	mov	r1, r5
 8105e4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8105e50:	f7ff fd44 	bl	81058dc <memset>
 8105e54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8105e58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8105e5c:	4620      	mov	r0, r4
 8105e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8105e60:	3468      	adds	r4, #104	; 0x68
 8105e62:	e7d9      	b.n	8105e18 <__sfp+0x1c>
 8105e64:	2104      	movs	r1, #4
 8105e66:	4638      	mov	r0, r7
 8105e68:	f7ff ff62 	bl	8105d30 <__sfmoreglue>
 8105e6c:	4604      	mov	r4, r0
 8105e6e:	6030      	str	r0, [r6, #0]
 8105e70:	2800      	cmp	r0, #0
 8105e72:	d1d5      	bne.n	8105e20 <__sfp+0x24>
 8105e74:	f7ff ff78 	bl	8105d68 <__sfp_lock_release>
 8105e78:	230c      	movs	r3, #12
 8105e7a:	603b      	str	r3, [r7, #0]
 8105e7c:	e7ee      	b.n	8105e5c <__sfp+0x60>
 8105e7e:	bf00      	nop
 8105e80:	081063c8 	.word	0x081063c8
 8105e84:	ffff0001 	.word	0xffff0001

08105e88 <_fwalk_reent>:
 8105e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8105e8c:	4606      	mov	r6, r0
 8105e8e:	4688      	mov	r8, r1
 8105e90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8105e94:	2700      	movs	r7, #0
 8105e96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8105e9a:	f1b9 0901 	subs.w	r9, r9, #1
 8105e9e:	d505      	bpl.n	8105eac <_fwalk_reent+0x24>
 8105ea0:	6824      	ldr	r4, [r4, #0]
 8105ea2:	2c00      	cmp	r4, #0
 8105ea4:	d1f7      	bne.n	8105e96 <_fwalk_reent+0xe>
 8105ea6:	4638      	mov	r0, r7
 8105ea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8105eac:	89ab      	ldrh	r3, [r5, #12]
 8105eae:	2b01      	cmp	r3, #1
 8105eb0:	d907      	bls.n	8105ec2 <_fwalk_reent+0x3a>
 8105eb2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8105eb6:	3301      	adds	r3, #1
 8105eb8:	d003      	beq.n	8105ec2 <_fwalk_reent+0x3a>
 8105eba:	4629      	mov	r1, r5
 8105ebc:	4630      	mov	r0, r6
 8105ebe:	47c0      	blx	r8
 8105ec0:	4307      	orrs	r7, r0
 8105ec2:	3568      	adds	r5, #104	; 0x68
 8105ec4:	e7e9      	b.n	8105e9a <_fwalk_reent+0x12>

08105ec6 <__retarget_lock_init_recursive>:
 8105ec6:	4770      	bx	lr

08105ec8 <__retarget_lock_acquire_recursive>:
 8105ec8:	4770      	bx	lr

08105eca <__retarget_lock_release_recursive>:
 8105eca:	4770      	bx	lr

08105ecc <__swhatbuf_r>:
 8105ecc:	b570      	push	{r4, r5, r6, lr}
 8105ece:	460e      	mov	r6, r1
 8105ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8105ed4:	2900      	cmp	r1, #0
 8105ed6:	b096      	sub	sp, #88	; 0x58
 8105ed8:	4614      	mov	r4, r2
 8105eda:	461d      	mov	r5, r3
 8105edc:	da07      	bge.n	8105eee <__swhatbuf_r+0x22>
 8105ede:	2300      	movs	r3, #0
 8105ee0:	602b      	str	r3, [r5, #0]
 8105ee2:	89b3      	ldrh	r3, [r6, #12]
 8105ee4:	061a      	lsls	r2, r3, #24
 8105ee6:	d410      	bmi.n	8105f0a <__swhatbuf_r+0x3e>
 8105ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8105eec:	e00e      	b.n	8105f0c <__swhatbuf_r+0x40>
 8105eee:	466a      	mov	r2, sp
 8105ef0:	f000 f970 	bl	81061d4 <_fstat_r>
 8105ef4:	2800      	cmp	r0, #0
 8105ef6:	dbf2      	blt.n	8105ede <__swhatbuf_r+0x12>
 8105ef8:	9a01      	ldr	r2, [sp, #4]
 8105efa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8105efe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8105f02:	425a      	negs	r2, r3
 8105f04:	415a      	adcs	r2, r3
 8105f06:	602a      	str	r2, [r5, #0]
 8105f08:	e7ee      	b.n	8105ee8 <__swhatbuf_r+0x1c>
 8105f0a:	2340      	movs	r3, #64	; 0x40
 8105f0c:	2000      	movs	r0, #0
 8105f0e:	6023      	str	r3, [r4, #0]
 8105f10:	b016      	add	sp, #88	; 0x58
 8105f12:	bd70      	pop	{r4, r5, r6, pc}

08105f14 <__smakebuf_r>:
 8105f14:	898b      	ldrh	r3, [r1, #12]
 8105f16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8105f18:	079d      	lsls	r5, r3, #30
 8105f1a:	4606      	mov	r6, r0
 8105f1c:	460c      	mov	r4, r1
 8105f1e:	d507      	bpl.n	8105f30 <__smakebuf_r+0x1c>
 8105f20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8105f24:	6023      	str	r3, [r4, #0]
 8105f26:	6123      	str	r3, [r4, #16]
 8105f28:	2301      	movs	r3, #1
 8105f2a:	6163      	str	r3, [r4, #20]
 8105f2c:	b002      	add	sp, #8
 8105f2e:	bd70      	pop	{r4, r5, r6, pc}
 8105f30:	ab01      	add	r3, sp, #4
 8105f32:	466a      	mov	r2, sp
 8105f34:	f7ff ffca 	bl	8105ecc <__swhatbuf_r>
 8105f38:	9900      	ldr	r1, [sp, #0]
 8105f3a:	4605      	mov	r5, r0
 8105f3c:	4630      	mov	r0, r6
 8105f3e:	f000 f879 	bl	8106034 <_malloc_r>
 8105f42:	b948      	cbnz	r0, 8105f58 <__smakebuf_r+0x44>
 8105f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8105f48:	059a      	lsls	r2, r3, #22
 8105f4a:	d4ef      	bmi.n	8105f2c <__smakebuf_r+0x18>
 8105f4c:	f023 0303 	bic.w	r3, r3, #3
 8105f50:	f043 0302 	orr.w	r3, r3, #2
 8105f54:	81a3      	strh	r3, [r4, #12]
 8105f56:	e7e3      	b.n	8105f20 <__smakebuf_r+0xc>
 8105f58:	4b0d      	ldr	r3, [pc, #52]	; (8105f90 <__smakebuf_r+0x7c>)
 8105f5a:	62b3      	str	r3, [r6, #40]	; 0x28
 8105f5c:	89a3      	ldrh	r3, [r4, #12]
 8105f5e:	6020      	str	r0, [r4, #0]
 8105f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8105f64:	81a3      	strh	r3, [r4, #12]
 8105f66:	9b00      	ldr	r3, [sp, #0]
 8105f68:	6163      	str	r3, [r4, #20]
 8105f6a:	9b01      	ldr	r3, [sp, #4]
 8105f6c:	6120      	str	r0, [r4, #16]
 8105f6e:	b15b      	cbz	r3, 8105f88 <__smakebuf_r+0x74>
 8105f70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8105f74:	4630      	mov	r0, r6
 8105f76:	f000 f93f 	bl	81061f8 <_isatty_r>
 8105f7a:	b128      	cbz	r0, 8105f88 <__smakebuf_r+0x74>
 8105f7c:	89a3      	ldrh	r3, [r4, #12]
 8105f7e:	f023 0303 	bic.w	r3, r3, #3
 8105f82:	f043 0301 	orr.w	r3, r3, #1
 8105f86:	81a3      	strh	r3, [r4, #12]
 8105f88:	89a0      	ldrh	r0, [r4, #12]
 8105f8a:	4305      	orrs	r5, r0
 8105f8c:	81a5      	strh	r5, [r4, #12]
 8105f8e:	e7cd      	b.n	8105f2c <__smakebuf_r+0x18>
 8105f90:	08105d25 	.word	0x08105d25

08105f94 <_free_r>:
 8105f94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8105f96:	2900      	cmp	r1, #0
 8105f98:	d048      	beq.n	810602c <_free_r+0x98>
 8105f9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8105f9e:	9001      	str	r0, [sp, #4]
 8105fa0:	2b00      	cmp	r3, #0
 8105fa2:	f1a1 0404 	sub.w	r4, r1, #4
 8105fa6:	bfb8      	it	lt
 8105fa8:	18e4      	addlt	r4, r4, r3
 8105faa:	f000 f947 	bl	810623c <__malloc_lock>
 8105fae:	4a20      	ldr	r2, [pc, #128]	; (8106030 <_free_r+0x9c>)
 8105fb0:	9801      	ldr	r0, [sp, #4]
 8105fb2:	6813      	ldr	r3, [r2, #0]
 8105fb4:	4615      	mov	r5, r2
 8105fb6:	b933      	cbnz	r3, 8105fc6 <_free_r+0x32>
 8105fb8:	6063      	str	r3, [r4, #4]
 8105fba:	6014      	str	r4, [r2, #0]
 8105fbc:	b003      	add	sp, #12
 8105fbe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8105fc2:	f000 b941 	b.w	8106248 <__malloc_unlock>
 8105fc6:	42a3      	cmp	r3, r4
 8105fc8:	d90b      	bls.n	8105fe2 <_free_r+0x4e>
 8105fca:	6821      	ldr	r1, [r4, #0]
 8105fcc:	1862      	adds	r2, r4, r1
 8105fce:	4293      	cmp	r3, r2
 8105fd0:	bf04      	itt	eq
 8105fd2:	681a      	ldreq	r2, [r3, #0]
 8105fd4:	685b      	ldreq	r3, [r3, #4]
 8105fd6:	6063      	str	r3, [r4, #4]
 8105fd8:	bf04      	itt	eq
 8105fda:	1852      	addeq	r2, r2, r1
 8105fdc:	6022      	streq	r2, [r4, #0]
 8105fde:	602c      	str	r4, [r5, #0]
 8105fe0:	e7ec      	b.n	8105fbc <_free_r+0x28>
 8105fe2:	461a      	mov	r2, r3
 8105fe4:	685b      	ldr	r3, [r3, #4]
 8105fe6:	b10b      	cbz	r3, 8105fec <_free_r+0x58>
 8105fe8:	42a3      	cmp	r3, r4
 8105fea:	d9fa      	bls.n	8105fe2 <_free_r+0x4e>
 8105fec:	6811      	ldr	r1, [r2, #0]
 8105fee:	1855      	adds	r5, r2, r1
 8105ff0:	42a5      	cmp	r5, r4
 8105ff2:	d10b      	bne.n	810600c <_free_r+0x78>
 8105ff4:	6824      	ldr	r4, [r4, #0]
 8105ff6:	4421      	add	r1, r4
 8105ff8:	1854      	adds	r4, r2, r1
 8105ffa:	42a3      	cmp	r3, r4
 8105ffc:	6011      	str	r1, [r2, #0]
 8105ffe:	d1dd      	bne.n	8105fbc <_free_r+0x28>
 8106000:	681c      	ldr	r4, [r3, #0]
 8106002:	685b      	ldr	r3, [r3, #4]
 8106004:	6053      	str	r3, [r2, #4]
 8106006:	4421      	add	r1, r4
 8106008:	6011      	str	r1, [r2, #0]
 810600a:	e7d7      	b.n	8105fbc <_free_r+0x28>
 810600c:	d902      	bls.n	8106014 <_free_r+0x80>
 810600e:	230c      	movs	r3, #12
 8106010:	6003      	str	r3, [r0, #0]
 8106012:	e7d3      	b.n	8105fbc <_free_r+0x28>
 8106014:	6825      	ldr	r5, [r4, #0]
 8106016:	1961      	adds	r1, r4, r5
 8106018:	428b      	cmp	r3, r1
 810601a:	bf04      	itt	eq
 810601c:	6819      	ldreq	r1, [r3, #0]
 810601e:	685b      	ldreq	r3, [r3, #4]
 8106020:	6063      	str	r3, [r4, #4]
 8106022:	bf04      	itt	eq
 8106024:	1949      	addeq	r1, r1, r5
 8106026:	6021      	streq	r1, [r4, #0]
 8106028:	6054      	str	r4, [r2, #4]
 810602a:	e7c7      	b.n	8105fbc <_free_r+0x28>
 810602c:	b003      	add	sp, #12
 810602e:	bd30      	pop	{r4, r5, pc}
 8106030:	10000094 	.word	0x10000094

08106034 <_malloc_r>:
 8106034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8106036:	1ccd      	adds	r5, r1, #3
 8106038:	f025 0503 	bic.w	r5, r5, #3
 810603c:	3508      	adds	r5, #8
 810603e:	2d0c      	cmp	r5, #12
 8106040:	bf38      	it	cc
 8106042:	250c      	movcc	r5, #12
 8106044:	2d00      	cmp	r5, #0
 8106046:	4606      	mov	r6, r0
 8106048:	db01      	blt.n	810604e <_malloc_r+0x1a>
 810604a:	42a9      	cmp	r1, r5
 810604c:	d903      	bls.n	8106056 <_malloc_r+0x22>
 810604e:	230c      	movs	r3, #12
 8106050:	6033      	str	r3, [r6, #0]
 8106052:	2000      	movs	r0, #0
 8106054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8106056:	f000 f8f1 	bl	810623c <__malloc_lock>
 810605a:	4921      	ldr	r1, [pc, #132]	; (81060e0 <_malloc_r+0xac>)
 810605c:	680a      	ldr	r2, [r1, #0]
 810605e:	4614      	mov	r4, r2
 8106060:	b99c      	cbnz	r4, 810608a <_malloc_r+0x56>
 8106062:	4f20      	ldr	r7, [pc, #128]	; (81060e4 <_malloc_r+0xb0>)
 8106064:	683b      	ldr	r3, [r7, #0]
 8106066:	b923      	cbnz	r3, 8106072 <_malloc_r+0x3e>
 8106068:	4621      	mov	r1, r4
 810606a:	4630      	mov	r0, r6
 810606c:	f000 f83c 	bl	81060e8 <_sbrk_r>
 8106070:	6038      	str	r0, [r7, #0]
 8106072:	4629      	mov	r1, r5
 8106074:	4630      	mov	r0, r6
 8106076:	f000 f837 	bl	81060e8 <_sbrk_r>
 810607a:	1c43      	adds	r3, r0, #1
 810607c:	d123      	bne.n	81060c6 <_malloc_r+0x92>
 810607e:	230c      	movs	r3, #12
 8106080:	6033      	str	r3, [r6, #0]
 8106082:	4630      	mov	r0, r6
 8106084:	f000 f8e0 	bl	8106248 <__malloc_unlock>
 8106088:	e7e3      	b.n	8106052 <_malloc_r+0x1e>
 810608a:	6823      	ldr	r3, [r4, #0]
 810608c:	1b5b      	subs	r3, r3, r5
 810608e:	d417      	bmi.n	81060c0 <_malloc_r+0x8c>
 8106090:	2b0b      	cmp	r3, #11
 8106092:	d903      	bls.n	810609c <_malloc_r+0x68>
 8106094:	6023      	str	r3, [r4, #0]
 8106096:	441c      	add	r4, r3
 8106098:	6025      	str	r5, [r4, #0]
 810609a:	e004      	b.n	81060a6 <_malloc_r+0x72>
 810609c:	6863      	ldr	r3, [r4, #4]
 810609e:	42a2      	cmp	r2, r4
 81060a0:	bf0c      	ite	eq
 81060a2:	600b      	streq	r3, [r1, #0]
 81060a4:	6053      	strne	r3, [r2, #4]
 81060a6:	4630      	mov	r0, r6
 81060a8:	f000 f8ce 	bl	8106248 <__malloc_unlock>
 81060ac:	f104 000b 	add.w	r0, r4, #11
 81060b0:	1d23      	adds	r3, r4, #4
 81060b2:	f020 0007 	bic.w	r0, r0, #7
 81060b6:	1ac2      	subs	r2, r0, r3
 81060b8:	d0cc      	beq.n	8106054 <_malloc_r+0x20>
 81060ba:	1a1b      	subs	r3, r3, r0
 81060bc:	50a3      	str	r3, [r4, r2]
 81060be:	e7c9      	b.n	8106054 <_malloc_r+0x20>
 81060c0:	4622      	mov	r2, r4
 81060c2:	6864      	ldr	r4, [r4, #4]
 81060c4:	e7cc      	b.n	8106060 <_malloc_r+0x2c>
 81060c6:	1cc4      	adds	r4, r0, #3
 81060c8:	f024 0403 	bic.w	r4, r4, #3
 81060cc:	42a0      	cmp	r0, r4
 81060ce:	d0e3      	beq.n	8106098 <_malloc_r+0x64>
 81060d0:	1a21      	subs	r1, r4, r0
 81060d2:	4630      	mov	r0, r6
 81060d4:	f000 f808 	bl	81060e8 <_sbrk_r>
 81060d8:	3001      	adds	r0, #1
 81060da:	d1dd      	bne.n	8106098 <_malloc_r+0x64>
 81060dc:	e7cf      	b.n	810607e <_malloc_r+0x4a>
 81060de:	bf00      	nop
 81060e0:	10000094 	.word	0x10000094
 81060e4:	10000098 	.word	0x10000098

081060e8 <_sbrk_r>:
 81060e8:	b538      	push	{r3, r4, r5, lr}
 81060ea:	4d06      	ldr	r5, [pc, #24]	; (8106104 <_sbrk_r+0x1c>)
 81060ec:	2300      	movs	r3, #0
 81060ee:	4604      	mov	r4, r0
 81060f0:	4608      	mov	r0, r1
 81060f2:	602b      	str	r3, [r5, #0]
 81060f4:	f7fb f800 	bl	81010f8 <_sbrk>
 81060f8:	1c43      	adds	r3, r0, #1
 81060fa:	d102      	bne.n	8106102 <_sbrk_r+0x1a>
 81060fc:	682b      	ldr	r3, [r5, #0]
 81060fe:	b103      	cbz	r3, 8106102 <_sbrk_r+0x1a>
 8106100:	6023      	str	r3, [r4, #0]
 8106102:	bd38      	pop	{r3, r4, r5, pc}
 8106104:	10000280 	.word	0x10000280

08106108 <__sread>:
 8106108:	b510      	push	{r4, lr}
 810610a:	460c      	mov	r4, r1
 810610c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8106110:	f000 f8a0 	bl	8106254 <_read_r>
 8106114:	2800      	cmp	r0, #0
 8106116:	bfab      	itete	ge
 8106118:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810611a:	89a3      	ldrhlt	r3, [r4, #12]
 810611c:	181b      	addge	r3, r3, r0
 810611e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8106122:	bfac      	ite	ge
 8106124:	6563      	strge	r3, [r4, #84]	; 0x54
 8106126:	81a3      	strhlt	r3, [r4, #12]
 8106128:	bd10      	pop	{r4, pc}

0810612a <__swrite>:
 810612a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810612e:	461f      	mov	r7, r3
 8106130:	898b      	ldrh	r3, [r1, #12]
 8106132:	05db      	lsls	r3, r3, #23
 8106134:	4605      	mov	r5, r0
 8106136:	460c      	mov	r4, r1
 8106138:	4616      	mov	r6, r2
 810613a:	d505      	bpl.n	8106148 <__swrite+0x1e>
 810613c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8106140:	2302      	movs	r3, #2
 8106142:	2200      	movs	r2, #0
 8106144:	f000 f868 	bl	8106218 <_lseek_r>
 8106148:	89a3      	ldrh	r3, [r4, #12]
 810614a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810614e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8106152:	81a3      	strh	r3, [r4, #12]
 8106154:	4632      	mov	r2, r6
 8106156:	463b      	mov	r3, r7
 8106158:	4628      	mov	r0, r5
 810615a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810615e:	f000 b817 	b.w	8106190 <_write_r>

08106162 <__sseek>:
 8106162:	b510      	push	{r4, lr}
 8106164:	460c      	mov	r4, r1
 8106166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810616a:	f000 f855 	bl	8106218 <_lseek_r>
 810616e:	1c43      	adds	r3, r0, #1
 8106170:	89a3      	ldrh	r3, [r4, #12]
 8106172:	bf15      	itete	ne
 8106174:	6560      	strne	r0, [r4, #84]	; 0x54
 8106176:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810617a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810617e:	81a3      	strheq	r3, [r4, #12]
 8106180:	bf18      	it	ne
 8106182:	81a3      	strhne	r3, [r4, #12]
 8106184:	bd10      	pop	{r4, pc}

08106186 <__sclose>:
 8106186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810618a:	f000 b813 	b.w	81061b4 <_close_r>
	...

08106190 <_write_r>:
 8106190:	b538      	push	{r3, r4, r5, lr}
 8106192:	4d07      	ldr	r5, [pc, #28]	; (81061b0 <_write_r+0x20>)
 8106194:	4604      	mov	r4, r0
 8106196:	4608      	mov	r0, r1
 8106198:	4611      	mov	r1, r2
 810619a:	2200      	movs	r2, #0
 810619c:	602a      	str	r2, [r5, #0]
 810619e:	461a      	mov	r2, r3
 81061a0:	f7fa ff59 	bl	8101056 <_write>
 81061a4:	1c43      	adds	r3, r0, #1
 81061a6:	d102      	bne.n	81061ae <_write_r+0x1e>
 81061a8:	682b      	ldr	r3, [r5, #0]
 81061aa:	b103      	cbz	r3, 81061ae <_write_r+0x1e>
 81061ac:	6023      	str	r3, [r4, #0]
 81061ae:	bd38      	pop	{r3, r4, r5, pc}
 81061b0:	10000280 	.word	0x10000280

081061b4 <_close_r>:
 81061b4:	b538      	push	{r3, r4, r5, lr}
 81061b6:	4d06      	ldr	r5, [pc, #24]	; (81061d0 <_close_r+0x1c>)
 81061b8:	2300      	movs	r3, #0
 81061ba:	4604      	mov	r4, r0
 81061bc:	4608      	mov	r0, r1
 81061be:	602b      	str	r3, [r5, #0]
 81061c0:	f7fa ff65 	bl	810108e <_close>
 81061c4:	1c43      	adds	r3, r0, #1
 81061c6:	d102      	bne.n	81061ce <_close_r+0x1a>
 81061c8:	682b      	ldr	r3, [r5, #0]
 81061ca:	b103      	cbz	r3, 81061ce <_close_r+0x1a>
 81061cc:	6023      	str	r3, [r4, #0]
 81061ce:	bd38      	pop	{r3, r4, r5, pc}
 81061d0:	10000280 	.word	0x10000280

081061d4 <_fstat_r>:
 81061d4:	b538      	push	{r3, r4, r5, lr}
 81061d6:	4d07      	ldr	r5, [pc, #28]	; (81061f4 <_fstat_r+0x20>)
 81061d8:	2300      	movs	r3, #0
 81061da:	4604      	mov	r4, r0
 81061dc:	4608      	mov	r0, r1
 81061de:	4611      	mov	r1, r2
 81061e0:	602b      	str	r3, [r5, #0]
 81061e2:	f7fa ff60 	bl	81010a6 <_fstat>
 81061e6:	1c43      	adds	r3, r0, #1
 81061e8:	d102      	bne.n	81061f0 <_fstat_r+0x1c>
 81061ea:	682b      	ldr	r3, [r5, #0]
 81061ec:	b103      	cbz	r3, 81061f0 <_fstat_r+0x1c>
 81061ee:	6023      	str	r3, [r4, #0]
 81061f0:	bd38      	pop	{r3, r4, r5, pc}
 81061f2:	bf00      	nop
 81061f4:	10000280 	.word	0x10000280

081061f8 <_isatty_r>:
 81061f8:	b538      	push	{r3, r4, r5, lr}
 81061fa:	4d06      	ldr	r5, [pc, #24]	; (8106214 <_isatty_r+0x1c>)
 81061fc:	2300      	movs	r3, #0
 81061fe:	4604      	mov	r4, r0
 8106200:	4608      	mov	r0, r1
 8106202:	602b      	str	r3, [r5, #0]
 8106204:	f7fa ff5f 	bl	81010c6 <_isatty>
 8106208:	1c43      	adds	r3, r0, #1
 810620a:	d102      	bne.n	8106212 <_isatty_r+0x1a>
 810620c:	682b      	ldr	r3, [r5, #0]
 810620e:	b103      	cbz	r3, 8106212 <_isatty_r+0x1a>
 8106210:	6023      	str	r3, [r4, #0]
 8106212:	bd38      	pop	{r3, r4, r5, pc}
 8106214:	10000280 	.word	0x10000280

08106218 <_lseek_r>:
 8106218:	b538      	push	{r3, r4, r5, lr}
 810621a:	4d07      	ldr	r5, [pc, #28]	; (8106238 <_lseek_r+0x20>)
 810621c:	4604      	mov	r4, r0
 810621e:	4608      	mov	r0, r1
 8106220:	4611      	mov	r1, r2
 8106222:	2200      	movs	r2, #0
 8106224:	602a      	str	r2, [r5, #0]
 8106226:	461a      	mov	r2, r3
 8106228:	f7fa ff58 	bl	81010dc <_lseek>
 810622c:	1c43      	adds	r3, r0, #1
 810622e:	d102      	bne.n	8106236 <_lseek_r+0x1e>
 8106230:	682b      	ldr	r3, [r5, #0]
 8106232:	b103      	cbz	r3, 8106236 <_lseek_r+0x1e>
 8106234:	6023      	str	r3, [r4, #0]
 8106236:	bd38      	pop	{r3, r4, r5, pc}
 8106238:	10000280 	.word	0x10000280

0810623c <__malloc_lock>:
 810623c:	4801      	ldr	r0, [pc, #4]	; (8106244 <__malloc_lock+0x8>)
 810623e:	f7ff be43 	b.w	8105ec8 <__retarget_lock_acquire_recursive>
 8106242:	bf00      	nop
 8106244:	10000278 	.word	0x10000278

08106248 <__malloc_unlock>:
 8106248:	4801      	ldr	r0, [pc, #4]	; (8106250 <__malloc_unlock+0x8>)
 810624a:	f7ff be3e 	b.w	8105eca <__retarget_lock_release_recursive>
 810624e:	bf00      	nop
 8106250:	10000278 	.word	0x10000278

08106254 <_read_r>:
 8106254:	b538      	push	{r3, r4, r5, lr}
 8106256:	4d07      	ldr	r5, [pc, #28]	; (8106274 <_read_r+0x20>)
 8106258:	4604      	mov	r4, r0
 810625a:	4608      	mov	r0, r1
 810625c:	4611      	mov	r1, r2
 810625e:	2200      	movs	r2, #0
 8106260:	602a      	str	r2, [r5, #0]
 8106262:	461a      	mov	r2, r3
 8106264:	f7fa feda 	bl	810101c <_read>
 8106268:	1c43      	adds	r3, r0, #1
 810626a:	d102      	bne.n	8106272 <_read_r+0x1e>
 810626c:	682b      	ldr	r3, [r5, #0]
 810626e:	b103      	cbz	r3, 8106272 <_read_r+0x1e>
 8106270:	6023      	str	r3, [r4, #0]
 8106272:	bd38      	pop	{r3, r4, r5, pc}
 8106274:	10000280 	.word	0x10000280

08106278 <_init>:
 8106278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810627a:	bf00      	nop
 810627c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810627e:	bc08      	pop	{r3}
 8106280:	469e      	mov	lr, r3
 8106282:	4770      	bx	lr

08106284 <_fini>:
 8106284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8106286:	bf00      	nop
 8106288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810628a:	bc08      	pop	{r3}
 810628c:	469e      	mov	lr, r3
 810628e:	4770      	bx	lr
