21:24:13 INFO  : Registering command handlers for SDK TCF services
21:24:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
21:24:16 INFO  : XSCT server has started successfully.
21:24:18 INFO  : Successfully done setting XSCT server connection channel  
21:24:18 INFO  : Successfully done setting SDK workspace  
21:25:04 INFO  : Registering command handlers for SDK TCF services
21:25:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
21:25:07 INFO  : XSCT server has started successfully.
21:25:07 INFO  : Successfully done setting XSCT server connection channel  
21:25:07 INFO  : Successfully done setting SDK workspace  
21:27:51 INFO  : Example project hello_world_bsp_xiicps_intr_master_example_1 has been created successfully.
21:27:51 INFO  : Example project hello_world_bsp_xiicps_polled_master_example_1 has been created successfully.
21:16:45 INFO  : Registering command handlers for SDK TCF services
21:16:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
21:16:48 INFO  : XSCT server has started successfully.
21:16:48 INFO  : Successfully done setting XSCT server connection channel  
21:16:49 INFO  : Successfully done setting SDK workspace  
14:35:11 INFO  : Registering command handlers for SDK TCF services
14:35:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
14:35:14 INFO  : XSCT server has started successfully.
14:35:14 INFO  : Successfully done setting XSCT server connection channel  
14:35:14 INFO  : Successfully done setting SDK workspace  
15:16:21 INFO  : Project 'ZyboBase' created. You can now create BSPs and application projects targeting this hardware platform.
15:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:23:34 INFO  : 'jtag frequency' command is executed.
15:23:34 INFO  : Sourcing of 'C:/Workspace/sdk/ZyboBase/ps7_init.tcl' is done.
15:23:34 INFO  : Context for 'APU' is selected.
15:23:34 INFO  : System reset is completed.
15:23:37 INFO  : 'after 3000' command is executed.
15:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:23:38 INFO  : FPGA configured successfully with bitstream "C:/Workspace/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : Hardware design information is loaded from 'C:/Workspace/sdk/ZyboBase/system.hdf'.
15:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : 'ps7_init' command is executed.
15:23:38 INFO  : 'ps7_post_config' command is executed.
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : The application 'C:/Workspace/sdk/BaseProject/Debug/BaseProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Workspace/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Workspace/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Workspace/sdk/BaseProject/Debug/BaseProject.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:39 INFO  : Memory regions updated for context APU
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : 'con' command is executed.
15:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:23:39 INFO  : Launch script is exported to file 'C:\Workspace\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:12:42 INFO  : Disconnected from the channel tcfchan#1.
21:07:27 INFO  : Registering command handlers for SDK TCF services
21:07:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
21:07:30 INFO  : XSCT server has started successfully.
21:07:33 INFO  : Successfully done setting XSCT server connection channel  
21:07:33 INFO  : Successfully done setting SDK workspace  
16:22:11 INFO  : Registering command handlers for SDK TCF services
16:22:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
16:22:15 INFO  : XSCT server has started successfully.
16:22:17 INFO  : Successfully done setting XSCT server connection channel  
16:22:17 INFO  : Successfully done setting SDK workspace  
16:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:26:17 INFO  : 'jtag frequency' command is executed.
16:26:17 INFO  : Sourcing of 'C:/Workspace/sdk/ZyboBase/ps7_init.tcl' is done.
16:26:18 INFO  : Context for 'APU' is selected.
16:26:18 INFO  : System reset is completed.
16:26:21 INFO  : 'after 3000' command is executed.
16:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:26:22 INFO  : FPGA configured successfully with bitstream "C:/Workspace/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:26:22 INFO  : Context for 'APU' is selected.
16:26:22 INFO  : Hardware design information is loaded from 'C:/Workspace/sdk/ZyboBase/system.hdf'.
16:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:23 INFO  : Context for 'APU' is selected.
16:26:23 INFO  : 'ps7_init' command is executed.
16:26:23 INFO  : 'ps7_post_config' command is executed.
16:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:23 INFO  : The application 'C:/Workspace/sdk/BaseProject/Debug/BaseProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Workspace/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Workspace/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Workspace/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Workspace/sdk/BaseProject/Debug/BaseProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:24 INFO  : Memory regions updated for context APU
16:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:24 INFO  : 'con' command is executed.
16:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:26:24 INFO  : Launch script is exported to file 'C:\Workspace\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:27:23 INFO  : Disconnected from the channel tcfchan#1.
16:33:30 INFO  : Registering command handlers for SDK TCF services
16:33:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
16:33:34 INFO  : XSCT server has started successfully.
16:33:34 INFO  : Successfully done setting XSCT server connection channel  
16:33:37 INFO  : Successfully done setting SDK workspace  
21:38:48 INFO  : Registering command handlers for SDK TCF services
21:38:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
21:38:51 INFO  : XSCT server has started successfully.
21:38:51 INFO  : Successfully done setting XSCT server connection channel  
21:38:53 INFO  : Successfully done setting SDK workspace  
16:11:17 INFO  : Registering command handlers for SDK TCF services
16:11:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
16:11:20 INFO  : XSCT server has started successfully.
16:11:22 INFO  : Successfully done setting XSCT server connection channel  
16:11:22 INFO  : Successfully done setting SDK workspace  
01:23:02 INFO  : Registering command handlers for SDK TCF services
01:23:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Workspace\sdk\temp_xsdb_launch_script.tcl
01:23:06 INFO  : XSCT server has started successfully.
01:23:08 INFO  : Successfully done setting XSCT server connection channel  
01:23:08 INFO  : Successfully done setting SDK workspace  
19:30:06 INFO  : Registering command handlers for SDK TCF services
19:30:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\temp_xsdb_launch_script.tcl
19:30:09 INFO  : XSCT server has started successfully.
19:30:09 INFO  : Successfully done setting XSCT server connection channel  
19:30:11 INFO  : Successfully done setting SDK workspace  
15:04:41 INFO  : Registering command handlers for SDK TCF services
15:04:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\temp_xsdb_launch_script.tcl
15:04:44 INFO  : XSCT server has started successfully.
15:04:44 INFO  : Successfully done setting XSCT server connection channel  
15:04:47 INFO  : Successfully done setting SDK workspace  
15:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:16:45 INFO  : 'jtag frequency' command is executed.
15:16:45 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:16:45 INFO  : Context for 'APU' is selected.
15:16:46 INFO  : System reset is completed.
15:16:49 INFO  : 'after 3000' command is executed.
15:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:16:50 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:16:50 INFO  : Context for 'APU' is selected.
15:16:50 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:50 INFO  : Context for 'APU' is selected.
15:16:50 INFO  : 'ps7_init' command is executed.
15:16:50 INFO  : 'ps7_post_config' command is executed.
15:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:51 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/BaseProject/Debug/BaseProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/BaseProject/Debug/BaseProject.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:51 INFO  : Memory regions updated for context APU
15:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:51 INFO  : 'con' command is executed.
15:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:16:51 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:18:03 INFO  : Disconnected from the channel tcfchan#1.
15:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:18:04 INFO  : 'jtag frequency' command is executed.
15:18:04 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:18:04 INFO  : Context for 'APU' is selected.
15:18:04 INFO  : System reset is completed.
15:18:07 INFO  : 'after 3000' command is executed.
15:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:18:08 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:18:08 INFO  : Context for 'APU' is selected.
15:18:09 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:09 INFO  : Context for 'APU' is selected.
15:18:10 INFO  : 'ps7_init' command is executed.
15:18:10 INFO  : 'ps7_post_config' command is executed.
15:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:10 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:10 INFO  : Memory regions updated for context APU
15:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:10 INFO  : 'con' command is executed.
15:18:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:18:10 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:22:10 INFO  : Disconnected from the channel tcfchan#2.
15:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:22:12 INFO  : 'jtag frequency' command is executed.
15:22:12 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:22:12 INFO  : Context for 'APU' is selected.
15:22:12 INFO  : System reset is completed.
15:22:15 INFO  : 'after 3000' command is executed.
15:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:22:16 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:22:16 INFO  : Context for 'APU' is selected.
15:22:17 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:22:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:17 INFO  : Context for 'APU' is selected.
15:22:18 INFO  : 'ps7_init' command is executed.
15:22:18 INFO  : 'ps7_post_config' command is executed.
15:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:18 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:18 INFO  : Memory regions updated for context APU
15:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:18 INFO  : 'con' command is executed.
15:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:22:18 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:24:16 INFO  : Disconnected from the channel tcfchan#3.
15:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:24:17 INFO  : 'jtag frequency' command is executed.
15:24:17 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:24:17 INFO  : Context for 'APU' is selected.
15:24:18 INFO  : System reset is completed.
15:24:21 INFO  : 'after 3000' command is executed.
15:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:24:22 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:24:22 INFO  : Context for 'APU' is selected.
15:24:23 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:23 INFO  : Context for 'APU' is selected.
15:24:24 INFO  : 'ps7_init' command is executed.
15:24:24 INFO  : 'ps7_post_config' command is executed.
15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:24 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:24 INFO  : Memory regions updated for context APU
15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:24 INFO  : 'con' command is executed.
15:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:24:24 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:24:32 INFO  : Disconnected from the channel tcfchan#4.
15:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:24:33 INFO  : 'jtag frequency' command is executed.
15:24:33 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:24:33 INFO  : Context for 'APU' is selected.
15:24:34 INFO  : System reset is completed.
15:24:37 INFO  : 'after 3000' command is executed.
15:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:24:38 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:24:38 INFO  : Context for 'APU' is selected.
15:24:39 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:39 INFO  : Context for 'APU' is selected.
15:24:39 INFO  : 'ps7_init' command is executed.
15:24:39 INFO  : 'ps7_post_config' command is executed.
15:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:39 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:39 INFO  : Memory regions updated for context APU
15:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:40 INFO  : 'con' command is executed.
15:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:24:40 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:27:39 INFO  : Disconnected from the channel tcfchan#5.
15:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:27:40 INFO  : 'jtag frequency' command is executed.
15:27:40 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:27:40 INFO  : Context for 'APU' is selected.
15:27:40 INFO  : System reset is completed.
15:27:43 INFO  : 'after 3000' command is executed.
15:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:27:44 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:27:44 INFO  : Context for 'APU' is selected.
15:27:46 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:46 INFO  : Context for 'APU' is selected.
15:27:46 INFO  : 'ps7_init' command is executed.
15:27:46 INFO  : 'ps7_post_config' command is executed.
15:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:46 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:46 INFO  : Memory regions updated for context APU
15:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:46 INFO  : 'con' command is executed.
15:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:27:46 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:30:13 INFO  : Disconnected from the channel tcfchan#6.
15:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : System reset is completed.
15:30:17 INFO  : 'after 3000' command is executed.
15:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:30:18 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:30:18 INFO  : Context for 'APU' is selected.
15:30:19 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:19 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : 'ps7_init' command is executed.
15:30:20 INFO  : 'ps7_post_config' command is executed.
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:20 INFO  : Memory regions updated for context APU
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : 'con' command is executed.
15:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:30:20 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:30:30 INFO  : Disconnected from the channel tcfchan#7.
15:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:30:32 INFO  : 'jtag frequency' command is executed.
15:30:32 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:30:32 INFO  : Context for 'APU' is selected.
15:30:32 INFO  : System reset is completed.
15:30:35 INFO  : 'after 3000' command is executed.
15:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:30:36 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:30:36 INFO  : Context for 'APU' is selected.
15:30:37 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:37 INFO  : Context for 'APU' is selected.
15:30:38 INFO  : 'ps7_init' command is executed.
15:30:38 INFO  : 'ps7_post_config' command is executed.
15:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:38 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:38 INFO  : Memory regions updated for context APU
15:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:38 INFO  : 'con' command is executed.
15:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:30:38 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:39:15 INFO  : Disconnected from the channel tcfchan#8.
15:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:39:16 INFO  : 'jtag frequency' command is executed.
15:39:16 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:39:16 INFO  : Context for 'APU' is selected.
15:39:16 INFO  : System reset is completed.
15:39:19 INFO  : 'after 3000' command is executed.
15:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:39:20 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:39:20 INFO  : Context for 'APU' is selected.
15:39:21 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:21 INFO  : Context for 'APU' is selected.
15:39:22 INFO  : 'ps7_init' command is executed.
15:39:22 INFO  : 'ps7_post_config' command is executed.
15:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:22 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:22 INFO  : Memory regions updated for context APU
15:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:22 INFO  : 'con' command is executed.
15:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:39:22 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:40:21 INFO  : Disconnected from the channel tcfchan#9.
15:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:40:22 INFO  : 'jtag frequency' command is executed.
15:40:22 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:40:22 INFO  : Context for 'APU' is selected.
15:40:23 INFO  : System reset is completed.
15:40:26 INFO  : 'after 3000' command is executed.
15:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:40:27 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:40:27 INFO  : Context for 'APU' is selected.
15:40:28 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:28 INFO  : Context for 'APU' is selected.
15:40:28 INFO  : 'ps7_init' command is executed.
15:40:28 INFO  : 'ps7_post_config' command is executed.
15:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:28 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:28 INFO  : Memory regions updated for context APU
15:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:28 INFO  : 'con' command is executed.
15:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:40:28 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:45:16 INFO  : Disconnected from the channel tcfchan#10.
15:45:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:45:18 INFO  : 'jtag frequency' command is executed.
15:45:18 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:45:18 INFO  : Context for 'APU' is selected.
15:45:18 INFO  : System reset is completed.
15:45:21 INFO  : 'after 3000' command is executed.
15:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:45:22 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:45:22 INFO  : Context for 'APU' is selected.
15:45:23 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:23 INFO  : Context for 'APU' is selected.
15:45:24 INFO  : 'ps7_init' command is executed.
15:45:24 INFO  : 'ps7_post_config' command is executed.
15:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:24 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:24 INFO  : Memory regions updated for context APU
15:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:24 INFO  : 'con' command is executed.
15:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:45:24 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:46:45 INFO  : Disconnected from the channel tcfchan#11.
15:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:46:47 INFO  : 'jtag frequency' command is executed.
15:46:47 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:46:47 INFO  : Context for 'APU' is selected.
15:46:47 INFO  : System reset is completed.
15:46:50 INFO  : 'after 3000' command is executed.
15:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:46:51 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:46:51 INFO  : Context for 'APU' is selected.
15:46:52 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:46:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:52 INFO  : Context for 'APU' is selected.
15:46:52 INFO  : 'ps7_init' command is executed.
15:46:52 INFO  : 'ps7_post_config' command is executed.
15:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:53 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:53 INFO  : Memory regions updated for context APU
15:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:53 INFO  : 'con' command is executed.
15:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:46:53 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:52:12 INFO  : Disconnected from the channel tcfchan#12.
15:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:52:13 INFO  : 'jtag frequency' command is executed.
15:52:13 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:52:13 INFO  : Context for 'APU' is selected.
15:52:13 INFO  : System reset is completed.
15:52:16 INFO  : 'after 3000' command is executed.
15:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:52:17 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:52:18 INFO  : Context for 'APU' is selected.
15:52:19 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:52:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:19 INFO  : Context for 'APU' is selected.
15:52:19 INFO  : 'ps7_init' command is executed.
15:52:19 INFO  : 'ps7_post_config' command is executed.
15:52:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:19 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:20 INFO  : Memory regions updated for context APU
15:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:20 INFO  : 'con' command is executed.
15:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:52:20 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:53:14 INFO  : Disconnected from the channel tcfchan#13.
15:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:53:16 INFO  : 'jtag frequency' command is executed.
15:53:16 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:53:16 INFO  : Context for 'APU' is selected.
15:53:16 INFO  : System reset is completed.
15:53:19 INFO  : 'after 3000' command is executed.
15:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:53:20 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:53:20 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : 'ps7_init' command is executed.
15:53:22 INFO  : 'ps7_post_config' command is executed.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:22 INFO  : Memory regions updated for context APU
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : 'con' command is executed.
15:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:53:22 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:56:44 INFO  : Disconnected from the channel tcfchan#14.
15:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:56:45 INFO  : 'jtag frequency' command is executed.
15:56:45 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:56:45 INFO  : Context for 'APU' is selected.
15:56:45 INFO  : System reset is completed.
15:56:48 INFO  : 'after 3000' command is executed.
15:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:56:49 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:56:49 INFO  : Context for 'APU' is selected.
15:56:51 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:56:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:51 INFO  : Context for 'APU' is selected.
15:56:51 INFO  : 'ps7_init' command is executed.
15:56:51 INFO  : 'ps7_post_config' command is executed.
15:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:51 INFO  : Memory regions updated for context APU
15:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:51 INFO  : 'con' command is executed.
15:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:56:51 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
15:59:15 INFO  : Disconnected from the channel tcfchan#15.
15:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
15:59:16 INFO  : 'jtag frequency' command is executed.
15:59:16 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
15:59:16 INFO  : Context for 'APU' is selected.
15:59:16 INFO  : System reset is completed.
15:59:19 INFO  : 'after 3000' command is executed.
15:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
15:59:21 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
15:59:21 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
15:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:22 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : 'ps7_init' command is executed.
15:59:22 INFO  : 'ps7_post_config' command is executed.
15:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:23 INFO  : Memory regions updated for context APU
15:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : 'con' command is executed.
15:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

15:59:23 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:04:43 INFO  : Disconnected from the channel tcfchan#16.
16:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:04:44 INFO  : 'jtag frequency' command is executed.
16:04:44 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:04:44 INFO  : Context for 'APU' is selected.
16:04:44 INFO  : System reset is completed.
16:04:47 INFO  : 'after 3000' command is executed.
16:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:04:48 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:04:48 INFO  : Context for 'APU' is selected.
16:04:49 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:49 INFO  : Context for 'APU' is selected.
16:04:50 INFO  : 'ps7_init' command is executed.
16:04:50 INFO  : 'ps7_post_config' command is executed.
16:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:50 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:50 INFO  : Memory regions updated for context APU
16:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:50 INFO  : 'con' command is executed.
16:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:04:50 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:04:59 INFO  : Disconnected from the channel tcfchan#17.
16:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:05:00 INFO  : 'jtag frequency' command is executed.
16:05:00 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:05:00 INFO  : Context for 'APU' is selected.
16:05:00 INFO  : System reset is completed.
16:05:03 INFO  : 'after 3000' command is executed.
16:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:05:04 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:05:04 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:06 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : 'ps7_init' command is executed.
16:05:06 INFO  : 'ps7_post_config' command is executed.
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:06 INFO  : Memory regions updated for context APU
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : 'con' command is executed.
16:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:05:06 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:05:19 INFO  : Disconnected from the channel tcfchan#18.
16:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:05:20 INFO  : 'jtag frequency' command is executed.
16:05:20 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:05:20 INFO  : Context for 'APU' is selected.
16:05:20 INFO  : System reset is completed.
16:05:23 INFO  : 'after 3000' command is executed.
16:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:05:25 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:05:25 INFO  : Context for 'APU' is selected.
16:05:26 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:26 INFO  : Context for 'APU' is selected.
16:05:26 INFO  : 'ps7_init' command is executed.
16:05:26 INFO  : 'ps7_post_config' command is executed.
16:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:26 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:26 INFO  : Memory regions updated for context APU
16:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:26 INFO  : 'con' command is executed.
16:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:05:26 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:06:16 INFO  : Disconnected from the channel tcfchan#19.
16:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:06:17 INFO  : 'jtag frequency' command is executed.
16:06:17 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:06:17 INFO  : Context for 'APU' is selected.
16:06:17 INFO  : System reset is completed.
16:06:20 INFO  : 'after 3000' command is executed.
16:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:06:22 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:06:22 INFO  : Context for 'APU' is selected.
16:06:23 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:23 INFO  : Context for 'APU' is selected.
16:06:23 INFO  : 'ps7_init' command is executed.
16:06:23 INFO  : 'ps7_post_config' command is executed.
16:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:24 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:24 INFO  : Memory regions updated for context APU
16:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:24 INFO  : 'con' command is executed.
16:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:06:24 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:07:04 INFO  : Disconnected from the channel tcfchan#20.
16:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:07:06 INFO  : 'jtag frequency' command is executed.
16:07:06 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:07:06 INFO  : Context for 'APU' is selected.
16:07:06 INFO  : System reset is completed.
16:07:09 INFO  : 'after 3000' command is executed.
16:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:07:10 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:07:10 INFO  : Context for 'APU' is selected.
16:07:11 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:11 INFO  : Context for 'APU' is selected.
16:07:12 INFO  : 'ps7_init' command is executed.
16:07:12 INFO  : 'ps7_post_config' command is executed.
16:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:12 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:12 INFO  : Memory regions updated for context APU
16:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:12 INFO  : 'con' command is executed.
16:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:07:12 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:13:11 INFO  : Disconnected from the channel tcfchan#21.
16:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:13:13 INFO  : 'jtag frequency' command is executed.
16:13:13 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:13:13 INFO  : Context for 'APU' is selected.
16:13:13 INFO  : System reset is completed.
16:13:16 INFO  : 'after 3000' command is executed.
16:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:13:17 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:13:17 INFO  : Context for 'APU' is selected.
16:13:18 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:18 INFO  : Context for 'APU' is selected.
16:13:19 INFO  : 'ps7_init' command is executed.
16:13:19 INFO  : 'ps7_post_config' command is executed.
16:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:19 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:19 INFO  : Memory regions updated for context APU
16:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:19 INFO  : 'con' command is executed.
16:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:13:19 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:14:52 INFO  : Disconnected from the channel tcfchan#22.
16:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:14:53 INFO  : 'jtag frequency' command is executed.
16:14:53 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:14:53 INFO  : Context for 'APU' is selected.
16:14:53 INFO  : System reset is completed.
16:14:56 INFO  : 'after 3000' command is executed.
16:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:14:57 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:14:57 INFO  : Context for 'APU' is selected.
16:14:58 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:58 INFO  : Context for 'APU' is selected.
16:14:59 INFO  : 'ps7_init' command is executed.
16:14:59 INFO  : 'ps7_post_config' command is executed.
16:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:59 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:59 INFO  : Memory regions updated for context APU
16:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:59 INFO  : 'con' command is executed.
16:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:14:59 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:15:37 INFO  : Disconnected from the channel tcfchan#23.
16:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:15:38 INFO  : 'jtag frequency' command is executed.
16:15:38 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:15:38 INFO  : Context for 'APU' is selected.
16:15:38 INFO  : System reset is completed.
16:15:41 INFO  : 'after 3000' command is executed.
16:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:15:42 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:15:42 INFO  : Context for 'APU' is selected.
16:15:43 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:43 INFO  : Context for 'APU' is selected.
16:15:44 INFO  : 'ps7_init' command is executed.
16:15:44 INFO  : 'ps7_post_config' command is executed.
16:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:44 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:44 INFO  : Memory regions updated for context APU
16:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:44 INFO  : 'con' command is executed.
16:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:15:44 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:26:56 INFO  : Disconnected from the channel tcfchan#24.
16:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:26:57 INFO  : 'jtag frequency' command is executed.
16:26:57 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:26:57 INFO  : Context for 'APU' is selected.
16:26:57 INFO  : System reset is completed.
16:27:00 INFO  : 'after 3000' command is executed.
16:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:27:02 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:27:02 INFO  : Context for 'APU' is selected.
16:27:03 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:03 INFO  : Context for 'APU' is selected.
16:27:03 INFO  : 'ps7_init' command is executed.
16:27:03 INFO  : 'ps7_post_config' command is executed.
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:03 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:04 INFO  : Memory regions updated for context APU
16:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:04 INFO  : 'con' command is executed.
16:27:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:27:04 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:30:11 INFO  : Disconnected from the channel tcfchan#25.
16:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:30:13 INFO  : 'jtag frequency' command is executed.
16:30:13 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:30:13 INFO  : Context for 'APU' is selected.
16:30:13 INFO  : System reset is completed.
16:30:16 INFO  : 'after 3000' command is executed.
16:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:30:17 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:30:17 INFO  : Context for 'APU' is selected.
16:30:18 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:18 INFO  : Context for 'APU' is selected.
16:30:19 INFO  : 'ps7_init' command is executed.
16:30:19 INFO  : 'ps7_post_config' command is executed.
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:19 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:19 INFO  : Memory regions updated for context APU
16:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:19 INFO  : 'con' command is executed.
16:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:30:19 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:33:13 INFO  : Disconnected from the channel tcfchan#26.
16:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:33:15 INFO  : 'jtag frequency' command is executed.
16:33:15 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:33:15 INFO  : Context for 'APU' is selected.
16:33:15 INFO  : System reset is completed.
16:33:18 INFO  : 'after 3000' command is executed.
16:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:33:19 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:33:19 INFO  : Context for 'APU' is selected.
16:33:20 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:20 INFO  : Context for 'APU' is selected.
16:33:21 INFO  : 'ps7_init' command is executed.
16:33:21 INFO  : 'ps7_post_config' command is executed.
16:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:21 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:21 INFO  : Memory regions updated for context APU
16:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:21 INFO  : 'con' command is executed.
16:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:33:21 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:41:34 INFO  : Disconnected from the channel tcfchan#27.
16:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:41:36 INFO  : 'jtag frequency' command is executed.
16:41:36 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:41:36 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : System reset is completed.
16:41:39 INFO  : 'after 3000' command is executed.
16:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:41:40 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:41:40 INFO  : Context for 'APU' is selected.
16:41:41 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:41:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:41 INFO  : Context for 'APU' is selected.
16:41:42 INFO  : 'ps7_init' command is executed.
16:41:42 INFO  : 'ps7_post_config' command is executed.
16:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:42 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:42 INFO  : Memory regions updated for context APU
16:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:42 INFO  : 'con' command is executed.
16:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:41:42 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:43:02 INFO  : Disconnected from the channel tcfchan#28.
16:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:43:03 INFO  : 'jtag frequency' command is executed.
16:43:03 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:43:03 INFO  : Context for 'APU' is selected.
16:43:03 INFO  : System reset is completed.
16:43:06 INFO  : 'after 3000' command is executed.
16:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:43:07 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:43:07 INFO  : Context for 'APU' is selected.
16:43:09 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:09 INFO  : Context for 'APU' is selected.
16:43:09 INFO  : 'ps7_init' command is executed.
16:43:09 INFO  : 'ps7_post_config' command is executed.
16:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:09 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:09 INFO  : Memory regions updated for context APU
16:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:09 INFO  : 'con' command is executed.
16:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:43:09 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:53:33 INFO  : Disconnected from the channel tcfchan#29.
16:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:53:34 INFO  : 'jtag frequency' command is executed.
16:53:34 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:53:34 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : System reset is completed.
16:53:37 INFO  : 'after 3000' command is executed.
16:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:53:38 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:53:38 INFO  : Context for 'APU' is selected.
16:53:40 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:40 INFO  : Context for 'APU' is selected.
16:53:40 INFO  : 'ps7_init' command is executed.
16:53:40 INFO  : 'ps7_post_config' command is executed.
16:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:40 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:40 INFO  : Memory regions updated for context APU
16:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:40 INFO  : 'con' command is executed.
16:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:53:40 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:55:41 INFO  : Disconnected from the channel tcfchan#30.
16:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:55:42 INFO  : 'jtag frequency' command is executed.
16:55:42 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:55:42 INFO  : Context for 'APU' is selected.
16:55:42 INFO  : System reset is completed.
16:55:45 INFO  : 'after 3000' command is executed.
16:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:55:47 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:55:47 INFO  : Context for 'APU' is selected.
16:55:48 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:48 INFO  : Context for 'APU' is selected.
16:55:48 INFO  : 'ps7_init' command is executed.
16:55:48 INFO  : 'ps7_post_config' command is executed.
16:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:48 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:48 INFO  : Memory regions updated for context APU
16:55:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:49 INFO  : 'con' command is executed.
16:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:55:49 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:56:46 INFO  : Disconnected from the channel tcfchan#31.
16:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:56:47 INFO  : 'jtag frequency' command is executed.
16:56:47 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:56:47 INFO  : Context for 'APU' is selected.
16:56:48 INFO  : System reset is completed.
16:56:51 INFO  : 'after 3000' command is executed.
16:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:56:52 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:56:52 INFO  : Context for 'APU' is selected.
16:56:53 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:53 INFO  : Context for 'APU' is selected.
16:56:54 INFO  : 'ps7_init' command is executed.
16:56:54 INFO  : 'ps7_post_config' command is executed.
16:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:54 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:54 INFO  : Memory regions updated for context APU
16:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:54 INFO  : 'con' command is executed.
16:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:56:54 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
16:56:57 INFO  : Disconnected from the channel tcfchan#32.
16:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
16:56:58 INFO  : 'jtag frequency' command is executed.
16:56:58 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
16:56:58 INFO  : Context for 'APU' is selected.
16:56:58 INFO  : System reset is completed.
16:57:01 INFO  : 'after 3000' command is executed.
16:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
16:57:02 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
16:57:02 INFO  : Context for 'APU' is selected.
16:57:04 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
16:57:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:04 INFO  : Context for 'APU' is selected.
16:57:04 INFO  : 'ps7_init' command is executed.
16:57:04 INFO  : 'ps7_post_config' command is executed.
16:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:04 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:04 INFO  : Memory regions updated for context APU
16:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:04 INFO  : 'con' command is executed.
16:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

16:57:04 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:01:44 INFO  : Disconnected from the channel tcfchan#33.
17:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:01:45 INFO  : 'jtag frequency' command is executed.
17:01:45 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:01:45 INFO  : Context for 'APU' is selected.
17:01:45 INFO  : System reset is completed.
17:01:48 INFO  : 'after 3000' command is executed.
17:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:01:49 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:01:49 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:51 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : 'ps7_init' command is executed.
17:01:51 INFO  : 'ps7_post_config' command is executed.
17:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:51 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:51 INFO  : Memory regions updated for context APU
17:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:51 INFO  : 'con' command is executed.
17:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:01:51 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:06:09 INFO  : Disconnected from the channel tcfchan#34.
17:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:06:10 INFO  : 'jtag frequency' command is executed.
17:06:10 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:06:10 INFO  : Context for 'APU' is selected.
17:06:10 INFO  : System reset is completed.
17:06:13 INFO  : 'after 3000' command is executed.
17:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:06:14 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:06:14 INFO  : Context for 'APU' is selected.
17:06:16 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:16 INFO  : Context for 'APU' is selected.
17:06:16 INFO  : 'ps7_init' command is executed.
17:06:16 INFO  : 'ps7_post_config' command is executed.
17:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:16 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:16 INFO  : Memory regions updated for context APU
17:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:16 INFO  : 'con' command is executed.
17:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:06:16 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:16:55 INFO  : Disconnected from the channel tcfchan#35.
17:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:16:56 INFO  : 'jtag frequency' command is executed.
17:16:56 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:16:56 INFO  : Context for 'APU' is selected.
17:16:56 INFO  : System reset is completed.
17:16:59 INFO  : 'after 3000' command is executed.
17:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:17:00 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:17:01 INFO  : Context for 'APU' is selected.
17:17:02 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:02 INFO  : Context for 'APU' is selected.
17:17:02 INFO  : 'ps7_init' command is executed.
17:17:02 INFO  : 'ps7_post_config' command is executed.
17:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:02 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:02 INFO  : Memory regions updated for context APU
17:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:02 INFO  : 'con' command is executed.
17:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:17:02 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:22:05 INFO  : Disconnected from the channel tcfchan#36.
17:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:22:06 INFO  : 'jtag frequency' command is executed.
17:22:06 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:22:06 INFO  : Context for 'APU' is selected.
17:22:07 INFO  : System reset is completed.
17:22:10 INFO  : 'after 3000' command is executed.
17:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:22:11 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:22:11 INFO  : Context for 'APU' is selected.
17:22:12 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:12 INFO  : Context for 'APU' is selected.
17:22:13 INFO  : 'ps7_init' command is executed.
17:22:13 INFO  : 'ps7_post_config' command is executed.
17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:13 INFO  : Memory regions updated for context APU
17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : 'con' command is executed.
17:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:22:13 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:52:26 INFO  : Disconnected from the channel tcfchan#37.
17:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:52:27 INFO  : 'jtag frequency' command is executed.
17:52:27 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:52:27 INFO  : Context for 'APU' is selected.
17:52:27 INFO  : System reset is completed.
17:52:30 INFO  : 'after 3000' command is executed.
17:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:52:32 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:52:32 INFO  : Context for 'APU' is selected.
17:52:33 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:33 INFO  : Context for 'APU' is selected.
17:52:34 INFO  : 'ps7_init' command is executed.
17:52:34 INFO  : 'ps7_post_config' command is executed.
17:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:34 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:34 INFO  : Memory regions updated for context APU
17:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:34 INFO  : 'con' command is executed.
17:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:52:34 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:53:31 INFO  : Disconnected from the channel tcfchan#38.
17:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:53:32 INFO  : 'jtag frequency' command is executed.
17:53:32 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:53:32 INFO  : Context for 'APU' is selected.
17:53:32 INFO  : System reset is completed.
17:53:35 INFO  : 'after 3000' command is executed.
17:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:53:37 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:53:37 INFO  : Context for 'APU' is selected.
17:53:38 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:38 INFO  : Context for 'APU' is selected.
17:53:38 INFO  : 'ps7_init' command is executed.
17:53:38 INFO  : 'ps7_post_config' command is executed.
17:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:39 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:39 INFO  : Memory regions updated for context APU
17:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:39 INFO  : 'con' command is executed.
17:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:53:39 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:54:22 INFO  : Disconnected from the channel tcfchan#39.
17:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:54:23 INFO  : 'jtag frequency' command is executed.
17:54:23 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:54:23 INFO  : Context for 'APU' is selected.
17:54:23 INFO  : System reset is completed.
17:54:26 INFO  : 'after 3000' command is executed.
17:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:54:28 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:54:28 INFO  : Context for 'APU' is selected.
17:54:29 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:29 INFO  : Context for 'APU' is selected.
17:54:29 INFO  : 'ps7_init' command is executed.
17:54:29 INFO  : 'ps7_post_config' command is executed.
17:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:30 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:30 INFO  : Memory regions updated for context APU
17:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:30 INFO  : 'con' command is executed.
17:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:54:30 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
17:56:30 INFO  : Disconnected from the channel tcfchan#40.
17:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
17:56:31 INFO  : 'jtag frequency' command is executed.
17:56:31 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
17:56:31 INFO  : Context for 'APU' is selected.
17:56:31 INFO  : System reset is completed.
17:56:34 INFO  : 'after 3000' command is executed.
17:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
17:56:35 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
17:56:35 INFO  : Context for 'APU' is selected.
17:56:37 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
17:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:37 INFO  : Context for 'APU' is selected.
17:56:37 INFO  : 'ps7_init' command is executed.
17:56:37 INFO  : 'ps7_post_config' command is executed.
17:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:37 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:37 INFO  : Memory regions updated for context APU
17:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:37 INFO  : 'con' command is executed.
17:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

17:56:37 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:35:56 INFO  : Disconnected from the channel tcfchan#41.
18:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:35:57 INFO  : 'jtag frequency' command is executed.
18:35:57 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : System reset is completed.
18:36:00 INFO  : 'after 3000' command is executed.
18:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:36:02 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:36:02 INFO  : Context for 'APU' is selected.
18:36:03 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:03 INFO  : Context for 'APU' is selected.
18:36:03 INFO  : 'ps7_init' command is executed.
18:36:03 INFO  : 'ps7_post_config' command is executed.
18:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:04 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:04 INFO  : Memory regions updated for context APU
18:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:04 INFO  : 'con' command is executed.
18:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:36:04 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:45:16 INFO  : Disconnected from the channel tcfchan#42.
18:45:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:45:17 INFO  : 'jtag frequency' command is executed.
18:45:17 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:45:17 INFO  : Context for 'APU' is selected.
18:45:17 INFO  : System reset is completed.
18:45:20 INFO  : 'after 3000' command is executed.
18:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:45:21 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:45:21 INFO  : Context for 'APU' is selected.
18:45:23 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:23 INFO  : Context for 'APU' is selected.
18:45:23 INFO  : 'ps7_init' command is executed.
18:45:23 INFO  : 'ps7_post_config' command is executed.
18:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:23 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:23 INFO  : Memory regions updated for context APU
18:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:23 INFO  : 'con' command is executed.
18:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:45:23 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:45:45 INFO  : Disconnected from the channel tcfchan#43.
18:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:45:46 INFO  : 'jtag frequency' command is executed.
18:45:46 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:45:46 INFO  : Context for 'APU' is selected.
18:45:46 INFO  : System reset is completed.
18:45:49 INFO  : 'after 3000' command is executed.
18:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:45:51 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:45:51 INFO  : Context for 'APU' is selected.
18:45:52 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:52 INFO  : Context for 'APU' is selected.
18:45:52 INFO  : 'ps7_init' command is executed.
18:45:52 INFO  : 'ps7_post_config' command is executed.
18:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:52 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:53 INFO  : Memory regions updated for context APU
18:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:53 INFO  : 'con' command is executed.
18:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:45:53 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:46:24 INFO  : Disconnected from the channel tcfchan#44.
18:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:46:25 INFO  : 'jtag frequency' command is executed.
18:46:25 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:46:25 INFO  : Context for 'APU' is selected.
18:46:26 INFO  : System reset is completed.
18:46:29 INFO  : 'after 3000' command is executed.
18:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:46:30 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:46:30 INFO  : Context for 'APU' is selected.
18:46:31 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:31 INFO  : Context for 'APU' is selected.
18:46:32 INFO  : 'ps7_init' command is executed.
18:46:32 INFO  : 'ps7_post_config' command is executed.
18:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:32 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:32 INFO  : Memory regions updated for context APU
18:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:32 INFO  : 'con' command is executed.
18:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:46:32 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:48:53 INFO  : Disconnected from the channel tcfchan#45.
18:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:48:54 INFO  : 'jtag frequency' command is executed.
18:48:54 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:48:54 INFO  : Context for 'APU' is selected.
18:48:54 INFO  : System reset is completed.
18:48:57 INFO  : 'after 3000' command is executed.
18:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:48:58 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:48:58 INFO  : Context for 'APU' is selected.
18:49:00 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:00 INFO  : Context for 'APU' is selected.
18:49:00 INFO  : 'ps7_init' command is executed.
18:49:00 INFO  : 'ps7_post_config' command is executed.
18:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:00 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:00 INFO  : Memory regions updated for context APU
18:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:00 INFO  : 'con' command is executed.
18:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:49:00 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:49:23 INFO  : Disconnected from the channel tcfchan#46.
18:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:49:24 INFO  : 'jtag frequency' command is executed.
18:49:24 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:49:24 INFO  : Context for 'APU' is selected.
18:49:24 INFO  : System reset is completed.
18:49:27 INFO  : 'after 3000' command is executed.
18:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:49:28 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:49:28 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : 'ps7_init' command is executed.
18:49:30 INFO  : 'ps7_post_config' command is executed.
18:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:30 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:30 INFO  : Memory regions updated for context APU
18:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:30 INFO  : 'con' command is executed.
18:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:49:30 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:51:33 INFO  : Disconnected from the channel tcfchan#47.
18:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:51:34 INFO  : 'jtag frequency' command is executed.
18:51:34 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:51:34 INFO  : Context for 'APU' is selected.
18:51:34 INFO  : System reset is completed.
18:51:37 INFO  : 'after 3000' command is executed.
18:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:51:38 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:51:38 INFO  : Context for 'APU' is selected.
18:51:40 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:40 INFO  : Context for 'APU' is selected.
18:51:40 INFO  : 'ps7_init' command is executed.
18:51:40 INFO  : 'ps7_post_config' command is executed.
18:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:40 INFO  : Memory regions updated for context APU
18:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:40 INFO  : 'con' command is executed.
18:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:51:40 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:52:02 INFO  : Disconnected from the channel tcfchan#48.
18:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:52:03 INFO  : 'jtag frequency' command is executed.
18:52:03 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:52:03 INFO  : Context for 'APU' is selected.
18:52:03 INFO  : System reset is completed.
18:52:06 INFO  : 'after 3000' command is executed.
18:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:52:08 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:52:08 INFO  : Context for 'APU' is selected.
18:52:09 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:09 INFO  : Context for 'APU' is selected.
18:52:10 INFO  : 'ps7_init' command is executed.
18:52:10 INFO  : 'ps7_post_config' command is executed.
18:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:10 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:10 INFO  : Memory regions updated for context APU
18:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:10 INFO  : 'con' command is executed.
18:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:52:10 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:53:55 INFO  : Disconnected from the channel tcfchan#49.
18:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
18:53:56 INFO  : 'jtag frequency' command is executed.
18:53:56 INFO  : Sourcing of 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
18:53:56 INFO  : Context for 'APU' is selected.
18:53:56 INFO  : System reset is completed.
18:53:59 INFO  : 'after 3000' command is executed.
18:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
18:54:00 INFO  : FPGA configured successfully with bitstream "D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
18:54:00 INFO  : Context for 'APU' is selected.
18:54:02 INFO  : Hardware design information is loaded from 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
18:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:02 INFO  : Context for 'APU' is selected.
18:54:02 INFO  : 'ps7_init' command is executed.
18:54:02 INFO  : 'ps7_post_config' command is executed.
18:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:02 INFO  : The application 'D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow D:/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:02 INFO  : Memory regions updated for context APU
18:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:02 INFO  : 'con' command is executed.
18:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

18:54:02 INFO  : Launch script is exported to file 'D:\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\debugtarget.tcl'
18:54:23 INFO  : Disconnected from the channel tcfchan#50.
17:34:50 INFO  : Registering command handlers for SDK TCF services
17:34:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra's PC\Desktop\Github\zynqBSP\zynqBSP\sdk\temp_xsdb_launch_script.tcl
17:34:52 ERROR : (XSDB Server)couldn't read file "C:\Users\bugra's": no such file or directory

17:35:30 INFO  : Registering command handlers for SDK TCF services
17:35:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra's PC\Desktop\Github\zynqBSP\zynqBSP\sdk\temp_xsdb_launch_script.tcl
17:35:46 INFO  : Registering command handlers for SDK TCF services
17:35:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra's PC\Desktop\Github\zynqBSP\zynqBSP\sdk\temp_xsdb_launch_script.tcl
17:35:48 ERROR : (XSDB Server)couldn't read file "C:\Users\bugra's": no such file or directory

17:36:42 INFO  : Registering command handlers for SDK TCF services
17:36:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra's PC\Desktop\Github\zynqBSP\zynqBSP\sdk\temp_xsdb_launch_script.tcl
17:36:45 ERROR : (XSDB Server)couldn't read file "C:\Users\bugra's": no such file or directory

21:44:34 INFO  : Registering command handlers for SDK TCF services
21:44:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\temp_xsdb_launch_script.tcl
21:44:37 INFO  : XSCT server has started successfully.
21:44:37 INFO  : Successfully done setting XSCT server connection channel  
21:44:37 INFO  : Successfully done setting SDK workspace  
21:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
21:58:52 INFO  : 'jtag frequency' command is executed.
21:58:52 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
21:58:52 INFO  : Context for 'APU' is selected.
21:58:52 INFO  : System reset is completed.
21:58:55 INFO  : 'after 3000' command is executed.
21:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
21:58:57 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
21:58:57 INFO  : Context for 'APU' is selected.
21:58:57 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
21:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:57 INFO  : Context for 'APU' is selected.
21:58:57 INFO  : 'ps7_init' command is executed.
21:58:57 INFO  : 'ps7_post_config' command is executed.
21:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:57 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:57 INFO  : Memory regions updated for context APU
21:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:57 INFO  : 'con' command is executed.
21:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

21:58:57 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
21:59:16 INFO  : Disconnected from the channel tcfchan#1.
21:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
21:59:17 INFO  : 'jtag frequency' command is executed.
21:59:17 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
21:59:17 INFO  : Context for 'APU' is selected.
21:59:17 INFO  : System reset is completed.
21:59:20 INFO  : 'after 3000' command is executed.
21:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
21:59:21 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
21:59:22 INFO  : Context for 'APU' is selected.
21:59:23 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
21:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:23 INFO  : Context for 'APU' is selected.
21:59:23 INFO  : 'ps7_init' command is executed.
21:59:23 INFO  : 'ps7_post_config' command is executed.
21:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:23 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:23 INFO  : Memory regions updated for context APU
21:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:23 INFO  : 'con' command is executed.
21:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

21:59:23 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:00:58 INFO  : Disconnected from the channel tcfchan#2.
22:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:00:59 INFO  : 'jtag frequency' command is executed.
22:00:59 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:00:59 INFO  : Context for 'APU' is selected.
22:00:59 INFO  : System reset is completed.
22:01:02 INFO  : 'after 3000' command is executed.
22:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:01:04 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:01:04 INFO  : Context for 'APU' is selected.
22:01:05 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:05 INFO  : Context for 'APU' is selected.
22:01:05 INFO  : 'ps7_init' command is executed.
22:01:05 INFO  : 'ps7_post_config' command is executed.
22:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:05 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:06 INFO  : Memory regions updated for context APU
22:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:06 INFO  : 'con' command is executed.
22:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:01:06 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:03:06 INFO  : Disconnected from the channel tcfchan#3.
22:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:05:08 INFO  : 'jtag frequency' command is executed.
22:05:08 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:05:08 INFO  : Context for 'APU' is selected.
22:05:08 INFO  : System reset is completed.
22:05:11 INFO  : 'after 3000' command is executed.
22:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:05:13 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:05:13 INFO  : Context for 'APU' is selected.
22:05:14 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:14 INFO  : Context for 'APU' is selected.
22:05:14 INFO  : 'ps7_init' command is executed.
22:05:14 INFO  : 'ps7_post_config' command is executed.
22:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:14 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:15 INFO  : Memory regions updated for context APU
22:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:15 INFO  : 'con' command is executed.
22:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:05:15 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:05:22 INFO  : Disconnected from the channel tcfchan#4.
22:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:05:23 INFO  : 'jtag frequency' command is executed.
22:05:23 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:05:23 INFO  : Context for 'APU' is selected.
22:05:24 INFO  : System reset is completed.
22:05:27 INFO  : 'after 3000' command is executed.
22:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:05:28 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:05:28 INFO  : Context for 'APU' is selected.
22:05:29 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:29 INFO  : Context for 'APU' is selected.
22:05:29 INFO  : 'ps7_init' command is executed.
22:05:29 INFO  : 'ps7_post_config' command is executed.
22:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:30 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:30 INFO  : Memory regions updated for context APU
22:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:30 INFO  : 'con' command is executed.
22:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:05:30 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:50:24 INFO  : Disconnected from the channel tcfchan#5.
22:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:50:25 INFO  : 'jtag frequency' command is executed.
22:50:25 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:50:26 INFO  : Context for 'APU' is selected.
22:50:26 INFO  : System reset is completed.
22:50:29 INFO  : 'after 3000' command is executed.
22:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:50:30 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:50:30 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : 'ps7_init' command is executed.
22:50:32 INFO  : 'ps7_post_config' command is executed.
22:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:32 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:32 INFO  : Memory regions updated for context APU
22:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:32 INFO  : 'con' command is executed.
22:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:50:32 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:51:16 INFO  : Disconnected from the channel tcfchan#6.
22:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:51:17 INFO  : 'jtag frequency' command is executed.
22:51:17 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:51:17 INFO  : Context for 'APU' is selected.
22:51:17 INFO  : System reset is completed.
22:51:20 INFO  : 'after 3000' command is executed.
22:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:51:22 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:51:22 INFO  : Context for 'APU' is selected.
22:51:23 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:23 INFO  : Context for 'APU' is selected.
22:51:23 INFO  : 'ps7_init' command is executed.
22:51:23 INFO  : 'ps7_post_config' command is executed.
22:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:23 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:23 INFO  : Memory regions updated for context APU
22:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:23 INFO  : 'con' command is executed.
22:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:51:23 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:52:41 INFO  : Disconnected from the channel tcfchan#7.
22:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
22:52:42 INFO  : 'jtag frequency' command is executed.
22:52:42 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
22:52:42 INFO  : Context for 'APU' is selected.
22:52:42 INFO  : System reset is completed.
22:52:45 INFO  : 'after 3000' command is executed.
22:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
22:52:47 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
22:52:47 INFO  : Context for 'APU' is selected.
22:52:48 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
22:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:48 INFO  : Context for 'APU' is selected.
22:52:48 INFO  : 'ps7_init' command is executed.
22:52:48 INFO  : 'ps7_post_config' command is executed.
22:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:48 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:48 INFO  : Memory regions updated for context APU
22:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:48 INFO  : 'con' command is executed.
22:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

22:52:48 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
22:55:51 INFO  : Example project BaseProject_bsp_xuartps_intr_example_1 has been created successfully.
23:43:56 INFO  : Disconnected from the channel tcfchan#8.
23:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
23:43:57 INFO  : 'jtag frequency' command is executed.
23:43:57 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
23:43:57 INFO  : Context for 'APU' is selected.
23:43:57 INFO  : System reset is completed.
23:44:00 INFO  : 'after 3000' command is executed.
23:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
23:44:01 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
23:44:02 INFO  : Context for 'APU' is selected.
23:44:03 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
23:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:03 INFO  : Context for 'APU' is selected.
23:44:03 INFO  : 'ps7_init' command is executed.
23:44:03 INFO  : 'ps7_post_config' command is executed.
23:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:03 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:03 INFO  : Memory regions updated for context APU
23:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:03 INFO  : 'con' command is executed.
23:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

23:44:03 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
23:44:55 INFO  : Disconnected from the channel tcfchan#9.
23:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
23:44:56 INFO  : 'jtag frequency' command is executed.
23:44:56 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
23:44:56 INFO  : Context for 'APU' is selected.
23:44:56 INFO  : System reset is completed.
23:45:00 INFO  : 'after 3000' command is executed.
23:45:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
23:45:01 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
23:45:01 INFO  : Context for 'APU' is selected.
23:45:02 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
23:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:02 INFO  : Context for 'APU' is selected.
23:45:03 INFO  : 'ps7_init' command is executed.
23:45:03 INFO  : 'ps7_post_config' command is executed.
23:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:03 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:03 INFO  : Memory regions updated for context APU
23:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:03 INFO  : 'con' command is executed.
23:45:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

23:45:03 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
23:46:20 INFO  : Disconnected from the channel tcfchan#10.
23:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
23:46:21 INFO  : 'jtag frequency' command is executed.
23:46:21 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
23:46:21 INFO  : Context for 'APU' is selected.
23:46:21 INFO  : System reset is completed.
23:46:24 INFO  : 'after 3000' command is executed.
23:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
23:46:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
23:46:25 INFO  : Context for 'APU' is selected.
23:46:27 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
23:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:27 INFO  : Context for 'APU' is selected.
23:46:27 INFO  : 'ps7_init' command is executed.
23:46:27 INFO  : 'ps7_post_config' command is executed.
23:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:27 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:27 INFO  : Memory regions updated for context APU
23:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:27 INFO  : 'con' command is executed.
23:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

23:46:27 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
23:48:03 INFO  : Disconnected from the channel tcfchan#11.
23:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
23:48:04 INFO  : 'jtag frequency' command is executed.
23:48:04 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
23:48:04 INFO  : Context for 'APU' is selected.
23:48:04 INFO  : System reset is completed.
23:48:07 INFO  : 'after 3000' command is executed.
23:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
23:48:09 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
23:48:09 INFO  : Context for 'APU' is selected.
23:48:10 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
23:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:10 INFO  : Context for 'APU' is selected.
23:48:10 INFO  : 'ps7_init' command is executed.
23:48:10 INFO  : 'ps7_post_config' command is executed.
23:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:10 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:10 INFO  : Memory regions updated for context APU
23:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:10 INFO  : 'con' command is executed.
23:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

23:48:10 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
23:48:43 INFO  : Disconnected from the channel tcfchan#12.
23:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B3FB7BA' is selected.
23:48:44 INFO  : 'jtag frequency' command is executed.
23:48:44 INFO  : Sourcing of 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl' is done.
23:48:44 INFO  : Context for 'APU' is selected.
23:48:44 INFO  : System reset is completed.
23:48:47 INFO  : 'after 3000' command is executed.
23:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1' command is executed.
23:48:48 INFO  : FPGA configured successfully with bitstream "C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit"
23:48:48 INFO  : Context for 'APU' is selected.
23:48:50 INFO  : Hardware design information is loaded from 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf'.
23:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:50 INFO  : Context for 'APU' is selected.
23:48:50 INFO  : 'ps7_init' command is executed.
23:48:50 INFO  : 'ps7_post_config' command is executed.
23:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:50 INFO  : The application 'C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA" && level==0} -index 1
fpga -file C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/BaseDesign_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
loadhw -hw C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/ZyboBase/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
dow C:/Users/bugra.erbas/Desktop/GITHUB/zynqBSP/zynq7SeriesBSP/sdk/Uart_Driver/Debug/Uart_Driver.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:50 INFO  : Memory regions updated for context APU
23:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:50 INFO  : 'con' command is executed.
23:48:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B3FB7BA"} -index 0
con
----------------End of Script----------------

23:48:50 INFO  : Launch script is exported to file 'C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_driver.elf_on_local.tcl'
23:50:54 INFO  : Disconnected from the channel tcfchan#13.
13:32:39 INFO  : Registering command handlers for SDK TCF services
13:32:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bugra.erbas\Desktop\GITHUB\zynqBSP\zynq7SeriesBSP\sdk\temp_xsdb_launch_script.tcl
13:32:42 INFO  : XSCT server has started successfully.
13:32:44 INFO  : Successfully done setting XSCT server connection channel  
13:32:44 INFO  : Successfully done setting SDK workspace  
