INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:07:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.029ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.137ns (33.532%)  route 4.236ns (66.468%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2267, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X23Y153        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.437     1.161    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X23Y154        LUT5 (Prop_lut5_I0_O)        0.043     1.204 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.204    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.461 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.461    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.510 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.510    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.614 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/O[0]
                         net (fo=64, routed)          0.678     2.293    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_7
    SLICE_X21Y171        LUT4 (Prop_lut4_I2_O)        0.120     2.413 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_51/O
                         net (fo=1, routed)           0.408     2.821    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_51_n_0
    SLICE_X21Y169        LUT6 (Prop_lut6_I5_O)        0.043     2.864 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_33/O
                         net (fo=1, routed)           0.380     3.244    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_33_n_0
    SLICE_X21Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.287 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_12/O
                         net (fo=9, routed)           0.559     3.846    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X20Y161        LUT6 (Prop_lut6_I4_O)        0.043     3.889 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.300     4.189    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X22Y159        LUT3 (Prop_lut3_I1_O)        0.043     4.232 r  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.335     4.567    load1/data_tehb/control/ltOp_carry
    SLICE_X21Y159        LUT6 (Prop_lut6_I3_O)        0.043     4.610 r  load1/data_tehb/control/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     4.610    addf0/operator/S[3]
    SLICE_X21Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.797 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    addf0/operator/ltOp_carry_n_0
    SLICE_X21Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.846 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.846    addf0/operator/ltOp_carry__0_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.895 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.895    addf0/operator/ltOp_carry__1_n_0
    SLICE_X21Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.944 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.944    addf0/operator/ltOp_carry__2_n_0
    SLICE_X21Y163        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.071 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.253     5.324    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X20Y163        LUT2 (Prop_lut2_I0_O)        0.134     5.458 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.458    addf0/operator/ps_c1_reg[3][0]
    SLICE_X20Y163        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.680 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.680    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.832 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.452     6.284    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.121     6.405 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.120     6.525    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X20Y165        LUT3 (Prop_lut3_I1_O)        0.043     6.568 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.313     6.881    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y166        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2267, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y166        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X23Y166        FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                 -2.029    




