// Seed: 4126985844
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_7 id_3 (
      .id_0(1),
      .id_1(1'b0)
  );
  logic id_4;
  always begin
    wait (id_3);
  end
  logic id_5;
  logic id_6;
endmodule
`timescale 1ps / 1ps
