

================================================================
== Vitis HLS Report for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'
================================================================
* Date:           Thu Aug 15 17:58:35 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|     168|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     168|     203|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |removed_V_2_fu_170_p2  |         +|   0|  0|  23|          16|           1|
    |addr_cmp_fu_187_p2     |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1069_fu_155_p2  |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1081_fu_176_p2  |      icmp|   0|  0|  20|          32|          32|
    |current_V_4_fu_216_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 103|         130|         117|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_3  |  14|          3|   16|         48|
    |current_V_1_fu_60             |   9|          2|   16|         32|
    |removed_V_fu_56               |   9|          2|   16|         32|
    |reuse_addr_reg_fu_48          |   9|          2|   64|        128|
    |reuse_reg_fu_52               |   9|          2|   16|         32|
    |state_buffer_free_head_V_o    |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 100|         22|  148|        313|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_300                      |   1|   0|    1|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |current_V_1_fu_60                     |  16|   0|   16|          0|
    |current_V_3_reg_261                   |  16|   0|   16|          0|
    |icmp_ln1069_reg_271                   |   1|   0|    1|          0|
    |removed_V_fu_56                       |  16|   0|   16|          0|
    |reuse_addr_reg_fu_48                  |  64|   0|   64|          0|
    |reuse_reg_fu_52                       |  16|   0|   16|          0|
    |reuse_reg_load_reg_295                |  16|   0|   16|          0|
    |state_buffer_lp_heads_V_addr_reg_266  |   1|   0|    1|          0|
    |zext_ln587_reg_275                    |  16|   0|   64|         48|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 168|   0|  216|         48|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1|  return value|
|current_V                                 |   in|   16|     ap_none|                                      current_V|        scalar|
|zext_ln587_5                              |   in|    1|     ap_none|                                   zext_ln587_5|        scalar|
|tmp_to_time_V                             |   in|   32|     ap_none|                                  tmp_to_time_V|        scalar|
|removed_V_out                             |  out|   16|      ap_vld|                                  removed_V_out|       pointer|
|removed_V_out_ap_vld                      |  out|    1|      ap_vld|                                  removed_V_out|       pointer|
|state_buffer_buffer_next_V_address0       |  out|    7|   ap_memory|                     state_buffer_buffer_next_V|         array|
|state_buffer_buffer_next_V_ce0            |  out|    1|   ap_memory|                     state_buffer_buffer_next_V|         array|
|state_buffer_buffer_next_V_we0            |  out|    1|   ap_memory|                     state_buffer_buffer_next_V|         array|
|state_buffer_buffer_next_V_d0             |  out|   16|   ap_memory|                     state_buffer_buffer_next_V|         array|
|state_buffer_buffer_next_V_q0             |   in|   16|   ap_memory|                     state_buffer_buffer_next_V|         array|
|state_buffer_lp_heads_V_address0          |  out|    1|   ap_memory|                        state_buffer_lp_heads_V|         array|
|state_buffer_lp_heads_V_ce0               |  out|    1|   ap_memory|                        state_buffer_lp_heads_V|         array|
|state_buffer_lp_heads_V_we0               |  out|    1|   ap_memory|                        state_buffer_lp_heads_V|         array|
|state_buffer_lp_heads_V_d0                |  out|   16|   ap_memory|                        state_buffer_lp_heads_V|         array|
|state_buffer_free_head_V_i                |   in|   16|     ap_ovld|                       state_buffer_free_head_V|       pointer|
|state_buffer_free_head_V_o                |  out|   16|     ap_ovld|                       state_buffer_free_head_V|       pointer|
|state_buffer_free_head_V_o_ap_vld         |  out|    1|     ap_ovld|                       state_buffer_free_head_V|       pointer|
|state_buffer_buffer_state_lvt_V_address0  |  out|    7|   ap_memory|                state_buffer_buffer_state_lvt_V|         array|
|state_buffer_buffer_state_lvt_V_ce0       |  out|    1|   ap_memory|                state_buffer_buffer_state_lvt_V|         array|
|state_buffer_buffer_state_lvt_V_q0        |   in|   32|   ap_memory|                state_buffer_buffer_state_lvt_V|         array|
+------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

