#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 16 15:01:28 2018
# Process ID: 6452
# Current directory: C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log convolve.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source convolve.tcl
# Log file: C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1/convolve.vds
# Journal file: C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source convolve.tcl -notrace
Command: synth_design -top convolve -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 310.008 ; gain = 80.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convolve' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:95]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:567]
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram' (1#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:567]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram__parameterized0' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:567]
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram__parameterized0' (1#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:567]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:321]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_shift_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:533]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:427]
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi' (2#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'convolve_fadd_32nbkb' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_ap_fadd_5_full_dsp_32' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fadd_5_full_dsp_32/synth/convolve_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fadd_5_full_dsp_32/synth/convolve_ap_fadd_5_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'convolve_ap_fadd_5_full_dsp_32' (20#1) [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fadd_5_full_dsp_32/synth/convolve_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'convolve_fadd_32nbkb' (21#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_fmul_32ncud' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_ap_fmul_2_max_dsp_32' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fmul_2_max_dsp_32/synth/convolve_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fmul_2_max_dsp_32/synth/convolve_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'convolve_ap_fmul_2_max_dsp_32' (29#1) [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_fmul_2_max_dsp_32/synth/convolve_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'convolve_fmul_32ncud' (30#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_sitofp_3dEe' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_sitofp_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_ap_sitofp_4_no_dsp_32' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/synth/convolve_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/synth/convolve_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'convolve_ap_sitofp_4_no_dsp_32' (39#1) [c:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.srcs/sources_1/ip/convolve_ap_sitofp_4_no_dsp_32/synth/convolve_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'convolve_sitofp_3dEe' (40#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_sitofp_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_eOg' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_mul_6ns_eOg.v:29]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_eOg_MulnS_0' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_mul_6ns_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_eOg_MulnS_0' (41#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_mul_6ns_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_eOg' (42#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_mul_6ns_eOg.v:29]
INFO: [Synth 8-638] synthesizing module 'convolve_ama_addmfYi' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_ama_addmfYi.v:40]
INFO: [Synth 8-638] synthesizing module 'convolve_ama_addmfYi_DSP48_0' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_ama_addmfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'convolve_ama_addmfYi_DSP48_0' (43#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_ama_addmfYi.v:10]
INFO: [Synth 8-256] done synthesizing module 'convolve_ama_addmfYi' (44#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_ama_addmfYi.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:737]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:239]
WARNING: [Synth 8-6014] Unused sequential element col_offset_cast_cast_reg_550_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:386]
WARNING: [Synth 8-6014] Unused sequential element kc_cast5_cast_reg_537_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:408]
WARNING: [Synth 8-6014] Unused sequential element kc_cast5_cast_reg_537_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:793]
WARNING: [Synth 8-6014] Unused sequential element col_offset_cast_cast_reg_550_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:705]
INFO: [Synth 8-256] done synthesizing module 'convolve' (45#1) [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:12]
WARNING: [Synth 8-3331] design convolve_mul_6ns_eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized6 has unconnected port B[31]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized57 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 408.199 ; gain = 178.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 408.199 ; gain = 178.805
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.xdc]
Parsing XDC File [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 619.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 619.859 ; gain = 390.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 619.859 ; gain = 390.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for convolve_fmul_32ncud_U1/convolve_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 619.859 ; gain = 390.465
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_in_r_shift_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:444]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_mul_6ns_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element col_offset_cast_cast_reg_550_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:705]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond9_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_2_fu_256_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_3_fu_326_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element c_reg_134_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:338]
WARNING: [Synth 8-6014] Unused sequential element r1_reg_122_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:321]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 619.859 ; gain = 390.465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_fmul_32ncud_U1/convolve_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'convolve_fmul_32ncud_U1/convolve_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_fmul_32ncud_U1/convolve_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'convolve_fmul_32ncud_U1/convolve_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized52) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'convolve_fmul_32ncud_U1/din0_buf1_reg[31:0]' into 'convolve_fadd_32nbkb_U0/din0_buf1_reg[31:0]' [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fmul_32ncud.v:52]
WARNING: [Synth 8-6014] Unused sequential element convolve_fmul_32ncud_U1/din0_buf1_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_fmul_32ncud.v:52]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:691]
WARNING: [Synth 8-6014] Unused sequential element tmp1_reg_573_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:322]
WARNING: [Synth 8-6014] Unused sequential element col_offset_cast_cast_reg_550_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_ama_addmfYi.v:31]
WARNING: [Synth 8-6014] Unused sequential element c_reg_134_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:338]
WARNING: [Synth 8-6014] Unused sequential element r1_reg_122_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve.v:321]
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element convolve_conv_s_axi_U/int_out_r/q0_reg was removed.  [C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/convolve_conv_s_axi.v:607]
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'convolve_sitofp_3dEe_U2/din0_buf1_reg[15]' (FD) to 'convolve_sitofp_3dEe_U2/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'kc_cast5_cast_reg_537_reg[4]' (FD) to 'kc_cast5_cast_reg_537_reg[3]'
INFO: [Synth 8-3886] merging instance 'kc_cast5_cast_reg_537_reg[3]' (FD) to 'kc_cast5_cast_reg_537_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kc_cast5_cast_reg_537_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (kc_cast5_cast_reg_537_reg[2]) is unused and will be removed from module convolve.
INFO: [Synth 8-3886] merging instance 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'convolve_fadd_32nbkb_U0/convolve_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sh_assign_1_reg_628_reg[8] )
WARNING: [Synth 8-3332] Sequential element (sh_assign_1_reg_628_reg[8]) is unused and will be removed from module convolve.
INFO: [Synth 8-3886] merging instance 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'convolve_sitofp_3dEe_U2/convolve_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 619.859 ; gain = 390.465
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 705.875 ; gain = 476.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 734.055 ; gain = 504.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    18|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |LUT1       |    40|
|9     |LUT2       |   139|
|10    |LUT3       |   273|
|11    |LUT4       |   105|
|12    |LUT5       |   204|
|13    |LUT6       |   239|
|14    |MUXCY      |   151|
|15    |MUXF7      |    35|
|16    |RAMB36E1   |     4|
|17    |RAMB36E1_1 |     1|
|18    |SRL16E     |     6|
|19    |XORCY      |    81|
|20    |FDE        |    19|
|21    |FDRE       |  1053|
|22    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 744.195 ; gain = 514.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 744.195 ; gain = 303.141
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 744.195 ; gain = 514.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDE => FDRE: 19 instances

120 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 744.195 ; gain = 517.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/EMBD_vivado/Convolution/convolution.prj/solution1/impl/verilog/project.runs/synth_1/convolve.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 744.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 15:02:51 2018...
