{"vcs1":{"timestamp_begin":1681678708.542951109, "rt":0.76, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681678709.335908847, "rt":0.92, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681678710.279506261, "rt":0.61, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678708.251638314}
{"VCS_COMP_START_TIME": 1681678708.251638314}
{"VCS_COMP_END_TIME": 1681678711.549313453}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
