<stg><name>imDiff</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="30">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="2">
<condition id="45">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="32">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="3">
<condition id="43">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="33">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="4">
<condition id="41">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="5">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:0  %minSAD = alloca i32

]]></Node>
<StgValue><ssdm name="minSAD"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:1  %output_struct_y_writ = alloca i32

]]></Node>
<StgValue><ssdm name="output_struct_y_writ"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:2  %output_struct_x_writ = alloca i32

]]></Node>
<StgValue><ssdm name="output_struct_x_writ"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

]]></Node>
<StgValue><ssdm name="tplWidth_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

]]></Node>
<StgValue><ssdm name="tplHeight_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

]]></Node>
<StgValue><ssdm name="imWidth_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

]]></Node>
<StgValue><ssdm name="imHeight_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp = sub nsw i32 %imHeight_read, %tplHeight_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = sub nsw i32 %imWidth_read, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 0, i32* %minSAD

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %output_struct_y = phi i31 [ 0, %0 ], [ %row_img, %10 ]

]]></Node>
<StgValue><ssdm name="output_struct_y"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
:1  %output_struct_y_cast = zext i31 %output_struct_y to i32

]]></Node>
<StgValue><ssdm name="output_struct_y_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_30 = icmp slt i32 %output_struct_y_cast, %tmp

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %row_img = add i31 %output_struct_y, 1

]]></Node>
<StgValue><ssdm name="row_img"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_30, label %2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str728) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str728)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:0  %output_struct_y_writ_2 = load i32* %output_struct_y_writ

]]></Node>
<StgValue><ssdm name="output_struct_y_writ_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:1  %output_struct_x_writ_2 = load i32* %output_struct_x_writ

]]></Node>
<StgValue><ssdm name="output_struct_x_writ_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:2  %newret = insertvalue { i32, i32 } undef, i32 %output_struct_x_writ_2, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %newret2 = insertvalue { i32, i32 } %newret, i32 %output_struct_y_writ_2, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64">
<![CDATA[
:4  ret { i32, i32 } %newret2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %output_struct_x = phi i31 [ 0, %2 ], [ %col_img, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="output_struct_x"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="31">
<![CDATA[
:1  %output_struct_x_cast = zext i31 %output_struct_x to i32

]]></Node>
<StgValue><ssdm name="output_struct_x_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_32 = icmp slt i32 %output_struct_x_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %col_img = add i31 %output_struct_x, 1

]]></Node>
<StgValue><ssdm name="col_img"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_32, label %4, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str829) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str829)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str728, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %row_tpl = phi i31 [ 0, %4 ], [ %row_tpl_1, %9 ]

]]></Node>
<StgValue><ssdm name="row_tpl"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %minSAD_1 = phi i32 [ 0, %4 ], [ %SAD_1, %9 ]

]]></Node>
<StgValue><ssdm name="minSAD_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i42 [ 0, %4 ], [ %next_mul, %9 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="42">
<![CDATA[
:3  %tmp_45 = trunc i42 %phi_mul to i22

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:4  %next_mul = add i42 1200, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
:5  %row_tpl_cast = zext i31 %row_tpl to i32

]]></Node>
<StgValue><ssdm name="row_tpl_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_34 = icmp slt i32 %row_tpl_cast, %tplHeight_read

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %row_tpl_1 = add i31 1, %row_tpl

]]></Node>
<StgValue><ssdm name="row_tpl_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_34, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str930) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str930)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="31">
<![CDATA[
:3  %tmp_46 = trunc i31 %output_struct_y to i22

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="31">
<![CDATA[
:4  %tmp_48 = trunc i31 %row_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %tmp_51 = add i22 %tmp_48, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:6  %tmp_36 = mul i22 1200, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %minSAD_load = load i32* %minSAD

]]></Node>
<StgValue><ssdm name="minSAD_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %output_struct_y_writ_1 = load i32* %output_struct_y_writ

]]></Node>
<StgValue><ssdm name="output_struct_y_writ_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %output_struct_x_writ_1 = load i32* %output_struct_x_writ

]]></Node>
<StgValue><ssdm name="output_struct_x_writ_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_37 = icmp sgt i32 %minSAD_load, %minSAD_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %tmp_39 = icmp eq i32 %minSAD_load, 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5  %or_cond = or i1 %tmp_37, %tmp_39

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6  %output_struct_x_0_ou = select i1 %or_cond, i32 %output_struct_x_cast, i32 %output_struct_x_writ_1

]]></Node>
<StgValue><ssdm name="output_struct_x_0_ou"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:7  %output_struct_y_0_ou = select i1 %or_cond, i32 %output_struct_y_cast, i32 %output_struct_y_writ_1

]]></Node>
<StgValue><ssdm name="output_struct_y_0_ou"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:8  %output_struct_SAD_0_s = select i1 %or_cond, i32 %minSAD_1, i32 %minSAD_load

]]></Node>
<StgValue><ssdm name="output_struct_SAD_0_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:9  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str829, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  store i32 %output_struct_x_0_ou, i32* %output_struct_x_writ

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  store i32 %output_struct_y_0_ou, i32* %output_struct_y_writ

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  store i32 %output_struct_SAD_0_s, i32* %minSAD

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:13  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %col_tpl = phi i31 [ 0, %6 ], [ %col_tpl_1, %8 ]

]]></Node>
<StgValue><ssdm name="col_tpl"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %SAD_1 = phi i32 [ %minSAD_1, %6 ], [ %SAD, %8 ]

]]></Node>
<StgValue><ssdm name="SAD_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="31">
<![CDATA[
:2  %col_tpl_cast = zext i31 %col_tpl to i32

]]></Node>
<StgValue><ssdm name="col_tpl_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_40 = icmp slt i32 %col_tpl_cast, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %col_tpl_1 = add i31 %col_tpl, 1

]]></Node>
<StgValue><ssdm name="col_tpl_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_40, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="31">
<![CDATA[
:3  %tmp_52 = trunc i31 %col_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="31">
<![CDATA[
:4  %tmp_53 = trunc i31 %output_struct_x to i22

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %tmp_54 = add i22 %tmp_53, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:6  %tmp_41 = add i22 %tmp_54, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="22">
<![CDATA[
:7  %tmp_47_cast = sext i22 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_47_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="31">
<![CDATA[
:12  %tmp_56 = trunc i31 %col_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:13  %tmp_42 = add i22 %tmp_56, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="22">
<![CDATA[
:14  %tmp_50_cast = zext i22 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="tplINPUT_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="21">
<![CDATA[
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str930, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="21">
<![CDATA[
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="21">
<![CDATA[
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
:9  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
:10  %search_img = trunc i32 %imINPUT_load to i8

]]></Node>
<StgValue><ssdm name="search_img"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
:11  %search_img_cast = zext i8 %search_img to i9

]]></Node>
<StgValue><ssdm name="search_img_cast"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="21">
<![CDATA[
:16  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
:17  %template_img = trunc i32 %tplINPUT_load to i8

]]></Node>
<StgValue><ssdm name="template_img"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
:18  %template_img_cast = zext i8 %template_img to i9

]]></Node>
<StgValue><ssdm name="template_img_cast"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_43 = sub i9 %search_img_cast, %template_img_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1031) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1031)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %neg = sub i9 0, %tmp_43

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %abscond = icmp sgt i9 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:22  %abs = select i1 %abscond, i9 %tmp_43, i9 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
:23  %abs_cast = sext i9 %abs to i32

]]></Node>
<StgValue><ssdm name="abs_cast"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %SAD = add nsw i32 %abs_cast, %SAD_1

]]></Node>
<StgValue><ssdm name="SAD"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1031, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
