INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/memory_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/read_pointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/write_pointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sim_1/new/tb_fifo_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_32
