
TM1650_7segment_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cad8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  0800cc68  0800cc68  0000dc68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0bc  0800d0bc  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d0bc  0800d0bc  0000e0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0c4  0800d0c4  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0c4  0800d0c4  0000e0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d0c8  0800d0c8  0000e0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d0cc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c1c  200001d8  0800d2a4  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001df4  0800d2a4  0000fdf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025fc5  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051b5  00000000  00000000  000351cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002018  00000000  00000000  0003a388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018ef  00000000  00000000  0003c3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dc49  00000000  00000000  0003dc8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026c19  00000000  00000000  0006b8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117773  00000000  00000000  000924f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9c64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009808  00000000  00000000  001a9ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  001b34b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cc50 	.word	0x0800cc50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800cc50 	.word	0x0800cc50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <TM1650_SetBrightness>:
0x6E}; /// 3 (left)

//////////////////// FUNCTIONS //////////////////

void TM1650_SetBrightness(TM1650_HandleTypeDef *htm, uint8_t brightness_lvl)  ///// set brightness level
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]
	uint8_t br_lvl_address = 0x00; /// default value
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]

	switch (brightness_lvl) /// the greater value ->> the brighter the screen is
 8000ee4:	78fb      	ldrb	r3, [r7, #3]
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	2b06      	cmp	r3, #6
 8000eea:	d826      	bhi.n	8000f3a <TM1650_SetBrightness+0x66>
 8000eec:	a201      	add	r2, pc, #4	@ (adr r2, 8000ef4 <TM1650_SetBrightness+0x20>)
 8000eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef2:	bf00      	nop
 8000ef4:	08000f11 	.word	0x08000f11
 8000ef8:	08000f17 	.word	0x08000f17
 8000efc:	08000f1d 	.word	0x08000f1d
 8000f00:	08000f23 	.word	0x08000f23
 8000f04:	08000f29 	.word	0x08000f29
 8000f08:	08000f2f 	.word	0x08000f2f
 8000f0c:	08000f35 	.word	0x08000f35
	{
	case 1:
		br_lvl_address = BRIGHTNESS_1;
 8000f10:	2310      	movs	r3, #16
 8000f12:	73fb      	strb	r3, [r7, #15]
		break;
 8000f14:	e014      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 2:
		br_lvl_address = BRIGHTNESS_2;
 8000f16:	2320      	movs	r3, #32
 8000f18:	73fb      	strb	r3, [r7, #15]
		break;
 8000f1a:	e011      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 3:
		br_lvl_address = BRIGHTNESS_3;
 8000f1c:	2330      	movs	r3, #48	@ 0x30
 8000f1e:	73fb      	strb	r3, [r7, #15]
		break;
 8000f20:	e00e      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 4:
		br_lvl_address = BRIGHTNESS_4;
 8000f22:	2340      	movs	r3, #64	@ 0x40
 8000f24:	73fb      	strb	r3, [r7, #15]
		break;
 8000f26:	e00b      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 5:
		br_lvl_address = BRIGHTNESS_5;
 8000f28:	2350      	movs	r3, #80	@ 0x50
 8000f2a:	73fb      	strb	r3, [r7, #15]
		break;
 8000f2c:	e008      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 6:
		br_lvl_address = BRIGHTNESS_6;
 8000f2e:	2360      	movs	r3, #96	@ 0x60
 8000f30:	73fb      	strb	r3, [r7, #15]
		break;
 8000f32:	e005      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	case 7:
		br_lvl_address = BRIGHTNESS_7;
 8000f34:	2370      	movs	r3, #112	@ 0x70
 8000f36:	73fb      	strb	r3, [r7, #15]
		break;
 8000f38:	e002      	b.n	8000f40 <TM1650_SetBrightness+0x6c>
	default:

		br_lvl_address = BRIGHTNESS_DEFAULT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]
		break;
 8000f3e:	bf00      	nop
	}

	uint8_t command;
	command = br_lvl_address | DISP_MODE_ON;
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(htm->hi2c, SYS_COMMAND, &command , 1, 10);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6818      	ldr	r0, [r3, #0]
 8000f4e:	f107 020e 	add.w	r2, r7, #14
 8000f52:	230a      	movs	r3, #10
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	2301      	movs	r3, #1
 8000f58:	2148      	movs	r1, #72	@ 0x48
 8000f5a:	f003 f923 	bl	80041a4 <HAL_I2C_Master_Transmit>
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop

08000f68 <TM1650_SetRange>:


void TM1650_SetRange(TM1650_HandleTypeDef *htm, uint8_t range_new)  ///// set display range
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	460b      	mov	r3, r1
 8000f72:	70fb      	strb	r3, [r7, #3]
	switch(range_new)
 8000f74:	78fb      	ldrb	r3, [r7, #3]
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	d820      	bhi.n	8000fbc <TM1650_SetRange+0x54>
 8000f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f80 <TM1650_SetRange+0x18>)
 8000f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f80:	08000f95 	.word	0x08000f95
 8000f84:	08000f9d 	.word	0x08000f9d
 8000f88:	08000fa5 	.word	0x08000fa5
 8000f8c:	08000fad 	.word	0x08000fad
 8000f90:	08000fb5 	.word	0x08000fb5
	{
	case 0: ////
		(htm->range) = RANGE_0;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	715a      	strb	r2, [r3, #5]
		break;
 8000f9a:	e013      	b.n	8000fc4 <TM1650_SetRange+0x5c>
	case 1:
		(htm->range) = RANGE_1;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	715a      	strb	r2, [r3, #5]
		break;
 8000fa2:	e00f      	b.n	8000fc4 <TM1650_SetRange+0x5c>
	case 2:
		(htm->range) = RANGE_2;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	715a      	strb	r2, [r3, #5]
		break;
 8000faa:	e00b      	b.n	8000fc4 <TM1650_SetRange+0x5c>
	case 3:
		(htm->range) = RANGE_3;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2203      	movs	r2, #3
 8000fb0:	715a      	strb	r2, [r3, #5]
		break;
 8000fb2:	e007      	b.n	8000fc4 <TM1650_SetRange+0x5c>
	case 4:
		(htm->range) = RANGE_4;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2204      	movs	r2, #4
 8000fb8:	715a      	strb	r2, [r3, #5]
		break;
 8000fba:	e003      	b.n	8000fc4 <TM1650_SetRange+0x5c>
	default:
		(htm->range) = RANGE_0;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	715a      	strb	r2, [r3, #5]
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <TM1650_Init>:

HAL_StatusTypeDef TM1650_Init(TM1650_HandleTypeDef *htm, I2C_HandleTypeDef *TM1650_hi2c, uint8_t br_lvl, uint8_t range, preceding_mode preceding)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	4611      	mov	r1, r2
 8000fdc:	461a      	mov	r2, r3
 8000fde:	460b      	mov	r3, r1
 8000fe0:	71fb      	strb	r3, [r7, #7]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	71bb      	strb	r3, [r7, #6]
	htm->hi2c = TM1650_hi2c;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	68ba      	ldr	r2, [r7, #8]
 8000fea:	601a      	str	r2, [r3, #0]
	htm-> br_lvl = 8;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2208      	movs	r2, #8
 8000ff0:	711a      	strb	r2, [r3, #4]
	htm->range = RANGE_0;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	715a      	strb	r2, [r3, #5]
	htm->status = ON;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	719a      	strb	r2, [r3, #6]
	htm->preceding = ZEROS; /// a default value, it will be configurable in the upcoming releases
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2201      	movs	r2, #1
 8001002:	71da      	strb	r2, [r3, #7]

	TM1650_SetRange(htm, range);
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	4619      	mov	r1, r3
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f7ff ffad 	bl	8000f68 <TM1650_SetRange>
	TM1650_SetBrightness(htm, br_lvl);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4619      	mov	r1, r3
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f7ff ff5e 	bl	8000ed4 <TM1650_SetBrightness>
	return HAL_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <pow100>:

///// a function to compute exponential of 100 -> math.h should be included in 'main'
int32_t pow100(uint8_t exp) {
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	4603      	mov	r3, r0
 800102a:	71fb      	strb	r3, [r7, #7]
    int32_t result = 1;
 800102c:	2301      	movs	r3, #1
 800102e:	60fb      	str	r3, [r7, #12]
    while (exp--) result *= 10;
 8001030:	e005      	b.n	800103e <pow100+0x1c>
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	4613      	mov	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	1e5a      	subs	r2, r3, #1
 8001042:	71fa      	strb	r2, [r7, #7]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d1f4      	bne.n	8001032 <pow100+0x10>
    return result;
 8001048:	68fb      	ldr	r3, [r7, #12]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <out_of_range_show>:


void out_of_range_show(void)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
	for (int i=0;i<=3;i++)
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	e007      	b.n	8001074 <out_of_range_show+0x1c>
	{
		buffer[i] = 0x40;
 8001064:	4a08      	ldr	r2, [pc, #32]	@ (8001088 <out_of_range_show+0x30>)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	2240      	movs	r2, #64	@ 0x40
 800106c:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<=3;i++)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3301      	adds	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b03      	cmp	r3, #3
 8001078:	ddf4      	ble.n	8001064 <out_of_range_show+0xc>
	}
}
 800107a:	bf00      	nop
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	200001f4 	.word	0x200001f4

0800108c <is_number_out_of_range>:


uint8_t is_number_out_of_range(range_mode range, int32_t int_number) //// in case the number is out of range, just show '----'
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]

	if (range == RANGE_0)
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10d      	bne.n	80010ba <is_number_out_of_range+0x2e>
	{
		if ((int_number > 9999) || (int_number < 0)) /// check if the number is out of range
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010a4:	4293      	cmp	r3, r2
 80010a6:	dc02      	bgt.n	80010ae <is_number_out_of_range+0x22>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	da03      	bge.n	80010b6 <is_number_out_of_range+0x2a>
		{
			out_of_range_show();
 80010ae:	f7ff ffd3 	bl	8001058 <out_of_range_show>
			return 1;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e01f      	b.n	80010f6 <is_number_out_of_range+0x6a>
		}
		else
		{
			return 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e01d      	b.n	80010f6 <is_number_out_of_range+0x6a>
		}
	}

	else if ( range == RANGE_4)
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d10d      	bne.n	80010dc <is_number_out_of_range+0x50>
	{
		if(int_number < 0 || int_number > 9999)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	db04      	blt.n	80010d0 <is_number_out_of_range+0x44>
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010cc:	4293      	cmp	r3, r2
 80010ce:	dd03      	ble.n	80010d8 <is_number_out_of_range+0x4c>
		{
			out_of_range_show();
 80010d0:	f7ff ffc2 	bl	8001058 <out_of_range_show>
			return 1;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e00e      	b.n	80010f6 <is_number_out_of_range+0x6a>
		}
		else
		{
			return 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	e00c      	b.n	80010f6 <is_number_out_of_range+0x6a>
		}

	}
	else
	{
		if ((int_number > 999) || (int_number<-999))
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010e2:	da03      	bge.n	80010ec <is_number_out_of_range+0x60>
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80010ea:	dc03      	bgt.n	80010f4 <is_number_out_of_range+0x68>
		{
			out_of_range_show();
 80010ec:	f7ff ffb4 	bl	8001058 <out_of_range_show>
			return 1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e000      	b.n	80010f6 <is_number_out_of_range+0x6a>
		}
		else
		{
			return 0;
 80010f4:	2300      	movs	r3, #0
		}
	}


}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <convert_to_digit_09>:



///// left digit - pos 4 / right pos - 1
uint8_t convert_to_digit_09(int32_t number, uint8_t digit_pos, range_mode range) //// 4-digit number
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	70fb      	strb	r3, [r7, #3]
 800110c:	4613      	mov	r3, r2
 800110e:	70bb      	strb	r3, [r7, #2]

	if (range == RANGE_0 || range == RANGE_4)
 8001110:	78bb      	ldrb	r3, [r7, #2]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d002      	beq.n	800111c <convert_to_digit_09+0x1c>
 8001116:	78bb      	ldrb	r3, [r7, #2]
 8001118:	2b04      	cmp	r3, #4
 800111a:	d12c      	bne.n	8001176 <convert_to_digit_09+0x76>
	{
		if ( ( ((number >= 0) && (number < 10000)) && ((digit_pos >=1) && (digit_pos <= 4)) ) )
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	db27      	blt.n	8001172 <convert_to_digit_09+0x72>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001128:	4293      	cmp	r3, r2
 800112a:	dc22      	bgt.n	8001172 <convert_to_digit_09+0x72>
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d01f      	beq.n	8001172 <convert_to_digit_09+0x72>
 8001132:	78fb      	ldrb	r3, [r7, #3]
 8001134:	2b04      	cmp	r3, #4
 8001136:	d81c      	bhi.n	8001172 <convert_to_digit_09+0x72>
		{
		uint16_t digit;
		digit = abs(( (number/ pow100(digit_pos-1) ) % 10));
 8001138:	78fb      	ldrb	r3, [r7, #3]
 800113a:	3b01      	subs	r3, #1
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff6f 	bl	8001022 <pow100>
 8001144:	4602      	mov	r2, r0
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	fb93 f1f2 	sdiv	r1, r3, r2
 800114c:	4b22      	ldr	r3, [pc, #136]	@ (80011d8 <convert_to_digit_09+0xd8>)
 800114e:	fb83 2301 	smull	r2, r3, r3, r1
 8001152:	109a      	asrs	r2, r3, #2
 8001154:	17cb      	asrs	r3, r1, #31
 8001156:	1ad2      	subs	r2, r2, r3
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	1aca      	subs	r2, r1, r3
 8001162:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 8001166:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 800116a:	81bb      	strh	r3, [r7, #12]
		return digit;
 800116c:	89bb      	ldrh	r3, [r7, #12]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	e02d      	b.n	80011ce <convert_to_digit_09+0xce>
		}
		else
		{
			return 0;
 8001172:	2300      	movs	r3, #0
 8001174:	e02b      	b.n	80011ce <convert_to_digit_09+0xce>
		}

	}
	else
	{
		if ( ( ((number > -1000) && (number < 1000)) && ((digit_pos >=1) && (digit_pos <= 4)) ) )
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 800117c:	dd26      	ble.n	80011cc <convert_to_digit_09+0xcc>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001184:	da22      	bge.n	80011cc <convert_to_digit_09+0xcc>
 8001186:	78fb      	ldrb	r3, [r7, #3]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d01f      	beq.n	80011cc <convert_to_digit_09+0xcc>
 800118c:	78fb      	ldrb	r3, [r7, #3]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d81c      	bhi.n	80011cc <convert_to_digit_09+0xcc>
		{
		uint16_t digit;
		digit = abs(( (number/ pow100(digit_pos-1) ) % 10));
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	3b01      	subs	r3, #1
 8001196:	b2db      	uxtb	r3, r3
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff42 	bl	8001022 <pow100>
 800119e:	4602      	mov	r2, r0
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	fb93 f1f2 	sdiv	r1, r3, r2
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <convert_to_digit_09+0xd8>)
 80011a8:	fb83 2301 	smull	r2, r3, r3, r1
 80011ac:	109a      	asrs	r2, r3, #2
 80011ae:	17cb      	asrs	r3, r1, #31
 80011b0:	1ad2      	subs	r2, r2, r3
 80011b2:	4613      	mov	r3, r2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	1aca      	subs	r2, r1, r3
 80011bc:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 80011c0:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 80011c4:	81fb      	strh	r3, [r7, #14]
		return digit;
 80011c6:	89fb      	ldrh	r3, [r7, #14]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	e000      	b.n	80011ce <convert_to_digit_09+0xce>
		}
		else
		{
			return 0;
 80011cc:	2300      	movs	r3, #0
		}
	}

}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	66666667 	.word	0x66666667

080011dc <convert_09_number_to_I2C>:

/////////////////////// convert 0-9 digits to I2C values
uint8_t convert_09_number_to_I2C(uint8_t digit, uint8_t point_pos, uint8_t counter,range_mode range)
{
 80011dc:	b490      	push	{r4, r7}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4604      	mov	r4, r0
 80011e4:	4608      	mov	r0, r1
 80011e6:	4611      	mov	r1, r2
 80011e8:	461a      	mov	r2, r3
 80011ea:	4623      	mov	r3, r4
 80011ec:	71fb      	strb	r3, [r7, #7]
 80011ee:	4603      	mov	r3, r0
 80011f0:	71bb      	strb	r3, [r7, #6]
 80011f2:	460b      	mov	r3, r1
 80011f4:	717b      	strb	r3, [r7, #5]
 80011f6:	4613      	mov	r3, r2
 80011f8:	713b      	strb	r3, [r7, #4]
	uint8_t sign_EN = (range == RANGE_1 || range == RANGE_2 || range == RANGE_3); /// check if sign should be enabled
 80011fa:	793b      	ldrb	r3, [r7, #4]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d005      	beq.n	800120c <convert_09_number_to_I2C+0x30>
 8001200:	793b      	ldrb	r3, [r7, #4]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d002      	beq.n	800120c <convert_09_number_to_I2C+0x30>
 8001206:	793b      	ldrb	r3, [r7, #4]
 8001208:	2b03      	cmp	r3, #3
 800120a:	d101      	bne.n	8001210 <convert_09_number_to_I2C+0x34>
 800120c:	2301      	movs	r3, #1
 800120e:	e000      	b.n	8001212 <convert_09_number_to_I2C+0x36>
 8001210:	2300      	movs	r3, #0
 8001212:	73fb      	strb	r3, [r7, #15]


		if (sign_EN && counter == 3) //// if its a sign position
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00a      	beq.n	8001230 <convert_09_number_to_I2C+0x54>
 800121a:	797b      	ldrb	r3, [r7, #5]
 800121c:	2b03      	cmp	r3, #3
 800121e:	d107      	bne.n	8001230 <convert_09_number_to_I2C+0x54>
		{
				//// display sign
			    if (sign == 1)
 8001220:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <convert_09_number_to_I2C+0x8c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d101      	bne.n	800122c <convert_09_number_to_I2C+0x50>
			    {
			        return 0x40; //// "-"
 8001228:	2340      	movs	r3, #64	@ 0x40
 800122a:	e017      	b.n	800125c <convert_09_number_to_I2C+0x80>
			    }
			    else
			    {
		        return 0x00; /// blank
 800122c:	2300      	movs	r3, #0
 800122e:	e015      	b.n	800125c <convert_09_number_to_I2C+0x80>
			    }
		}


		if (point_pos > 0 && counter == point_pos)
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00a      	beq.n	800124c <convert_09_number_to_I2C+0x70>
 8001236:	797a      	ldrb	r2, [r7, #5]
 8001238:	79bb      	ldrb	r3, [r7, #6]
 800123a:	429a      	cmp	r2, r3
 800123c:	d106      	bne.n	800124c <convert_09_number_to_I2C+0x70>
		{

			return (numbers_09[digit] | 0x80);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	4a0a      	ldr	r2, [pc, #40]	@ (800126c <convert_09_number_to_I2C+0x90>)
 8001242:	5cd3      	ldrb	r3, [r2, r3]
 8001244:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001248:	b2db      	uxtb	r3, r3
 800124a:	e007      	b.n	800125c <convert_09_number_to_I2C+0x80>

		}

		if ( digit <10)
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	2b09      	cmp	r3, #9
 8001250:	d803      	bhi.n	800125a <convert_09_number_to_I2C+0x7e>
		{

				return numbers_09[digit];
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4a05      	ldr	r2, [pc, #20]	@ (800126c <convert_09_number_to_I2C+0x90>)
 8001256:	5cd3      	ldrb	r3, [r2, r3]
 8001258:	e000      	b.n	800125c <convert_09_number_to_I2C+0x80>
		}
		else
		{
		        return numbers_09[0]; /// blank
 800125a:	233f      	movs	r3, #63	@ 0x3f
		}

	}
 800125c:	4618      	mov	r0, r3
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bc90      	pop	{r4, r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	200001f9 	.word	0x200001f9
 800126c:	0800cca8 	.word	0x0800cca8

08001270 <TM1650_show_next_digit>:

void TM1650_show_next_digit(TM1650_HandleTypeDef *htm)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af02      	add	r7, sp, #8
 8001276:	6078      	str	r0, [r7, #4]
	if(current_digit >= 0 && current_digit < 4)
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <TM1650_show_next_digit+0x48>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b03      	cmp	r3, #3
 800127e:	d817      	bhi.n	80012b0 <TM1650_show_next_digit+0x40>
	{
		uint8_t temp_digit = buffer[current_digit];
 8001280:	4b0d      	ldr	r3, [pc, #52]	@ (80012b8 <TM1650_show_next_digit+0x48>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <TM1650_show_next_digit+0x4c>)
 8001288:	5c9b      	ldrb	r3, [r3, r2]
 800128a:	73fb      	strb	r3, [r7, #15]

			HAL_I2C_Master_Transmit(htm->hi2c, num_pos[3-current_digit], &temp_digit,1, 50);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6818      	ldr	r0, [r3, #0]
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <TM1650_show_next_digit+0x48>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	f1c3 0303 	rsb	r3, r3, #3
 8001298:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <TM1650_show_next_digit+0x50>)
 800129a:	5cd3      	ldrb	r3, [r2, r3]
 800129c:	4619      	mov	r1, r3
 800129e:	f107 020f 	add.w	r2, r7, #15
 80012a2:	2332      	movs	r3, #50	@ 0x32
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	f002 ff7c 	bl	80041a4 <HAL_I2C_Master_Transmit>
			TM1650_current_digit_update();
 80012ac:	f000 f80a 	bl	80012c4 <TM1650_current_digit_update>
	}
}
 80012b0:	bf00      	nop
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200001f8 	.word	0x200001f8
 80012bc:	200001f4 	.word	0x200001f4
 80012c0:	0800ccb4 	.word	0x0800ccb4

080012c4 <TM1650_current_digit_update>:

void TM1650_current_digit_update()
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
	current_digit++;
 80012c8:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <TM1650_current_digit_update+0x28>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	3301      	adds	r3, #1
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <TM1650_current_digit_update+0x28>)
 80012d2:	701a      	strb	r2, [r3, #0]
	if (current_digit >3)
 80012d4:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <TM1650_current_digit_update+0x28>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b03      	cmp	r3, #3
 80012da:	d902      	bls.n	80012e2 <TM1650_current_digit_update+0x1e>
	{
		current_digit = 0;}
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <TM1650_current_digit_update+0x28>)
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	200001f8 	.word	0x200001f8

080012f0 <TM1650_update_buffer>:

void TM1650_update_buffer(TM1650_HandleTypeDef *htm,int32_t int_number,uint8_t point_pos)  //// fills the buffer table
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	4613      	mov	r3, r2
 80012fc:	71fb      	strb	r3, [r7, #7]
		for(int i = 0; i<=3; i++)
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	e01d      	b.n	8001340 <TM1650_update_buffer+0x50>
		{
			uint8_t temp_buffer = convert_to_digit_09(int_number,i+1,htm->range);
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	3301      	adds	r3, #1
 800130a:	b2d9      	uxtb	r1, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	795b      	ldrb	r3, [r3, #5]
 8001310:	461a      	mov	r2, r3
 8001312:	68b8      	ldr	r0, [r7, #8]
 8001314:	f7ff fef4 	bl	8001100 <convert_to_digit_09>
 8001318:	4603      	mov	r3, r0
 800131a:	74fb      	strb	r3, [r7, #19]
			buffer[i] = convert_09_number_to_I2C(temp_buffer,point_pos,i,htm->range);
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	795b      	ldrb	r3, [r3, #5]
 8001324:	79f9      	ldrb	r1, [r7, #7]
 8001326:	7cf8      	ldrb	r0, [r7, #19]
 8001328:	f7ff ff58 	bl	80011dc <convert_09_number_to_I2C>
 800132c:	4603      	mov	r3, r0
 800132e:	4619      	mov	r1, r3
 8001330:	4a07      	ldr	r2, [pc, #28]	@ (8001350 <TM1650_update_buffer+0x60>)
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	4413      	add	r3, r2
 8001336:	460a      	mov	r2, r1
 8001338:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i<=3; i++)
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3301      	adds	r3, #1
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	2b03      	cmp	r3, #3
 8001344:	ddde      	ble.n	8001304 <TM1650_update_buffer+0x14>
		}
}
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200001f4 	.word	0x200001f4

08001354 <TM1650_prepare_number>:

//////////// Prepare number to be displayed on the screen
void TM1650_prepare_number(TM1650_HandleTypeDef *htm, float number)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	ed87 0a00 	vstr	s0, [r7]
	uint8_t point_pos = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
	int32_t int_number =0;
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]


	if ((htm->range == RANGE_4 || htm->range == RANGE_0) && number <0)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	795b      	ldrb	r3, [r3, #5]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d003      	beq.n	8001378 <TM1650_prepare_number+0x24>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	795b      	ldrb	r3, [r3, #5]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d109      	bne.n	800138c <TM1650_prepare_number+0x38>
 8001378:	edd7 7a00 	vldr	s15, [r7]
 800137c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d502      	bpl.n	800138c <TM1650_prepare_number+0x38>
	{
	    out_of_range_show();
 8001386:	f7ff fe67 	bl	8001058 <out_of_range_show>
	    return;
 800138a:	e086      	b.n	800149a <TM1650_prepare_number+0x146>
	}

	if ((number < 0.0f))
 800138c:	edd7 7a00 	vldr	s15, [r7]
 8001390:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001398:	d509      	bpl.n	80013ae <TM1650_prepare_number+0x5a>
	{
		sign = 1;
 800139a:	4b41      	ldr	r3, [pc, #260]	@ (80014a0 <TM1650_prepare_number+0x14c>)
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
		number = fabs(number);
 80013a0:	edd7 7a00 	vldr	s15, [r7]
 80013a4:	eef0 7ae7 	vabs.f32	s15, s15
 80013a8:	edc7 7a00 	vstr	s15, [r7]
 80013ac:	e002      	b.n	80013b4 <TM1650_prepare_number+0x60>
	}
	else
	{
		sign = 0;
 80013ae:	4b3c      	ldr	r3, [pc, #240]	@ (80014a0 <TM1650_prepare_number+0x14c>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
	}

	{
		switch(htm->range)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	795b      	ldrb	r3, [r3, #5]
 80013b8:	2b04      	cmp	r3, #4
 80013ba:	d85f      	bhi.n	800147c <TM1650_prepare_number+0x128>
 80013bc:	a201      	add	r2, pc, #4	@ (adr r2, 80013c4 <TM1650_prepare_number+0x70>)
 80013be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c2:	bf00      	nop
 80013c4:	080013d9 	.word	0x080013d9
 80013c8:	080013d9 	.word	0x080013d9
 80013cc:	080013e9 	.word	0x080013e9
 80013d0:	08001421 	.word	0x08001421
 80013d4:	08001459 	.word	0x08001459
		{

		case RANGE_0:  /// (0:9999)
		case RANGE_1: /// (-999:999)

			int_number = (int32_t)number; /////// conversion to int16_t
 80013d8:	edd7 7a00 	vldr	s15, [r7]
 80013dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e0:	ee17 3a90 	vmov	r3, s15
 80013e4:	60bb      	str	r3, [r7, #8]
			break;
 80013e6:	e049      	b.n	800147c <TM1650_prepare_number+0x128>

		case RANGE_2: //// (-99.9 : 99.9)
			point_pos = 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	73fb      	strb	r3, [r7, #15]
			int_number = (int32_t)(number * 10 + (number >= 0 ? 0.5f : -0.5f));
 80013ec:	edd7 7a00 	vldr	s15, [r7]
 80013f0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f8:	ed97 7a00 	vldr	s14, [r7]
 80013fc:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	db02      	blt.n	800140c <TM1650_prepare_number+0xb8>
 8001406:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800140a:	e001      	b.n	8001410 <TM1650_prepare_number+0xbc>
 800140c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001414:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001418:	ee17 3a90 	vmov	r3, s15
 800141c:	60bb      	str	r3, [r7, #8]
			break;
 800141e:	e02d      	b.n	800147c <TM1650_prepare_number+0x128>

		case RANGE_3: /// (-9.99 : 9.99)
			point_pos = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	73fb      	strb	r3, [r7, #15]

			int_number = (int32_t)(number * 100 + (number >= 0 ? 0.5f : -0.5f));
 8001424:	edd7 7a00 	vldr	s15, [r7]
 8001428:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80014a4 <TM1650_prepare_number+0x150>
 800142c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001430:	ed97 7a00 	vldr	s14, [r7]
 8001434:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	db02      	blt.n	8001444 <TM1650_prepare_number+0xf0>
 800143e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001442:	e001      	b.n	8001448 <TM1650_prepare_number+0xf4>
 8001444:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001450:	ee17 3a90 	vmov	r3, s15
 8001454:	60bb      	str	r3, [r7, #8]
			break;
 8001456:	e011      	b.n	800147c <TM1650_prepare_number+0x128>

		case RANGE_4: /// (0.00 : 999.9)

			point_pos = 1;
 8001458:	2301      	movs	r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]

			int_number = (int32_t)(number * 10 + 0.5f);
 800145c:	edd7 7a00 	vldr	s15, [r7]
 8001460:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001464:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001468:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800146c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001470:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001474:	ee17 3a90 	vmov	r3, s15
 8001478:	60bb      	str	r3, [r7, #8]
			break;
 800147a:	bf00      	nop
		}

		if (is_number_out_of_range(htm->range, int_number) == 1) /// if the number is OUT OF range
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	795b      	ldrb	r3, [r3, #5]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fe02 	bl	800108c <is_number_out_of_range>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d005      	beq.n	800149a <TM1650_prepare_number+0x146>
		{}
		else
		{
			TM1650_update_buffer(htm,int_number,point_pos);
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	461a      	mov	r2, r3
 8001492:	68b9      	ldr	r1, [r7, #8]
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff ff2b 	bl	80012f0 <TM1650_update_buffer>
		}
	}
}
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200001f9 	.word	0x200001f9
 80014a4:	42c80000 	.word	0x42c80000

080014a8 <TM1650_show>:

void TM1650_show(TM1650_HandleTypeDef *htm, float number)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	ed87 0a00 	vstr	s0, [r7]
	TM1650_prepare_number(htm, number);
 80014b4:	ed97 0a00 	vldr	s0, [r7]
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff4b 	bl	8001354 <TM1650_prepare_number>

	for (int i = 0; i<4; i++)
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	e005      	b.n	80014d0 <TM1650_show+0x28>
	{
		TM1650_show_next_digit(htm);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff fed3 	bl	8001270 <TM1650_show_next_digit>
	for (int i = 0; i<4; i++)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3301      	adds	r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b03      	cmp	r3, #3
 80014d4:	ddf6      	ble.n	80014c4 <TM1650_show+0x1c>
	}

}
 80014d6:	bf00      	nop
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
 8001500:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001502:	4b36      	ldr	r3, [pc, #216]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001504:	4a36      	ldr	r2, [pc, #216]	@ (80015e0 <MX_ADC1_Init+0x100>)
 8001506:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001508:	4b34      	ldr	r3, [pc, #208]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800150a:	2200      	movs	r2, #0
 800150c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800150e:	4b33      	ldr	r3, [pc, #204]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001514:	4b31      	ldr	r3, [pc, #196]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800151a:	4b30      	ldr	r3, [pc, #192]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001520:	4b2e      	ldr	r3, [pc, #184]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001522:	2204      	movs	r2, #4
 8001524:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001526:	4b2d      	ldr	r3, [pc, #180]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001528:	2200      	movs	r2, #0
 800152a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800152c:	4b2b      	ldr	r3, [pc, #172]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800152e:	2201      	movs	r2, #1
 8001530:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001532:	4b2a      	ldr	r3, [pc, #168]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001534:	2201      	movs	r2, #1
 8001536:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001538:	4b28      	ldr	r3, [pc, #160]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001540:	4b26      	ldr	r3, [pc, #152]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001542:	2200      	movs	r2, #0
 8001544:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001546:	4b25      	ldr	r3, [pc, #148]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001548:	2200      	movs	r2, #0
 800154a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800154c:	4b23      	ldr	r3, [pc, #140]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001554:	4b21      	ldr	r3, [pc, #132]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001556:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800155a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800155c:	4b1f      	ldr	r3, [pc, #124]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800155e:	2201      	movs	r2, #1
 8001560:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001564:	4b1d      	ldr	r3, [pc, #116]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001566:	221c      	movs	r2, #28
 8001568:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 800156a:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800156c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001570:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001572:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001574:	2200      	movs	r2, #0
 8001576:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001578:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800157a:	2201      	movs	r2, #1
 800157c:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157e:	4817      	ldr	r0, [pc, #92]	@ (80015dc <MX_ADC1_Init+0xfc>)
 8001580:	f000 ff78 	bl	8002474 <HAL_ADC_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800158a:	f000 fa9f 	bl	8001acc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	4619      	mov	r1, r3
 8001598:	4810      	ldr	r0, [pc, #64]	@ (80015dc <MX_ADC1_Init+0xfc>)
 800159a:	f002 f977 	bl	800388c <HAL_ADCEx_MultiModeConfigChannel>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80015a4:	f000 fa92 	bl	8001acc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015a8:	4b0e      	ldr	r3, [pc, #56]	@ (80015e4 <MX_ADC1_Init+0x104>)
 80015aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ac:	2306      	movs	r3, #6
 80015ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80015b0:	2307      	movs	r3, #7
 80015b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015b4:	237f      	movs	r3, #127	@ 0x7f
 80015b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b8:	2304      	movs	r3, #4
 80015ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_ADC1_Init+0xfc>)
 80015c6:	f001 fba5 	bl	8002d14 <HAL_ADC_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80015d0:	f000 fa7c 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	@ 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200001fc 	.word	0x200001fc
 80015e0:	50040000 	.word	0x50040000
 80015e4:	04300002 	.word	0x04300002

080015e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b0ac      	sub	sp, #176	@ 0xb0
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	2288      	movs	r2, #136	@ 0x88
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f009 fbfa 	bl	800ae02 <memset>
  if(adcHandle->Instance==ADC1)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a2b      	ldr	r2, [pc, #172]	@ (80016c0 <HAL_ADC_MspInit+0xd8>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d14e      	bne.n	80016b6 <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001618:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800161c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800161e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001622:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800162a:	2301      	movs	r3, #1
 800162c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800162e:	2308      	movs	r3, #8
 8001630:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001632:	2307      	movs	r3, #7
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001636:	2302      	movs	r3, #2
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800163a:	2302      	movs	r3, #2
 800163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800163e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001642:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4618      	mov	r0, r3
 800164a:	f004 f80b 	bl	8005664 <HAL_RCCEx_PeriphCLKConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001654:	f000 fa3a 	bl	8001acc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001658:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 800165a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165c:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 800165e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001662:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001664:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 8001666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001668:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001670:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 8001672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001674:	4a13      	ldr	r2, [pc, #76]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167c:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_ADC_MspInit+0xdc>)
 800167e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001688:	2301      	movs	r3, #1
 800168a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800168e:	230b      	movs	r3, #11
 8001690:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800169e:	4619      	mov	r1, r3
 80016a0:	4809      	ldr	r0, [pc, #36]	@ (80016c8 <HAL_ADC_MspInit+0xe0>)
 80016a2:	f002 fb07 	bl	8003cb4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2105      	movs	r1, #5
 80016aa:	2012      	movs	r0, #18
 80016ac:	f002 fa56 	bl	8003b5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80016b0:	2012      	movs	r0, #18
 80016b2:	f002 fa6f 	bl	8003b94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016b6:	bf00      	nop
 80016b8:	37b0      	adds	r7, #176	@ 0xb0
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	50040000 	.word	0x50040000
 80016c4:	40021000 	.word	0x40021000
 80016c8:	48000800 	.word	0x48000800

080016cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LED_task */
  LED_taskHandle = osThreadNew(LED_task_init, NULL, &LED_task_attributes);
 80016d0:	4a08      	ldr	r2, [pc, #32]	@ (80016f4 <MX_FREERTOS_Init+0x28>)
 80016d2:	2100      	movs	r1, #0
 80016d4:	4808      	ldr	r0, [pc, #32]	@ (80016f8 <MX_FREERTOS_Init+0x2c>)
 80016d6:	f006 f8ed 	bl	80078b4 <osThreadNew>
 80016da:	4603      	mov	r3, r0
 80016dc:	4a07      	ldr	r2, [pc, #28]	@ (80016fc <MX_FREERTOS_Init+0x30>)
 80016de:	6013      	str	r3, [r2, #0]

  /* creation of TM1650_task */
  TM1650_taskHandle = osThreadNew(TM1650_task_init, NULL, &TM1650_task_attributes);
 80016e0:	4a07      	ldr	r2, [pc, #28]	@ (8001700 <MX_FREERTOS_Init+0x34>)
 80016e2:	2100      	movs	r1, #0
 80016e4:	4807      	ldr	r0, [pc, #28]	@ (8001704 <MX_FREERTOS_Init+0x38>)
 80016e6:	f006 f8e5 	bl	80078b4 <osThreadNew>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a06      	ldr	r2, [pc, #24]	@ (8001708 <MX_FREERTOS_Init+0x3c>)
 80016ee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	0800ccb8 	.word	0x0800ccb8
 80016f8:	0800170d 	.word	0x0800170d
 80016fc:	20000268 	.word	0x20000268
 8001700:	0800ccdc 	.word	0x0800ccdc
 8001704:	0800172d 	.word	0x0800172d
 8001708:	2000026c 	.word	0x2000026c

0800170c <LED_task_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LED_task_init */
void LED_task_init(void *argument)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001714:	2120      	movs	r1, #32
 8001716:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171a:	f002 fc8d 	bl	8004038 <HAL_GPIO_TogglePin>
	osDelay(500);
 800171e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001722:	f006 f959 	bl	80079d8 <osDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001726:	bf00      	nop
 8001728:	e7f4      	b.n	8001714 <LED_task_init+0x8>
	...

0800172c <TM1650_task_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TM1650_task_init */
void TM1650_task_init(void *argument)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af02      	add	r7, sp, #8
 8001732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TM1650_task_init */

	//////////////// ADC //////////
	uint32_t ADC_value=0;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001738:	217f      	movs	r1, #127	@ 0x7f
 800173a:	4815      	ldr	r0, [pc, #84]	@ (8001790 <TM1650_task_init+0x64>)
 800173c:	f002 f814 	bl	8003768 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8001740:	4813      	ldr	r0, [pc, #76]	@ (8001790 <TM1650_task_init+0x64>)
 8001742:	f000 ffe7 	bl	8002714 <HAL_ADC_Start>
	/// RANGE_2, - positive and negative float numbers  (-99.9 , 99.9)
	/// RANGE_3, - positive and negative float numbers  (-9.99 , 9.99)
	// 	RANGE_4, - positive float numbers (0.0 , 999.9)


	TM1650_Init(&htm1, &hi2c1, 4, RANGE_0, ZEROS); /// RAW 12 bit ADC values are
 8001746:	2301      	movs	r3, #1
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2300      	movs	r3, #0
 800174c:	2204      	movs	r2, #4
 800174e:	4911      	ldr	r1, [pc, #68]	@ (8001794 <TM1650_task_init+0x68>)
 8001750:	4811      	ldr	r0, [pc, #68]	@ (8001798 <TM1650_task_init+0x6c>)
 8001752:	f7ff fc3d 	bl	8000fd0 <TM1650_Init>

  /* Infinite loop */
  for(;;)
  {

	ADC_value = HAL_ADC_GetValue(&hadc1);
 8001756:	480e      	ldr	r0, [pc, #56]	@ (8001790 <TM1650_task_init+0x64>)
 8001758:	f001 f896 	bl	8002888 <HAL_ADC_GetValue>
 800175c:	60f8      	str	r0, [r7, #12]
	float ADC_value_float = ((float)ADC_value);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001768:	edc7 7a02 	vstr	s15, [r7, #8]

	TM1650_show(&htm1, ADC_value_float);
 800176c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001770:	4809      	ldr	r0, [pc, #36]	@ (8001798 <TM1650_task_init+0x6c>)
 8001772:	f7ff fe99 	bl	80014a8 <TM1650_show>

	printf("Number: %.2f\r\n", ADC_value_float);
 8001776:	68b8      	ldr	r0, [r7, #8]
 8001778:	f7fe fee6 	bl	8000548 <__aeabi_f2d>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4806      	ldr	r0, [pc, #24]	@ (800179c <TM1650_task_init+0x70>)
 8001782:	f009 fae9 	bl	800ad58 <iprintf>
	osDelay(200);
 8001786:	20c8      	movs	r0, #200	@ 0xc8
 8001788:	f006 f926 	bl	80079d8 <osDelay>
  {
 800178c:	bf00      	nop
 800178e:	e7e2      	b.n	8001756 <TM1650_task_init+0x2a>
 8001790:	200001fc 	.word	0x200001fc
 8001794:	20000270 	.word	0x20000270
 8001798:	20000260 	.word	0x20000260
 800179c:	0800cc80 	.word	0x0800cc80

080017a0 <__io_putchar>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
int __io_putchar(int ch)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b0a      	cmp	r3, #10
 80017ac:	d102      	bne.n	80017b4 <__io_putchar+0x14>
    __io_putchar('\r');
 80017ae:	200d      	movs	r0, #13
 80017b0:	f7ff fff6 	bl	80017a0 <__io_putchar>
  }
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80017b4:	1d39      	adds	r1, r7, #4
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ba:	2201      	movs	r2, #1
 80017bc:	4803      	ldr	r0, [pc, #12]	@ (80017cc <__io_putchar+0x2c>)
 80017be:	f004 ff1b 	bl	80065f8 <HAL_UART_Transmit>
  return 1;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000314 	.word	0x20000314

080017d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	@ 0x28
 80017d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
 80017e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001894 <MX_GPIO_Init+0xc4>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	4a2a      	ldr	r2, [pc, #168]	@ (8001894 <MX_GPIO_Init+0xc4>)
 80017ec:	f043 0304 	orr.w	r3, r3, #4
 80017f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f2:	4b28      	ldr	r3, [pc, #160]	@ (8001894 <MX_GPIO_Init+0xc4>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017fe:	4b25      	ldr	r3, [pc, #148]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	4a24      	ldr	r2, [pc, #144]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800180a:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <MX_GPIO_Init+0xc4>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	4a1e      	ldr	r2, [pc, #120]	@ (8001894 <MX_GPIO_Init+0xc4>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001822:	4b1c      	ldr	r3, [pc, #112]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	4a18      	ldr	r2, [pc, #96]	@ (8001894 <MX_GPIO_Init+0xc4>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800183a:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <MX_GPIO_Init+0xc4>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	2120      	movs	r1, #32
 800184a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184e:	f002 fbdb 	bl	8004008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON1_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON1_Pin;
 8001852:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001858:	2300      	movs	r3, #0
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800185c:	2301      	movs	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	480c      	ldr	r0, [pc, #48]	@ (8001898 <MX_GPIO_Init+0xc8>)
 8001868:	f002 fa24 	bl	8003cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800186c:	2320      	movs	r3, #32
 800186e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001870:	2301      	movs	r3, #1
 8001872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	4619      	mov	r1, r3
 8001882:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001886:	f002 fa15 	bl	8003cb4 <HAL_GPIO_Init>

}
 800188a:	bf00      	nop
 800188c:	3728      	adds	r7, #40	@ 0x28
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000
 8001898:	48000800 	.word	0x48000800

0800189c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001914 <MX_I2C1_Init+0x78>)
 80018a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001918 <MX_I2C1_Init+0x7c>)
 80018aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018ac:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b2:	4b17      	ldr	r3, [pc, #92]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018b8:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018be:	4b14      	ldr	r3, [pc, #80]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018c4:	4b12      	ldr	r3, [pc, #72]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ca:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018d6:	480e      	ldr	r0, [pc, #56]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018d8:	f002 fbc8 	bl	800406c <HAL_I2C_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018e2:	f000 f8f3 	bl	8001acc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018e6:	2100      	movs	r1, #0
 80018e8:	4809      	ldr	r0, [pc, #36]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018ea:	f002 ff8d 	bl	8004808 <HAL_I2CEx_ConfigAnalogFilter>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018f4:	f000 f8ea 	bl	8001acc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018f8:	2100      	movs	r1, #0
 80018fa:	4805      	ldr	r0, [pc, #20]	@ (8001910 <MX_I2C1_Init+0x74>)
 80018fc:	f002 ffcf 	bl	800489e <HAL_I2CEx_ConfigDigitalFilter>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001906:	f000 f8e1 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000270 	.word	0x20000270
 8001914:	40005400 	.word	0x40005400
 8001918:	10d19ce4 	.word	0x10d19ce4

0800191c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b0ac      	sub	sp, #176	@ 0xb0
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2288      	movs	r2, #136	@ 0x88
 800193a:	2100      	movs	r1, #0
 800193c:	4618      	mov	r0, r3
 800193e:	f009 fa60 	bl	800ae02 <memset>
  if(i2cHandle->Instance==I2C1)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a21      	ldr	r2, [pc, #132]	@ (80019cc <HAL_I2C_MspInit+0xb0>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d13b      	bne.n	80019c4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800194c:	2340      	movs	r3, #64	@ 0x40
 800194e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001950:	2300      	movs	r3, #0
 8001952:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4618      	mov	r0, r3
 800195a:	f003 fe83 	bl	8005664 <HAL_RCCEx_PeriphCLKConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001964:	f000 f8b2 	bl	8001acc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001968:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196c:	4a18      	ldr	r2, [pc, #96]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 800196e:	f043 0302 	orr.w	r3, r3, #2
 8001972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001974:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001980:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001984:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001988:	2312      	movs	r3, #18
 800198a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001994:	2303      	movs	r3, #3
 8001996:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800199a:	2304      	movs	r3, #4
 800199c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019a4:	4619      	mov	r1, r3
 80019a6:	480b      	ldr	r0, [pc, #44]	@ (80019d4 <HAL_I2C_MspInit+0xb8>)
 80019a8:	f002 f984 	bl	8003cb4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 80019ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 80019b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019b8:	4b05      	ldr	r3, [pc, #20]	@ (80019d0 <HAL_I2C_MspInit+0xb4>)
 80019ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019c4:	bf00      	nop
 80019c6:	37b0      	adds	r7, #176	@ 0xb0
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40005400 	.word	0x40005400
 80019d0:	40021000 	.word	0x40021000
 80019d4:	48000400 	.word	0x48000400

080019d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019dc:	f000 faee 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019e0:	f000 f810 	bl	8001a04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e4:	f7ff fef4 	bl	80017d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019e8:	f000 fa2a 	bl	8001e40 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80019ec:	f7ff ff56 	bl	800189c <MX_I2C1_Init>
  MX_ADC1_Init();
 80019f0:	f7ff fd76 	bl	80014e0 <MX_ADC1_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80019f4:	f005 ff14 	bl	8007820 <osKernelInitialize>
  MX_FREERTOS_Init();
 80019f8:	f7ff fe68 	bl	80016cc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80019fc:	f005 ff34 	bl	8007868 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <main+0x28>

08001a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b096      	sub	sp, #88	@ 0x58
 8001a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0a:	f107 0314 	add.w	r3, r7, #20
 8001a0e:	2244      	movs	r2, #68	@ 0x44
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f009 f9f5 	bl	800ae02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a18:	463b      	mov	r3, r7
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a26:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a2a:	f002 ff93 	bl	8004954 <HAL_PWREx_ControlVoltageScaling>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a34:	f000 f84a 	bl	8001acc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a40:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a42:	2310      	movs	r3, #16
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a46:	2302      	movs	r3, #2
 8001a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001a52:	230a      	movs	r3, #10
 8001a54:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a56:	2307      	movs	r3, #7
 8001a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4618      	mov	r0, r3
 8001a68:	f002 ffca 	bl	8004a00 <HAL_RCC_OscConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a72:	f000 f82b 	bl	8001acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a76:	230f      	movs	r3, #15
 8001a78:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 fb92 	bl	80051b8 <HAL_RCC_ClockConfig>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a9a:	f000 f817 	bl	8001acc <Error_Handler>
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	3758      	adds	r7, #88	@ 0x58
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001aba:	f000 fa9f 	bl	8001ffc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40001000 	.word	0x40001000

08001acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad0:	b672      	cpsid	i
}
 8001ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <Error_Handler+0x8>

08001ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae2:	4a10      	ldr	r2, [pc, #64]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <HAL_MspInit+0x4c>)
 8001b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	210f      	movs	r1, #15
 8001b12:	f06f 0001 	mvn.w	r0, #1
 8001b16:	f002 f821 	bl	8003b5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40021000 	.word	0x40021000

08001b28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08e      	sub	sp, #56	@ 0x38
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b36:	4b34      	ldr	r3, [pc, #208]	@ (8001c08 <HAL_InitTick+0xe0>)
 8001b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3a:	4a33      	ldr	r2, [pc, #204]	@ (8001c08 <HAL_InitTick+0xe0>)
 8001b3c:	f043 0310 	orr.w	r3, r3, #16
 8001b40:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b42:	4b31      	ldr	r3, [pc, #196]	@ (8001c08 <HAL_InitTick+0xe0>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b4e:	f107 0210 	add.w	r2, r7, #16
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 fcf1 	bl	8005540 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d103      	bne.n	8001b70 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b68:	f003 fcbe 	bl	80054e8 <HAL_RCC_GetPCLK1Freq>
 8001b6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b6e:	e004      	b.n	8001b7a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b70:	f003 fcba 	bl	80054e8 <HAL_RCC_GetPCLK1Freq>
 8001b74:	4603      	mov	r3, r0
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7c:	4a23      	ldr	r2, [pc, #140]	@ (8001c0c <HAL_InitTick+0xe4>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	0c9b      	lsrs	r3, r3, #18
 8001b84:	3b01      	subs	r3, #1
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b88:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001b8a:	4a22      	ldr	r2, [pc, #136]	@ (8001c14 <HAL_InitTick+0xec>)
 8001b8c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b8e:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001b90:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b94:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b96:	4a1e      	ldr	r2, [pc, #120]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b19      	ldr	r3, [pc, #100]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bae:	4818      	ldr	r0, [pc, #96]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001bb0:	f004 fa14 	bl	8005fdc <HAL_TIM_Base_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d11b      	bne.n	8001bfa <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001bc2:	4813      	ldr	r0, [pc, #76]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001bc4:	f004 fa6c 	bl	80060a0 <HAL_TIM_Base_Start_IT>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d111      	bne.n	8001bfa <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bd6:	2036      	movs	r0, #54	@ 0x36
 8001bd8:	f001 ffdc 	bl	8003b94 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b0f      	cmp	r3, #15
 8001be0:	d808      	bhi.n	8001bf4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001be2:	2200      	movs	r2, #0
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	2036      	movs	r0, #54	@ 0x36
 8001be8:	f001 ffb8 	bl	8003b5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bec:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <HAL_InitTick+0xf0>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e002      	b.n	8001bfa <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bfa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3738      	adds	r7, #56	@ 0x38
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	431bde83 	.word	0x431bde83
 8001c10:	200002c4 	.word	0x200002c4
 8001c14:	40001000 	.word	0x40001000
 8001c18:	20000004 	.word	0x20000004

08001c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <NMI_Handler+0x4>

08001c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <HardFault_Handler+0x4>

08001c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <MemManage_Handler+0x4>

08001c34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <ADC1_2_IRQHandler+0x10>)
 8001c5a:	f000 fe23 	bl	80028a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200001fc 	.word	0x200001fc

08001c68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <USART2_IRQHandler+0x10>)
 8001c6e:	f004 fd57 	bl	8006720 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000314 	.word	0x20000314

08001c7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c80:	4802      	ldr	r0, [pc, #8]	@ (8001c8c <TIM6_DAC_IRQHandler+0x10>)
 8001c82:	f004 fa7d 	bl	8006180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200002c4 	.word	0x200002c4

08001c90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return 1;
 8001c94:	2301      	movs	r3, #1
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <_kill>:

int _kill(int pid, int sig)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001caa:	f009 f8fd 	bl	800aea8 <__errno>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2216      	movs	r2, #22
 8001cb2:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <_exit>:

void _exit (int status)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ffe7 	bl	8001ca0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cd2:	bf00      	nop
 8001cd4:	e7fd      	b.n	8001cd2 <_exit+0x12>

08001cd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	e00a      	b.n	8001cfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce8:	f3af 8000 	nop.w
 8001cec:	4601      	mov	r1, r0
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	60ba      	str	r2, [r7, #8]
 8001cf4:	b2ca      	uxtb	r2, r1
 8001cf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	dbf0      	blt.n	8001ce8 <_read+0x12>
  }

  return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	e009      	b.n	8001d36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	60ba      	str	r2, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fd38 	bl	80017a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dbf1      	blt.n	8001d22 <_write+0x12>
  }
  return len;
 8001d3e:	687b      	ldr	r3, [r7, #4]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_close>:

int _close(int file)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d70:	605a      	str	r2, [r3, #4]
  return 0;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <_isatty>:

int _isatty(int file)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d88:	2301      	movs	r3, #1
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b085      	sub	sp, #20
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db8:	4a14      	ldr	r2, [pc, #80]	@ (8001e0c <_sbrk+0x5c>)
 8001dba:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <_sbrk+0x60>)
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc4:	4b13      	ldr	r3, [pc, #76]	@ (8001e14 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <_sbrk+0x64>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	@ (8001e18 <_sbrk+0x68>)
 8001dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd2:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <_sbrk+0x64>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d207      	bcs.n	8001df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de0:	f009 f862 	bl	800aea8 <__errno>
 8001de4:	4603      	mov	r3, r0
 8001de6:	220c      	movs	r2, #12
 8001de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295
 8001dee:	e009      	b.n	8001e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <_sbrk+0x64>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <_sbrk+0x64>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <_sbrk+0x64>)
 8001e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e02:	68fb      	ldr	r3, [r7, #12]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20018000 	.word	0x20018000
 8001e10:	00000400 	.word	0x00000400
 8001e14:	20000310 	.word	0x20000310
 8001e18:	20001df8 	.word	0x20001df8

08001e1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e20:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <SystemInit+0x20>)
 8001e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <SystemInit+0x20>)
 8001e28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e46:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <MX_USART2_UART_Init+0x5c>)
 8001e48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e52:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e58:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e66:	220c      	movs	r2, #12
 8001e68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e70:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e76:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e82:	4805      	ldr	r0, [pc, #20]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e84:	f004 fb6a 	bl	800655c <HAL_UART_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e8e:	f7ff fe1d 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000314 	.word	0x20000314
 8001e9c:	40004400 	.word	0x40004400

08001ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0ac      	sub	sp, #176	@ 0xb0
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2288      	movs	r2, #136	@ 0x88
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f008 ff9e 	bl	800ae02 <memset>
  if(uartHandle->Instance==USART2)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a25      	ldr	r2, [pc, #148]	@ (8001f60 <HAL_UART_MspInit+0xc0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d143      	bne.n	8001f58 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 fbc1 	bl	8005664 <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee8:	f7ff fdf0 	bl	8001acc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eec:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a16      	ldr	r2, [pc, #88]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <HAL_UART_MspInit+0xc4>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f34:	2307      	movs	r3, #7
 8001f36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f44:	f001 feb6 	bl	8003cb4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2105      	movs	r1, #5
 8001f4c:	2026      	movs	r0, #38	@ 0x26
 8001f4e:	f001 fe05 	bl	8003b5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f52:	2026      	movs	r0, #38	@ 0x26
 8001f54:	f001 fe1e 	bl	8003b94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f58:	bf00      	nop
 8001f5a:	37b0      	adds	r7, #176	@ 0xb0
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40004400 	.word	0x40004400
 8001f64:	40021000 	.word	0x40021000

08001f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fa0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f6c:	f7ff ff56 	bl	8001e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f70:	480c      	ldr	r0, [pc, #48]	@ (8001fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f72:	490d      	ldr	r1, [pc, #52]	@ (8001fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f74:	4a0d      	ldr	r2, [pc, #52]	@ (8001fac <LoopForever+0xe>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f88:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb4 <LoopForever+0x16>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f96:	f008 ff8d 	bl	800aeb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f9a:	f7ff fd1d 	bl	80019d8 <main>

08001f9e <LoopForever>:

LoopForever:
    b LoopForever
 8001f9e:	e7fe      	b.n	8001f9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fa0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001fac:	0800d0cc 	.word	0x0800d0cc
  ldr r2, =_sbss
 8001fb0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001fb4:	20001df4 	.word	0x20001df4

08001fb8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC3_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff8 <HAL_Init+0x3c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff8 <HAL_Init+0x3c>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd2:	2003      	movs	r0, #3
 8001fd4:	f001 fdb7 	bl	8003b46 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fd8:	200f      	movs	r0, #15
 8001fda:	f7ff fda5 	bl	8001b28 <HAL_InitTick>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	71fb      	strb	r3, [r7, #7]
 8001fe8:	e001      	b.n	8001fee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fea:	f7ff fd75 	bl	8001ad8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fee:	79fb      	ldrb	r3, [r7, #7]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40022000 	.word	0x40022000

08001ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_IncTick+0x20>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_IncTick+0x24>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4413      	add	r3, r2
 800200c:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <HAL_IncTick+0x24>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000008 	.word	0x20000008
 8002020:	2000039c 	.word	0x2000039c

08002024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <HAL_GetTick+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	2000039c 	.word	0x2000039c

0800203c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	609a      	str	r2, [r3, #8]
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	609a      	str	r2, [r3, #8]
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3360      	adds	r3, #96	@ 0x60
 80020b6:	461a      	mov	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <LL_ADC_SetOffset+0x44>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020dc:	bf00      	nop
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	03fff000 	.word	0x03fff000

080020ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	3360      	adds	r3, #96	@ 0x60
 80020fa:	461a      	mov	r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	3360      	adds	r3, #96	@ 0x60
 8002128:	461a      	mov	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	431a      	orrs	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002142:	bf00      	nop
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3330      	adds	r3, #48	@ 0x30
 8002184:	461a      	mov	r2, r3
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	f003 030c 	and.w	r3, r3, #12
 8002190:	4413      	add	r3, r2
 8002192:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	211f      	movs	r1, #31
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	401a      	ands	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	0e9b      	lsrs	r3, r3, #26
 80021ac:	f003 011f 	and.w	r1, r3, #31
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	431a      	orrs	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021c0:	bf00      	nop
 80021c2:	371c      	adds	r7, #28
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b087      	sub	sp, #28
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	3314      	adds	r3, #20
 8002202:	461a      	mov	r2, r3
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	0e5b      	lsrs	r3, r3, #25
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	4413      	add	r3, r2
 8002210:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	0d1b      	lsrs	r3, r3, #20
 800221a:	f003 031f 	and.w	r3, r3, #31
 800221e:	2107      	movs	r1, #7
 8002220:	fa01 f303 	lsl.w	r3, r1, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	401a      	ands	r2, r3
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	0d1b      	lsrs	r3, r3, #20
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	431a      	orrs	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800223c:	bf00      	nop
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002260:	43db      	mvns	r3, r3
 8002262:	401a      	ands	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0318 	and.w	r3, r3, #24
 800226a:	4908      	ldr	r1, [pc, #32]	@ (800228c <LL_ADC_SetChannelSingleDiff+0x44>)
 800226c:	40d9      	lsrs	r1, r3
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	400b      	ands	r3, r1
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002276:	431a      	orrs	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	0007ffff 	.word	0x0007ffff

08002290 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 031f 	and.w	r3, r3, #31
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80022d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6093      	str	r3, [r2, #8]
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002300:	d101      	bne.n	8002306 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002324:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002328:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002350:	d101      	bne.n	8002356 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002374:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002378:	f043 0201 	orr.w	r2, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800239c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023a0:	f043 0202 	orr.w	r2, r3, #2
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d101      	bne.n	80023cc <LL_ADC_IsEnabled+0x18>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <LL_ADC_IsEnabled+0x1a>
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d101      	bne.n	80023f2 <LL_ADC_IsDisableOngoing+0x18>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <LL_ADC_IsDisableOngoing+0x1a>
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002410:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002414:	f043 0204 	orr.w	r2, r3, #4
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b04      	cmp	r3, #4
 800243a:	d101      	bne.n	8002440 <LL_ADC_REG_IsConversionOngoing+0x18>
 800243c:	2301      	movs	r3, #1
 800243e:	e000      	b.n	8002442 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b08      	cmp	r3, #8
 8002460:	d101      	bne.n	8002466 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b089      	sub	sp, #36	@ 0x24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e130      	b.n	80026f0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002498:	2b00      	cmp	r3, #0
 800249a:	d109      	bne.n	80024b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff f8a3 	bl	80015e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff19 	bl	80022ec <LL_ADC_IsDeepPowerDownEnabled>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d004      	beq.n	80024ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff feff 	bl	80022c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff ff34 	bl	800233c <LL_ADC_IsInternalRegulatorEnabled>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d115      	bne.n	8002506 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff18 	bl	8002314 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024e4:	4b84      	ldr	r3, [pc, #528]	@ (80026f8 <HAL_ADC_Init+0x284>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	099b      	lsrs	r3, r3, #6
 80024ea:	4a84      	ldr	r2, [pc, #528]	@ (80026fc <HAL_ADC_Init+0x288>)
 80024ec:	fba2 2303 	umull	r2, r3, r2, r3
 80024f0:	099b      	lsrs	r3, r3, #6
 80024f2:	3301      	adds	r3, #1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024f8:	e002      	b.n	8002500 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3b01      	subs	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f9      	bne.n	80024fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ff16 	bl	800233c <LL_ADC_IsInternalRegulatorEnabled>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10d      	bne.n	8002532 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251a:	f043 0210 	orr.w	r2, r3, #16
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002526:	f043 0201 	orr.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff ff76 	bl	8002428 <LL_ADC_REG_IsConversionOngoing>
 800253c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002542:	f003 0310 	and.w	r3, r3, #16
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 80c9 	bne.w	80026de <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 80c5 	bne.w	80026de <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002558:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800255c:	f043 0202 	orr.w	r2, r3, #2
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff23 	bl	80023b4 <LL_ADC_IsEnabled>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d115      	bne.n	80025a0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002574:	4862      	ldr	r0, [pc, #392]	@ (8002700 <HAL_ADC_Init+0x28c>)
 8002576:	f7ff ff1d 	bl	80023b4 <LL_ADC_IsEnabled>
 800257a:	4604      	mov	r4, r0
 800257c:	4861      	ldr	r0, [pc, #388]	@ (8002704 <HAL_ADC_Init+0x290>)
 800257e:	f7ff ff19 	bl	80023b4 <LL_ADC_IsEnabled>
 8002582:	4603      	mov	r3, r0
 8002584:	431c      	orrs	r4, r3
 8002586:	4860      	ldr	r0, [pc, #384]	@ (8002708 <HAL_ADC_Init+0x294>)
 8002588:	f7ff ff14 	bl	80023b4 <LL_ADC_IsEnabled>
 800258c:	4603      	mov	r3, r0
 800258e:	4323      	orrs	r3, r4
 8002590:	2b00      	cmp	r3, #0
 8002592:	d105      	bne.n	80025a0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4619      	mov	r1, r3
 800259a:	485c      	ldr	r0, [pc, #368]	@ (800270c <HAL_ADC_Init+0x298>)
 800259c:	f7ff fd4e 	bl	800203c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7e5b      	ldrb	r3, [r3, #25]
 80025a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80025b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80025b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d106      	bne.n	80025dc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	3b01      	subs	r3, #1
 80025d4:	045b      	lsls	r3, r3, #17
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d009      	beq.n	80025f8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	4b44      	ldr	r3, [pc, #272]	@ (8002710 <HAL_ADC_Init+0x29c>)
 8002600:	4013      	ands	r3, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	430b      	orrs	r3, r1
 800260a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff1c 	bl	800244e <LL_ADC_INJ_IsConversionOngoing>
 8002616:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d13d      	bne.n	800269a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d13a      	bne.n	800269a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002628:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002630:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002632:	4313      	orrs	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002640:	f023 0302 	bic.w	r3, r3, #2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	69b9      	ldr	r1, [r7, #24]
 800264a:	430b      	orrs	r3, r1
 800264c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002654:	2b01      	cmp	r3, #1
 8002656:	d118      	bne.n	800268a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002662:	f023 0304 	bic.w	r3, r3, #4
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800266e:	4311      	orrs	r1, r2
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002674:	4311      	orrs	r1, r2
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800267a:	430a      	orrs	r2, r1
 800267c:	431a      	orrs	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	611a      	str	r2, [r3, #16]
 8002688:	e007      	b.n	800269a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0201 	bic.w	r2, r2, #1
 8002698:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d10c      	bne.n	80026bc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a8:	f023 010f 	bic.w	r1, r3, #15
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	1e5a      	subs	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80026ba:	e007      	b.n	80026cc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 020f 	bic.w	r2, r2, #15
 80026ca:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d0:	f023 0303 	bic.w	r3, r3, #3
 80026d4:	f043 0201 	orr.w	r2, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	655a      	str	r2, [r3, #84]	@ 0x54
 80026dc:	e007      	b.n	80026ee <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e2:	f043 0210 	orr.w	r2, r3, #16
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3724      	adds	r7, #36	@ 0x24
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd90      	pop	{r4, r7, pc}
 80026f8:	20000000 	.word	0x20000000
 80026fc:	053e2d63 	.word	0x053e2d63
 8002700:	50040000 	.word	0x50040000
 8002704:	50040100 	.word	0x50040100
 8002708:	50040200 	.word	0x50040200
 800270c:	50040300 	.word	0x50040300
 8002710:	fff0c007 	.word	0xfff0c007

08002714 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800271c:	4857      	ldr	r0, [pc, #348]	@ (800287c <HAL_ADC_Start+0x168>)
 800271e:	f7ff fdb7 	bl	8002290 <LL_ADC_GetMultimode>
 8002722:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff fe7d 	bl	8002428 <LL_ADC_REG_IsConversionOngoing>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	f040 809c 	bne.w	800286e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800273c:	2b01      	cmp	r3, #1
 800273e:	d101      	bne.n	8002744 <HAL_ADC_Start+0x30>
 8002740:	2302      	movs	r3, #2
 8002742:	e097      	b.n	8002874 <HAL_ADC_Start+0x160>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 fed3 	bl	80034f8 <ADC_Enable>
 8002752:	4603      	mov	r3, r0
 8002754:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002756:	7dfb      	ldrb	r3, [r7, #23]
 8002758:	2b00      	cmp	r3, #0
 800275a:	f040 8083 	bne.w	8002864 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002762:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002766:	f023 0301 	bic.w	r3, r3, #1
 800276a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a42      	ldr	r2, [pc, #264]	@ (8002880 <HAL_ADC_Start+0x16c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d002      	beq.n	8002782 <HAL_ADC_Start+0x6e>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	e000      	b.n	8002784 <HAL_ADC_Start+0x70>
 8002782:	4b40      	ldr	r3, [pc, #256]	@ (8002884 <HAL_ADC_Start+0x170>)
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	4293      	cmp	r3, r2
 800278a:	d002      	beq.n	8002792 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d105      	bne.n	800279e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002796:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027aa:	d106      	bne.n	80027ba <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	f023 0206 	bic.w	r2, r3, #6
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80027b8:	e002      	b.n	80027c0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	221c      	movs	r2, #28
 80027c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002880 <HAL_ADC_Start+0x16c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d002      	beq.n	80027e0 <HAL_ADC_Start+0xcc>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	e000      	b.n	80027e2 <HAL_ADC_Start+0xce>
 80027e0:	4b28      	ldr	r3, [pc, #160]	@ (8002884 <HAL_ADC_Start+0x170>)
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	6812      	ldr	r2, [r2, #0]
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d008      	beq.n	80027fc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	d002      	beq.n	80027fc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	2b09      	cmp	r3, #9
 80027fa:	d114      	bne.n	8002826 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d007      	beq.n	800281a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002812:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff fdee 	bl	8002400 <LL_ADC_REG_StartConversion>
 8002824:	e025      	b.n	8002872 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a12      	ldr	r2, [pc, #72]	@ (8002880 <HAL_ADC_Start+0x16c>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d002      	beq.n	8002842 <HAL_ADC_Start+0x12e>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	e000      	b.n	8002844 <HAL_ADC_Start+0x130>
 8002842:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <HAL_ADC_Start+0x170>)
 8002844:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00f      	beq.n	8002872 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002856:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800285a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	655a      	str	r2, [r3, #84]	@ 0x54
 8002862:	e006      	b.n	8002872 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800286c:	e001      	b.n	8002872 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800286e:	2302      	movs	r3, #2
 8002870:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002872:	7dfb      	ldrb	r3, [r7, #23]
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	50040300 	.word	0x50040300
 8002880:	50040100 	.word	0x50040100
 8002884:	50040000 	.word	0x50040000

08002888 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002896:	4618      	mov	r0, r3
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08a      	sub	sp, #40	@ 0x28
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80028ac:	2300      	movs	r3, #0
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028c0:	4882      	ldr	r0, [pc, #520]	@ (8002acc <HAL_ADC_IRQHandler+0x228>)
 80028c2:	f7ff fce5 	bl	8002290 <LL_ADC_GetMultimode>
 80028c6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d017      	beq.n	8002902 <HAL_ADC_IRQHandler+0x5e>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d012      	beq.n	8002902 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e0:	f003 0310 	and.w	r3, r3, #16
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d105      	bne.n	80028f4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ec:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 ffbf 	bl	8003878 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2202      	movs	r2, #2
 8002900:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <HAL_ADC_IRQHandler+0x72>
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10a      	bne.n	800292c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 8083 	beq.w	8002a28 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	2b00      	cmp	r3, #0
 800292a:	d07d      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002930:	f003 0310 	and.w	r3, r3, #16
 8002934:	2b00      	cmp	r3, #0
 8002936:	d105      	bne.n	8002944 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff fc00 	bl	800214e <LL_ADC_REG_IsTriggerSourceSWStart>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d062      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a5d      	ldr	r2, [pc, #372]	@ (8002ad0 <HAL_ADC_IRQHandler+0x22c>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d002      	beq.n	8002964 <HAL_ADC_IRQHandler+0xc0>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	e000      	b.n	8002966 <HAL_ADC_IRQHandler+0xc2>
 8002964:	4b5b      	ldr	r3, [pc, #364]	@ (8002ad4 <HAL_ADC_IRQHandler+0x230>)
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	4293      	cmp	r3, r2
 800296c:	d008      	beq.n	8002980 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2b05      	cmp	r3, #5
 8002978:	d002      	beq.n	8002980 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b09      	cmp	r3, #9
 800297e:	d104      	bne.n	800298a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	623b      	str	r3, [r7, #32]
 8002988:	e00c      	b.n	80029a4 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a50      	ldr	r2, [pc, #320]	@ (8002ad0 <HAL_ADC_IRQHandler+0x22c>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d002      	beq.n	800299a <HAL_ADC_IRQHandler+0xf6>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	e000      	b.n	800299c <HAL_ADC_IRQHandler+0xf8>
 800299a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ad4 <HAL_ADC_IRQHandler+0x230>)
 800299c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d135      	bne.n	8002a1a <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d12e      	bne.n	8002a1a <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff fd31 	bl	8002428 <LL_ADC_REG_IsConversionOngoing>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d11a      	bne.n	8002a02 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020c 	bic.w	r2, r2, #12
 80029da:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d112      	bne.n	8002a1a <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f8:	f043 0201 	orr.w	r2, r3, #1
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a00:	e00b      	b.n	8002a1a <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a06:	f043 0210 	orr.w	r2, r3, #16
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a12:	f043 0201 	orr.w	r2, r3, #1
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f95c 	bl	8002cd8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	220c      	movs	r2, #12
 8002a26:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d004      	beq.n	8002a3c <HAL_ADC_IRQHandler+0x198>
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	f003 0320 	and.w	r3, r3, #32
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10b      	bne.n	8002a54 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 809f 	beq.w	8002b86 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8099 	beq.w	8002b86 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a64:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff fbab 	bl	80021cc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002a76:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fb66 	bl	800214e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a82:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a11      	ldr	r2, [pc, #68]	@ (8002ad0 <HAL_ADC_IRQHandler+0x22c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d002      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x1f0>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	e000      	b.n	8002a96 <HAL_ADC_IRQHandler+0x1f2>
 8002a94:	4b0f      	ldr	r3, [pc, #60]	@ (8002ad4 <HAL_ADC_IRQHandler+0x230>)
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d008      	beq.n	8002ab0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b06      	cmp	r3, #6
 8002aa8:	d002      	beq.n	8002ab0 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2b07      	cmp	r3, #7
 8002aae:	d104      	bne.n	8002aba <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	623b      	str	r3, [r7, #32]
 8002ab8:	e013      	b.n	8002ae2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a04      	ldr	r2, [pc, #16]	@ (8002ad0 <HAL_ADC_IRQHandler+0x22c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d009      	beq.n	8002ad8 <HAL_ADC_IRQHandler+0x234>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	e007      	b.n	8002ada <HAL_ADC_IRQHandler+0x236>
 8002aca:	bf00      	nop
 8002acc:	50040300 	.word	0x50040300
 8002ad0:	50040100 	.word	0x50040100
 8002ad4:	50040000 	.word	0x50040000
 8002ad8:	4b7d      	ldr	r3, [pc, #500]	@ (8002cd0 <HAL_ADC_IRQHandler+0x42c>)
 8002ada:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d047      	beq.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_ADC_IRQHandler+0x25e>
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d03f      	beq.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002af8:	6a3b      	ldr	r3, [r7, #32]
 8002afa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d13a      	bne.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0c:	2b40      	cmp	r3, #64	@ 0x40
 8002b0e:	d133      	bne.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d12e      	bne.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff fc95 	bl	800244e <LL_ADC_INJ_IsConversionOngoing>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d11a      	bne.n	8002b60 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b38:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d112      	bne.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b56:	f043 0201 	orr.w	r2, r3, #1
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b5e:	e00b      	b.n	8002b78 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b64:	f043 0210 	orr.w	r2, r3, #16
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	f043 0201 	orr.w	r2, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 fe55 	bl	8003828 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2260      	movs	r2, #96	@ 0x60
 8002b84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d011      	beq.n	8002bb4 <HAL_ADC_IRQHandler+0x310>
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00c      	beq.n	8002bb4 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f8a0 	bl	8002cec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d012      	beq.n	8002be4 <HAL_ADC_IRQHandler+0x340>
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00d      	beq.n	8002be4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fe3b 	bl	8003850 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002be2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d012      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x370>
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00d      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 fe2d 	bl	8003864 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c12:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d036      	beq.n	8002c8c <HAL_ADC_IRQHandler+0x3e8>
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	f003 0310 	and.w	r3, r3, #16
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d031      	beq.n	8002c8c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d102      	bne.n	8002c36 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002c30:	2301      	movs	r3, #1
 8002c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c34:	e014      	b.n	8002c60 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002c3c:	4825      	ldr	r0, [pc, #148]	@ (8002cd4 <HAL_ADC_IRQHandler+0x430>)
 8002c3e:	f7ff fb35 	bl	80022ac <LL_ADC_GetMultiDMATransfer>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00b      	beq.n	8002c60 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c4c:	e008      	b.n	8002c60 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d10e      	bne.n	8002c84 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	f043 0202 	orr.w	r2, r3, #2
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f83e 	bl	8002d00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2210      	movs	r2, #16
 8002c8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d018      	beq.n	8002cc8 <HAL_ADC_IRQHandler+0x424>
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb0:	f043 0208 	orr.w	r2, r3, #8
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cc0:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fdba 	bl	800383c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002cc8:	bf00      	nop
 8002cca:	3728      	adds	r7, #40	@ 0x28
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	50040000 	.word	0x50040000
 8002cd4:	50040300 	.word	0x50040300

08002cd8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b0b6      	sub	sp, #216	@ 0xd8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x22>
 8002d32:	2302      	movs	r3, #2
 8002d34:	e3c9      	b.n	80034ca <HAL_ADC_ConfigChannel+0x7b6>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fb70 	bl	8002428 <LL_ADC_REG_IsConversionOngoing>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f040 83aa 	bne.w	80034a4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b05      	cmp	r3, #5
 8002d5e:	d824      	bhi.n	8002daa <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	3b02      	subs	r3, #2
 8002d66:	2b03      	cmp	r3, #3
 8002d68:	d81b      	bhi.n	8002da2 <HAL_ADC_ConfigChannel+0x8e>
 8002d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d70 <HAL_ADC_ConfigChannel+0x5c>)
 8002d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d70:	08002d81 	.word	0x08002d81
 8002d74:	08002d89 	.word	0x08002d89
 8002d78:	08002d91 	.word	0x08002d91
 8002d7c:	08002d99 	.word	0x08002d99
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002d80:	230c      	movs	r3, #12
 8002d82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d86:	e010      	b.n	8002daa <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002d88:	2312      	movs	r3, #18
 8002d8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d8e:	e00c      	b.n	8002daa <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002d90:	2318      	movs	r3, #24
 8002d92:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d96:	e008      	b.n	8002daa <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002d98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002da0:	e003      	b.n	8002daa <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002da2:	2306      	movs	r3, #6
 8002da4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002da8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002db8:	f7ff f9dc 	bl	8002174 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff fb31 	bl	8002428 <LL_ADC_REG_IsConversionOngoing>
 8002dc6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fb3d 	bl	800244e <LL_ADC_INJ_IsConversionOngoing>
 8002dd4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f040 81a4 	bne.w	800312a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002de2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f040 819f 	bne.w	800312a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	6819      	ldr	r1, [r3, #0]
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	f7ff f9fa 	bl	80021f2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	695a      	ldr	r2, [r3, #20]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	08db      	lsrs	r3, r3, #3
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d00a      	beq.n	8002e36 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6818      	ldr	r0, [r3, #0]
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	6919      	ldr	r1, [r3, #16]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e30:	f7ff f938 	bl	80020a4 <LL_ADC_SetOffset>
 8002e34:	e179      	b.n	800312a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff f955 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x14e>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2100      	movs	r1, #0
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff f94a 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	0e9b      	lsrs	r3, r3, #26
 8002e5c:	f003 021f 	and.w	r2, r3, #31
 8002e60:	e01e      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x18c>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2100      	movs	r1, #0
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff f93f 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002e90:	2320      	movs	r3, #32
 8002e92:	e004      	b.n	8002e9e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002e94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1a4>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0e9b      	lsrs	r3, r3, #26
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	e018      	b.n	8002eea <HAL_ADC_ConfigChannel+0x1d6>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ec4:	fa93 f3a3 	rbit	r3, r3
 8002ec8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002ed4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002edc:	2320      	movs	r3, #32
 8002ede:	e004      	b.n	8002eea <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002ee0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ee4:	fab3 f383 	clz	r3, r3
 8002ee8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d106      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff f90e 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2101      	movs	r1, #1
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff f8f2 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10a      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x214>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2101      	movs	r1, #1
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff f8e7 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	0e9b      	lsrs	r3, r3, #26
 8002f22:	f003 021f 	and.w	r2, r3, #31
 8002f26:	e01e      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x252>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff f8dc 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002f34:	4603      	mov	r3, r0
 8002f36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002f46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002f4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002f56:	2320      	movs	r3, #32
 8002f58:	e004      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002f5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d105      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x26a>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	0e9b      	lsrs	r3, r3, #26
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	e018      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x29c>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002f92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002f9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002fa2:	2320      	movs	r3, #32
 8002fa4:	e004      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002fa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d106      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2101      	movs	r1, #1
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff f8ab 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2102      	movs	r1, #2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff f88f 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10a      	bne.n	8002fee <HAL_ADC_ConfigChannel+0x2da>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2102      	movs	r1, #2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff f884 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	0e9b      	lsrs	r3, r3, #26
 8002fe8:	f003 021f 	and.w	r2, r3, #31
 8002fec:	e01e      	b.n	800302c <HAL_ADC_ConfigChannel+0x318>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff f879 	bl	80020ec <LL_ADC_GetOffsetChannel>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003004:	fa93 f3a3 	rbit	r3, r3
 8003008:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800300c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003010:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003014:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800301c:	2320      	movs	r3, #32
 800301e:	e004      	b.n	800302a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003020:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003024:	fab3 f383 	clz	r3, r3
 8003028:	b2db      	uxtb	r3, r3
 800302a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003034:	2b00      	cmp	r3, #0
 8003036:	d105      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x330>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	0e9b      	lsrs	r3, r3, #26
 800303e:	f003 031f 	and.w	r3, r3, #31
 8003042:	e014      	b.n	800306e <HAL_ADC_ConfigChannel+0x35a>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003052:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003054:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003058:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e004      	b.n	800306e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003064:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800306e:	429a      	cmp	r2, r3
 8003070:	d106      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2200      	movs	r2, #0
 8003078:	2102      	movs	r1, #2
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff f84c 	bl	8002118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2103      	movs	r1, #3
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff f830 	bl	80020ec <LL_ADC_GetOffsetChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10a      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x398>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2103      	movs	r1, #3
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff f825 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80030a2:	4603      	mov	r3, r0
 80030a4:	0e9b      	lsrs	r3, r3, #26
 80030a6:	f003 021f 	and.w	r2, r3, #31
 80030aa:	e017      	b.n	80030dc <HAL_ADC_ConfigChannel+0x3c8>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2103      	movs	r1, #3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7ff f81a 	bl	80020ec <LL_ADC_GetOffsetChannel>
 80030b8:	4603      	mov	r3, r0
 80030ba:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80030c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030c6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80030c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80030ce:	2320      	movs	r3, #32
 80030d0:	e003      	b.n	80030da <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80030d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030d4:	fab3 f383 	clz	r3, r3
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d105      	bne.n	80030f4 <HAL_ADC_ConfigChannel+0x3e0>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	0e9b      	lsrs	r3, r3, #26
 80030ee:	f003 031f 	and.w	r3, r3, #31
 80030f2:	e011      	b.n	8003118 <HAL_ADC_ConfigChannel+0x404>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030fc:	fa93 f3a3 	rbit	r3, r3
 8003100:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003102:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003104:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003106:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800310c:	2320      	movs	r3, #32
 800310e:	e003      	b.n	8003118 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003110:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003112:	fab3 f383 	clz	r3, r3
 8003116:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003118:	429a      	cmp	r2, r3
 800311a:	d106      	bne.n	800312a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2200      	movs	r2, #0
 8003122:	2103      	movs	r1, #3
 8003124:	4618      	mov	r0, r3
 8003126:	f7fe fff7 	bl	8002118 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff f940 	bl	80023b4 <LL_ADC_IsEnabled>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	f040 8140 	bne.w	80033bc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	6819      	ldr	r1, [r3, #0]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	461a      	mov	r2, r3
 800314a:	f7ff f87d 	bl	8002248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	4a8f      	ldr	r2, [pc, #572]	@ (8003390 <HAL_ADC_ConfigChannel+0x67c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	f040 8131 	bne.w	80033bc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10b      	bne.n	8003182 <HAL_ADC_ConfigChannel+0x46e>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	0e9b      	lsrs	r3, r3, #26
 8003170:	3301      	adds	r3, #1
 8003172:	f003 031f 	and.w	r3, r3, #31
 8003176:	2b09      	cmp	r3, #9
 8003178:	bf94      	ite	ls
 800317a:	2301      	movls	r3, #1
 800317c:	2300      	movhi	r3, #0
 800317e:	b2db      	uxtb	r3, r3
 8003180:	e019      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x4a2>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800318a:	fa93 f3a3 	rbit	r3, r3
 800318e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003192:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800319a:	2320      	movs	r3, #32
 800319c:	e003      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800319e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031a0:	fab3 f383 	clz	r3, r3
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	3301      	adds	r3, #1
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	2b09      	cmp	r3, #9
 80031ae:	bf94      	ite	ls
 80031b0:	2301      	movls	r3, #1
 80031b2:	2300      	movhi	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d079      	beq.n	80032ae <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d107      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x4c2>
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	0e9b      	lsrs	r3, r3, #26
 80031cc:	3301      	adds	r3, #1
 80031ce:	069b      	lsls	r3, r3, #26
 80031d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031d4:	e015      	b.n	8003202 <HAL_ADC_ConfigChannel+0x4ee>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031de:	fa93 f3a3 	rbit	r3, r3
 80031e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80031e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031e6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80031e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80031ee:	2320      	movs	r3, #32
 80031f0:	e003      	b.n	80031fa <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80031f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031f4:	fab3 f383 	clz	r3, r3
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	069b      	lsls	r3, r3, #26
 80031fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x50e>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	3301      	adds	r3, #1
 8003216:	f003 031f 	and.w	r3, r3, #31
 800321a:	2101      	movs	r1, #1
 800321c:	fa01 f303 	lsl.w	r3, r1, r3
 8003220:	e017      	b.n	8003252 <HAL_ADC_ConfigChannel+0x53e>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800322a:	fa93 f3a3 	rbit	r3, r3
 800322e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003232:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e003      	b.n	8003246 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800323e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003240:	fab3 f383 	clz	r3, r3
 8003244:	b2db      	uxtb	r3, r3
 8003246:	3301      	adds	r3, #1
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2101      	movs	r1, #1
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	ea42 0103 	orr.w	r1, r2, r3
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10a      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x564>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	0e9b      	lsrs	r3, r3, #26
 8003268:	3301      	adds	r3, #1
 800326a:	f003 021f 	and.w	r2, r3, #31
 800326e:	4613      	mov	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	4413      	add	r3, r2
 8003274:	051b      	lsls	r3, r3, #20
 8003276:	e018      	b.n	80032aa <HAL_ADC_ConfigChannel+0x596>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003280:	fa93 f3a3 	rbit	r3, r3
 8003284:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003288:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800328a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003290:	2320      	movs	r3, #32
 8003292:	e003      	b.n	800329c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003296:	fab3 f383 	clz	r3, r3
 800329a:	b2db      	uxtb	r3, r3
 800329c:	3301      	adds	r3, #1
 800329e:	f003 021f 	and.w	r2, r3, #31
 80032a2:	4613      	mov	r3, r2
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	4413      	add	r3, r2
 80032a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032aa:	430b      	orrs	r3, r1
 80032ac:	e081      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x5b6>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	0e9b      	lsrs	r3, r3, #26
 80032c0:	3301      	adds	r3, #1
 80032c2:	069b      	lsls	r3, r3, #26
 80032c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032c8:	e015      	b.n	80032f6 <HAL_ADC_ConfigChannel+0x5e2>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d2:	fa93 f3a3 	rbit	r3, r3
 80032d6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80032d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80032dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80032e2:	2320      	movs	r3, #32
 80032e4:	e003      	b.n	80032ee <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80032e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e8:	fab3 f383 	clz	r3, r3
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	3301      	adds	r3, #1
 80032f0:	069b      	lsls	r3, r3, #26
 80032f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d109      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x602>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	0e9b      	lsrs	r3, r3, #26
 8003308:	3301      	adds	r3, #1
 800330a:	f003 031f 	and.w	r3, r3, #31
 800330e:	2101      	movs	r1, #1
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	e017      	b.n	8003346 <HAL_ADC_ConfigChannel+0x632>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	fa93 f3a3 	rbit	r3, r3
 8003322:	61bb      	str	r3, [r7, #24]
  return result;
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800332e:	2320      	movs	r3, #32
 8003330:	e003      	b.n	800333a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	fab3 f383 	clz	r3, r3
 8003338:	b2db      	uxtb	r3, r3
 800333a:	3301      	adds	r3, #1
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	2101      	movs	r1, #1
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	ea42 0103 	orr.w	r1, r2, r3
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10d      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x65e>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	0e9b      	lsrs	r3, r3, #26
 800335c:	3301      	adds	r3, #1
 800335e:	f003 021f 	and.w	r2, r3, #31
 8003362:	4613      	mov	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	4413      	add	r3, r2
 8003368:	3b1e      	subs	r3, #30
 800336a:	051b      	lsls	r3, r3, #20
 800336c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003370:	e01e      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x69c>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	fa93 f3a3 	rbit	r3, r3
 800337e:	60fb      	str	r3, [r7, #12]
  return result;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d104      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800338a:	2320      	movs	r3, #32
 800338c:	e006      	b.n	800339c <HAL_ADC_ConfigChannel+0x688>
 800338e:	bf00      	nop
 8003390:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fab3 f383 	clz	r3, r3
 800339a:	b2db      	uxtb	r3, r3
 800339c:	3301      	adds	r3, #1
 800339e:	f003 021f 	and.w	r2, r3, #31
 80033a2:	4613      	mov	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4413      	add	r3, r2
 80033a8:	3b1e      	subs	r3, #30
 80033aa:	051b      	lsls	r3, r3, #20
 80033ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033b6:	4619      	mov	r1, r3
 80033b8:	f7fe ff1b 	bl	80021f2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	4b44      	ldr	r3, [pc, #272]	@ (80034d4 <HAL_ADC_ConfigChannel+0x7c0>)
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d07a      	beq.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033c8:	4843      	ldr	r0, [pc, #268]	@ (80034d8 <HAL_ADC_ConfigChannel+0x7c4>)
 80033ca:	f7fe fe5d 	bl	8002088 <LL_ADC_GetCommonPathInternalCh>
 80033ce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a41      	ldr	r2, [pc, #260]	@ (80034dc <HAL_ADC_ConfigChannel+0x7c8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d12c      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d126      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a3c      	ldr	r2, [pc, #240]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7cc>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d004      	beq.n	80033fc <HAL_ADC_ConfigChannel+0x6e8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a3b      	ldr	r2, [pc, #236]	@ (80034e4 <HAL_ADC_ConfigChannel+0x7d0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d15d      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003400:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003404:	4619      	mov	r1, r3
 8003406:	4834      	ldr	r0, [pc, #208]	@ (80034d8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003408:	f7fe fe2b 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800340c:	4b36      	ldr	r3, [pc, #216]	@ (80034e8 <HAL_ADC_ConfigChannel+0x7d4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	099b      	lsrs	r3, r3, #6
 8003412:	4a36      	ldr	r2, [pc, #216]	@ (80034ec <HAL_ADC_ConfigChannel+0x7d8>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	099b      	lsrs	r3, r3, #6
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	4613      	mov	r3, r2
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4413      	add	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003426:	e002      	b.n	800342e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	3b01      	subs	r3, #1
 800342c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d1f9      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003434:	e040      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a2d      	ldr	r2, [pc, #180]	@ (80034f0 <HAL_ADC_ConfigChannel+0x7dc>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d118      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003440:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003444:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d112      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a23      	ldr	r2, [pc, #140]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d004      	beq.n	8003460 <HAL_ADC_ConfigChannel+0x74c>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a22      	ldr	r2, [pc, #136]	@ (80034e4 <HAL_ADC_ConfigChannel+0x7d0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d12d      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003460:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003464:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003468:	4619      	mov	r1, r3
 800346a:	481b      	ldr	r0, [pc, #108]	@ (80034d8 <HAL_ADC_ConfigChannel+0x7c4>)
 800346c:	f7fe fdf9 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003470:	e024      	b.n	80034bc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1f      	ldr	r2, [pc, #124]	@ (80034f4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d120      	bne.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800347c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003480:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d11a      	bne.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a14      	ldr	r2, [pc, #80]	@ (80034e0 <HAL_ADC_ConfigChannel+0x7cc>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d115      	bne.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003492:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003496:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800349a:	4619      	mov	r1, r3
 800349c:	480e      	ldr	r0, [pc, #56]	@ (80034d8 <HAL_ADC_ConfigChannel+0x7c4>)
 800349e:	f7fe fde0 	bl	8002062 <LL_ADC_SetCommonPathInternalCh>
 80034a2:	e00c      	b.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a8:	f043 0220 	orr.w	r2, r3, #32
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80034b6:	e002      	b.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b8:	bf00      	nop
 80034ba:	e000      	b.n	80034be <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80034c6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	37d8      	adds	r7, #216	@ 0xd8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	80080000 	.word	0x80080000
 80034d8:	50040300 	.word	0x50040300
 80034dc:	c7520000 	.word	0xc7520000
 80034e0:	50040000 	.word	0x50040000
 80034e4:	50040200 	.word	0x50040200
 80034e8:	20000000 	.word	0x20000000
 80034ec:	053e2d63 	.word	0x053e2d63
 80034f0:	cb840000 	.word	0xcb840000
 80034f4:	80000001 	.word	0x80000001

080034f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003500:	2300      	movs	r3, #0
 8003502:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe ff53 	bl	80023b4 <LL_ADC_IsEnabled>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d169      	bne.n	80035e8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	4b36      	ldr	r3, [pc, #216]	@ (80035f4 <ADC_Enable+0xfc>)
 800351c:	4013      	ands	r3, r2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00d      	beq.n	800353e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003526:	f043 0210 	orr.w	r2, r3, #16
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003532:	f043 0201 	orr.w	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e055      	b.n	80035ea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe ff0e 	bl	8002364 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003548:	482b      	ldr	r0, [pc, #172]	@ (80035f8 <ADC_Enable+0x100>)
 800354a:	f7fe fd9d 	bl	8002088 <LL_ADC_GetCommonPathInternalCh>
 800354e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003550:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003554:	2b00      	cmp	r3, #0
 8003556:	d013      	beq.n	8003580 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003558:	4b28      	ldr	r3, [pc, #160]	@ (80035fc <ADC_Enable+0x104>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	099b      	lsrs	r3, r3, #6
 800355e:	4a28      	ldr	r2, [pc, #160]	@ (8003600 <ADC_Enable+0x108>)
 8003560:	fba2 2303 	umull	r2, r3, r2, r3
 8003564:	099b      	lsrs	r3, r3, #6
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	4613      	mov	r3, r2
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003572:	e002      	b.n	800357a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	3b01      	subs	r3, #1
 8003578:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1f9      	bne.n	8003574 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003580:	f7fe fd50 	bl	8002024 <HAL_GetTick>
 8003584:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003586:	e028      	b.n	80035da <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f7fe ff11 	bl	80023b4 <LL_ADC_IsEnabled>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d104      	bne.n	80035a2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f7fe fee1 	bl	8002364 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035a2:	f7fe fd3f 	bl	8002024 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d914      	bls.n	80035da <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d00d      	beq.n	80035da <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c2:	f043 0210 	orr.w	r2, r3, #16
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ce:	f043 0201 	orr.w	r2, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e007      	b.n	80035ea <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d1cf      	bne.n	8003588 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	8000003f 	.word	0x8000003f
 80035f8:	50040300 	.word	0x50040300
 80035fc:	20000000 	.word	0x20000000
 8003600:	053e2d63 	.word	0x053e2d63

08003604 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4618      	mov	r0, r3
 8003612:	f7fe fee2 	bl	80023da <LL_ADC_IsDisableOngoing>
 8003616:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7fe fec9 	bl	80023b4 <LL_ADC_IsEnabled>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d047      	beq.n	80036b8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d144      	bne.n	80036b8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 030d 	and.w	r3, r3, #13
 8003638:	2b01      	cmp	r3, #1
 800363a:	d10c      	bne.n	8003656 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4618      	mov	r0, r3
 8003642:	f7fe fea3 	bl	800238c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2203      	movs	r2, #3
 800364c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800364e:	f7fe fce9 	bl	8002024 <HAL_GetTick>
 8003652:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003654:	e029      	b.n	80036aa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365a:	f043 0210 	orr.w	r2, r3, #16
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003666:	f043 0201 	orr.w	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e023      	b.n	80036ba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003672:	f7fe fcd7 	bl	8002024 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d914      	bls.n	80036aa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00d      	beq.n	80036aa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003692:	f043 0210 	orr.w	r2, r3, #16
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	f043 0201 	orr.w	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e007      	b.n	80036ba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1dc      	bne.n	8003672 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <LL_ADC_IsEnabled>:
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d101      	bne.n	80036da <LL_ADC_IsEnabled+0x18>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <LL_ADC_IsEnabled+0x1a>
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <LL_ADC_StartCalibration>:
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80036fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003704:	4313      	orrs	r3, r2
 8003706:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	609a      	str	r2, [r3, #8]
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <LL_ADC_IsCalibrationOnGoing>:
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800372a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800372e:	d101      	bne.n	8003734 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <LL_ADC_REG_IsConversionOngoing>:
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 0304 	and.w	r3, r3, #4
 8003752:	2b04      	cmp	r3, #4
 8003754:	d101      	bne.n	800375a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003772:	2300      	movs	r3, #0
 8003774:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_ADCEx_Calibration_Start+0x1c>
 8003780:	2302      	movs	r3, #2
 8003782:	e04d      	b.n	8003820 <HAL_ADCEx_Calibration_Start+0xb8>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7ff ff39 	bl	8003604 <ADC_Disable>
 8003792:	4603      	mov	r3, r0
 8003794:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d136      	bne.n	800380a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037a4:	f023 0302 	bic.w	r3, r3, #2
 80037a8:	f043 0202 	orr.w	r2, r3, #2
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6839      	ldr	r1, [r7, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff ff96 	bl	80036e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037bc:	e014      	b.n	80037e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	3301      	adds	r3, #1
 80037c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80037ca:	d30d      	bcc.n	80037e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d0:	f023 0312 	bic.w	r3, r3, #18
 80037d4:	f043 0210 	orr.w	r2, r3, #16
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e01b      	b.n	8003820 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff94 	bl	800371a <LL_ADC_IsCalibrationOnGoing>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e2      	bne.n	80037be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fc:	f023 0303 	bic.w	r3, r3, #3
 8003800:	f043 0201 	orr.w	r2, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	655a      	str	r2, [r3, #84]	@ 0x54
 8003808:	e005      	b.n	8003816 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800388c:	b590      	push	{r4, r7, lr}
 800388e:	b09f      	sub	sp, #124	@ 0x7c
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e093      	b.n	80039d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80038b2:	2300      	movs	r3, #0
 80038b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80038b6:	2300      	movs	r3, #0
 80038b8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a47      	ldr	r2, [pc, #284]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d102      	bne.n	80038ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80038c4:	4b46      	ldr	r3, [pc, #280]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	e001      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d8:	f043 0220 	orr.w	r2, r3, #32
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e072      	b.n	80039d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff ff27 	bl	8003742 <LL_ADC_REG_IsConversionOngoing>
 80038f4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff ff21 	bl	8003742 <LL_ADC_REG_IsConversionOngoing>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d154      	bne.n	80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003906:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003908:	2b00      	cmp	r3, #0
 800390a:	d151      	bne.n	80039b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800390c:	4b35      	ldr	r3, [pc, #212]	@ (80039e4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800390e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d02c      	beq.n	8003972 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003918:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	6859      	ldr	r1, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800392a:	035b      	lsls	r3, r3, #13
 800392c:	430b      	orrs	r3, r1
 800392e:	431a      	orrs	r2, r3
 8003930:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003932:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003934:	4829      	ldr	r0, [pc, #164]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003936:	f7ff fec4 	bl	80036c2 <LL_ADC_IsEnabled>
 800393a:	4604      	mov	r4, r0
 800393c:	4828      	ldr	r0, [pc, #160]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800393e:	f7ff fec0 	bl	80036c2 <LL_ADC_IsEnabled>
 8003942:	4603      	mov	r3, r0
 8003944:	431c      	orrs	r4, r3
 8003946:	4828      	ldr	r0, [pc, #160]	@ (80039e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003948:	f7ff febb 	bl	80036c2 <LL_ADC_IsEnabled>
 800394c:	4603      	mov	r3, r0
 800394e:	4323      	orrs	r3, r4
 8003950:	2b00      	cmp	r3, #0
 8003952:	d137      	bne.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800395c:	f023 030f 	bic.w	r3, r3, #15
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	6811      	ldr	r1, [r2, #0]
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	6892      	ldr	r2, [r2, #8]
 8003968:	430a      	orrs	r2, r1
 800396a:	431a      	orrs	r2, r3
 800396c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800396e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003970:	e028      	b.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800397a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800397c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800397e:	4817      	ldr	r0, [pc, #92]	@ (80039dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003980:	f7ff fe9f 	bl	80036c2 <LL_ADC_IsEnabled>
 8003984:	4604      	mov	r4, r0
 8003986:	4816      	ldr	r0, [pc, #88]	@ (80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003988:	f7ff fe9b 	bl	80036c2 <LL_ADC_IsEnabled>
 800398c:	4603      	mov	r3, r0
 800398e:	431c      	orrs	r4, r3
 8003990:	4815      	ldr	r0, [pc, #84]	@ (80039e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003992:	f7ff fe96 	bl	80036c2 <LL_ADC_IsEnabled>
 8003996:	4603      	mov	r3, r0
 8003998:	4323      	orrs	r3, r4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d112      	bne.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800399e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039a6:	f023 030f 	bic.w	r3, r3, #15
 80039aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039ac:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039ae:	e009      	b.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b4:	f043 0220 	orr.w	r2, r3, #32
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80039c2:	e000      	b.n	80039c6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80039ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	377c      	adds	r7, #124	@ 0x7c
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd90      	pop	{r4, r7, pc}
 80039da:	bf00      	nop
 80039dc:	50040000 	.word	0x50040000
 80039e0:	50040100 	.word	0x50040100
 80039e4:	50040300 	.word	0x50040300
 80039e8:	50040200 	.word	0x50040200

080039ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a30 <__NVIC_SetPriorityGrouping+0x44>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a08:	4013      	ands	r3, r2
 8003a0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a1e:	4a04      	ldr	r2, [pc, #16]	@ (8003a30 <__NVIC_SetPriorityGrouping+0x44>)
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	60d3      	str	r3, [r2, #12]
}
 8003a24:	bf00      	nop
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a38:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <__NVIC_GetPriorityGrouping+0x18>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	0a1b      	lsrs	r3, r3, #8
 8003a3e:	f003 0307 	and.w	r3, r3, #7
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	e000ed00 	.word	0xe000ed00

08003a50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	db0b      	blt.n	8003a7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a62:	79fb      	ldrb	r3, [r7, #7]
 8003a64:	f003 021f 	and.w	r2, r3, #31
 8003a68:	4907      	ldr	r1, [pc, #28]	@ (8003a88 <__NVIC_EnableIRQ+0x38>)
 8003a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6e:	095b      	lsrs	r3, r3, #5
 8003a70:	2001      	movs	r0, #1
 8003a72:	fa00 f202 	lsl.w	r2, r0, r2
 8003a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	e000e100 	.word	0xe000e100

08003a8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	6039      	str	r1, [r7, #0]
 8003a96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	db0a      	blt.n	8003ab6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	490c      	ldr	r1, [pc, #48]	@ (8003ad8 <__NVIC_SetPriority+0x4c>)
 8003aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aaa:	0112      	lsls	r2, r2, #4
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	440b      	add	r3, r1
 8003ab0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ab4:	e00a      	b.n	8003acc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	4908      	ldr	r1, [pc, #32]	@ (8003adc <__NVIC_SetPriority+0x50>)
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	3b04      	subs	r3, #4
 8003ac4:	0112      	lsls	r2, r2, #4
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	440b      	add	r3, r1
 8003aca:	761a      	strb	r2, [r3, #24]
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000e100 	.word	0xe000e100
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b089      	sub	sp, #36	@ 0x24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f1c3 0307 	rsb	r3, r3, #7
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	bf28      	it	cs
 8003afe:	2304      	movcs	r3, #4
 8003b00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	3304      	adds	r3, #4
 8003b06:	2b06      	cmp	r3, #6
 8003b08:	d902      	bls.n	8003b10 <NVIC_EncodePriority+0x30>
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3b03      	subs	r3, #3
 8003b0e:	e000      	b.n	8003b12 <NVIC_EncodePriority+0x32>
 8003b10:	2300      	movs	r3, #0
 8003b12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b14:	f04f 32ff 	mov.w	r2, #4294967295
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43da      	mvns	r2, r3
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	401a      	ands	r2, r3
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b28:	f04f 31ff 	mov.w	r1, #4294967295
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b32:	43d9      	mvns	r1, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b38:	4313      	orrs	r3, r2
         );
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3724      	adds	r7, #36	@ 0x24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b082      	sub	sp, #8
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7ff ff4c 	bl	80039ec <__NVIC_SetPriorityGrouping>
}
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b6e:	f7ff ff61 	bl	8003a34 <__NVIC_GetPriorityGrouping>
 8003b72:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	68b9      	ldr	r1, [r7, #8]
 8003b78:	6978      	ldr	r0, [r7, #20]
 8003b7a:	f7ff ffb1 	bl	8003ae0 <NVIC_EncodePriority>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b84:	4611      	mov	r1, r2
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff ff80 	bl	8003a8c <__NVIC_SetPriority>
}
 8003b8c:	bf00      	nop
 8003b8e:	3718      	adds	r7, #24
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff ff54 	bl	8003a50 <__NVIC_EnableIRQ>
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e031      	b.n	8003c26 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d008      	beq.n	8003be0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e022      	b.n	8003c26 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f022 020e 	bic.w	r2, r2, #14
 8003bfe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c04:	f003 021c 	and.w	r2, r3, #28
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c12:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b084      	sub	sp, #16
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d005      	beq.n	8003c56 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2204      	movs	r2, #4
 8003c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
 8003c54:	e029      	b.n	8003caa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0201 	bic.w	r2, r2, #1
 8003c64:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 020e 	bic.w	r2, r2, #14
 8003c74:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7a:	f003 021c 	and.w	r2, r3, #28
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	2101      	movs	r1, #1
 8003c84:	fa01 f202 	lsl.w	r2, r1, r2
 8003c88:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	4798      	blx	r3
    }
  }
  return status;
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b087      	sub	sp, #28
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc2:	e17f      	b.n	8003fc4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	2101      	movs	r1, #1
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8171 	beq.w	8003fbe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d005      	beq.n	8003cf4 <HAL_GPIO_Init+0x40>
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d130      	bne.n	8003d56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	2203      	movs	r2, #3
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43db      	mvns	r3, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d32:	43db      	mvns	r3, r3
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	4013      	ands	r3, r2
 8003d38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	091b      	lsrs	r3, r3, #4
 8003d40:	f003 0201 	and.w	r2, r3, #1
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	2b03      	cmp	r3, #3
 8003d60:	d118      	bne.n	8003d94 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003d68:	2201      	movs	r2, #1
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	43db      	mvns	r3, r3
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	08db      	lsrs	r3, r3, #3
 8003d7e:	f003 0201 	and.w	r2, r3, #1
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 0303 	and.w	r3, r3, #3
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d017      	beq.n	8003dd0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	2203      	movs	r2, #3
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43db      	mvns	r3, r3
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4013      	ands	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f003 0303 	and.w	r3, r3, #3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d123      	bne.n	8003e24 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	08da      	lsrs	r2, r3, #3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3208      	adds	r2, #8
 8003de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003de8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	220f      	movs	r2, #15
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	43db      	mvns	r3, r3
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	691a      	ldr	r2, [r3, #16]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	08da      	lsrs	r2, r3, #3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3208      	adds	r2, #8
 8003e1e:	6939      	ldr	r1, [r7, #16]
 8003e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	2203      	movs	r2, #3
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 0203 	and.w	r2, r3, #3
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 80ac 	beq.w	8003fbe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e66:	4b5f      	ldr	r3, [pc, #380]	@ (8003fe4 <HAL_GPIO_Init+0x330>)
 8003e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8003fe4 <HAL_GPIO_Init+0x330>)
 8003e6c:	f043 0301 	orr.w	r3, r3, #1
 8003e70:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e72:	4b5c      	ldr	r3, [pc, #368]	@ (8003fe4 <HAL_GPIO_Init+0x330>)
 8003e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e7e:	4a5a      	ldr	r2, [pc, #360]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	089b      	lsrs	r3, r3, #2
 8003e84:	3302      	adds	r3, #2
 8003e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	220f      	movs	r2, #15
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ea8:	d025      	beq.n	8003ef6 <HAL_GPIO_Init+0x242>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a4f      	ldr	r2, [pc, #316]	@ (8003fec <HAL_GPIO_Init+0x338>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d01f      	beq.n	8003ef2 <HAL_GPIO_Init+0x23e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a4e      	ldr	r2, [pc, #312]	@ (8003ff0 <HAL_GPIO_Init+0x33c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d019      	beq.n	8003eee <HAL_GPIO_Init+0x23a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a4d      	ldr	r2, [pc, #308]	@ (8003ff4 <HAL_GPIO_Init+0x340>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d013      	beq.n	8003eea <HAL_GPIO_Init+0x236>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a4c      	ldr	r2, [pc, #304]	@ (8003ff8 <HAL_GPIO_Init+0x344>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d00d      	beq.n	8003ee6 <HAL_GPIO_Init+0x232>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a4b      	ldr	r2, [pc, #300]	@ (8003ffc <HAL_GPIO_Init+0x348>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d007      	beq.n	8003ee2 <HAL_GPIO_Init+0x22e>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a4a      	ldr	r2, [pc, #296]	@ (8004000 <HAL_GPIO_Init+0x34c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d101      	bne.n	8003ede <HAL_GPIO_Init+0x22a>
 8003eda:	2306      	movs	r3, #6
 8003edc:	e00c      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003ede:	2307      	movs	r3, #7
 8003ee0:	e00a      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003ee2:	2305      	movs	r3, #5
 8003ee4:	e008      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003ee6:	2304      	movs	r3, #4
 8003ee8:	e006      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003eea:	2303      	movs	r3, #3
 8003eec:	e004      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	e002      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <HAL_GPIO_Init+0x244>
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	f002 0203 	and.w	r2, r2, #3
 8003efe:	0092      	lsls	r2, r2, #2
 8003f00:	4093      	lsls	r3, r2
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f08:	4937      	ldr	r1, [pc, #220]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	089b      	lsrs	r3, r3, #2
 8003f0e:	3302      	adds	r3, #2
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f16:	4b3b      	ldr	r3, [pc, #236]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	43db      	mvns	r3, r3
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4013      	ands	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f3a:	4a32      	ldr	r2, [pc, #200]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f40:	4b30      	ldr	r3, [pc, #192]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f64:	4a27      	ldr	r2, [pc, #156]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f6a:	4b26      	ldr	r3, [pc, #152]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	43db      	mvns	r3, r3
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4013      	ands	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f94:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fb8:	4a12      	ldr	r2, [pc, #72]	@ (8004004 <HAL_GPIO_Init+0x350>)
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	fa22 f303 	lsr.w	r3, r2, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f47f ae78 	bne.w	8003cc4 <HAL_GPIO_Init+0x10>
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	371c      	adds	r7, #28
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	48000400 	.word	0x48000400
 8003ff0:	48000800 	.word	0x48000800
 8003ff4:	48000c00 	.word	0x48000c00
 8003ff8:	48001000 	.word	0x48001000
 8003ffc:	48001400 	.word	0x48001400
 8004000:	48001800 	.word	0x48001800
 8004004:	40010400 	.word	0x40010400

08004008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	807b      	strh	r3, [r7, #2]
 8004014:	4613      	mov	r3, r2
 8004016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004018:	787b      	ldrb	r3, [r7, #1]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800401e:	887a      	ldrh	r2, [r7, #2]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004024:	e002      	b.n	800402c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	460b      	mov	r3, r1
 8004042:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800404a:	887a      	ldrh	r2, [r7, #2]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	4013      	ands	r3, r2
 8004050:	041a      	lsls	r2, r3, #16
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	43d9      	mvns	r1, r3
 8004056:	887b      	ldrh	r3, [r7, #2]
 8004058:	400b      	ands	r3, r1
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	619a      	str	r2, [r3, #24]
}
 8004060:	bf00      	nop
 8004062:	3714      	adds	r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e08d      	b.n	800419a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d106      	bne.n	8004098 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fd fc42 	bl	800191c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2224      	movs	r2, #36	@ 0x24
 800409c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0201 	bic.w	r2, r2, #1
 80040ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d107      	bne.n	80040e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040e2:	609a      	str	r2, [r3, #8]
 80040e4:	e006      	b.n	80040f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689a      	ldr	r2, [r3, #8]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80040f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d108      	bne.n	800410e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	e007      	b.n	800411e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800411c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800412c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004130:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004140:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691a      	ldr	r2, [r3, #16]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	430a      	orrs	r2, r1
 800415a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	69d9      	ldr	r1, [r3, #28]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a1a      	ldr	r2, [r3, #32]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	430a      	orrs	r2, r1
 800416a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af02      	add	r7, sp, #8
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	607a      	str	r2, [r7, #4]
 80041ae:	461a      	mov	r2, r3
 80041b0:	460b      	mov	r3, r1
 80041b2:	817b      	strh	r3, [r7, #10]
 80041b4:	4613      	mov	r3, r2
 80041b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	f040 80fd 	bne.w	80043c0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_I2C_Master_Transmit+0x30>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e0f6      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041dc:	f7fd ff22 	bl	8002024 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	2319      	movs	r3, #25
 80041e8:	2201      	movs	r2, #1
 80041ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 f914 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e0e1      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2221      	movs	r2, #33	@ 0x21
 8004202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2210      	movs	r2, #16
 800420a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	893a      	ldrh	r2, [r7, #8]
 800421e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	2bff      	cmp	r3, #255	@ 0xff
 800422e:	d906      	bls.n	800423e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	22ff      	movs	r2, #255	@ 0xff
 8004234:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004236:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	e007      	b.n	800424e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004248:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800424c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004252:	2b00      	cmp	r3, #0
 8004254:	d024      	beq.n	80042a0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425a:	781a      	ldrb	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427e:	3b01      	subs	r3, #1
 8004280:	b29a      	uxth	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800428a:	b2db      	uxtb	r3, r3
 800428c:	3301      	adds	r3, #1
 800428e:	b2da      	uxtb	r2, r3
 8004290:	8979      	ldrh	r1, [r7, #10]
 8004292:	4b4e      	ldr	r3, [pc, #312]	@ (80043cc <HAL_I2C_Master_Transmit+0x228>)
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 fa83 	bl	80047a4 <I2C_TransferConfig>
 800429e:	e066      	b.n	800436e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a4:	b2da      	uxtb	r2, r3
 80042a6:	8979      	ldrh	r1, [r7, #10]
 80042a8:	4b48      	ldr	r3, [pc, #288]	@ (80043cc <HAL_I2C_Master_Transmit+0x228>)
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f000 fa78 	bl	80047a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80042b4:	e05b      	b.n	800436e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	6a39      	ldr	r1, [r7, #32]
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 f907 	bl	80044ce <I2C_WaitOnTXISFlagUntilTimeout>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e07b      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ce:	781a      	ldrb	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d034      	beq.n	800436e <HAL_I2C_Master_Transmit+0x1ca>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004308:	2b00      	cmp	r3, #0
 800430a:	d130      	bne.n	800436e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	2200      	movs	r2, #0
 8004314:	2180      	movs	r1, #128	@ 0x80
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f880 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e04d      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	2bff      	cmp	r3, #255	@ 0xff
 800432e:	d90e      	bls.n	800434e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	22ff      	movs	r2, #255	@ 0xff
 8004334:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433a:	b2da      	uxtb	r2, r3
 800433c:	8979      	ldrh	r1, [r7, #10]
 800433e:	2300      	movs	r3, #0
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 fa2c 	bl	80047a4 <I2C_TransferConfig>
 800434c:	e00f      	b.n	800436e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435c:	b2da      	uxtb	r2, r3
 800435e:	8979      	ldrh	r1, [r7, #10]
 8004360:	2300      	movs	r3, #0
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fa1b 	bl	80047a4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d19e      	bne.n	80042b6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	6a39      	ldr	r1, [r7, #32]
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f8ed 	bl	800455c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e01a      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2220      	movs	r2, #32
 8004392:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6859      	ldr	r1, [r3, #4]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	4b0c      	ldr	r3, [pc, #48]	@ (80043d0 <HAL_I2C_Master_Transmit+0x22c>)
 80043a0:	400b      	ands	r3, r1
 80043a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e000      	b.n	80043c2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80043c0:	2302      	movs	r3, #2
  }
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	80002000 	.word	0x80002000
 80043d0:	fe00e800 	.word	0xfe00e800

080043d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d103      	bne.n	80043f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2200      	movs	r2, #0
 80043f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d007      	beq.n	8004410 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699a      	ldr	r2, [r3, #24]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	619a      	str	r2, [r3, #24]
  }
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	603b      	str	r3, [r7, #0]
 8004428:	4613      	mov	r3, r2
 800442a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800442c:	e03b      	b.n	80044a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	6839      	ldr	r1, [r7, #0]
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f8d6 	bl	80045e4 <I2C_IsErrorOccurred>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e041      	b.n	80044c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004448:	d02d      	beq.n	80044a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800444a:	f7fd fdeb 	bl	8002024 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	429a      	cmp	r2, r3
 8004458:	d302      	bcc.n	8004460 <I2C_WaitOnFlagUntilTimeout+0x44>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d122      	bne.n	80044a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699a      	ldr	r2, [r3, #24]
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	4013      	ands	r3, r2
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	429a      	cmp	r2, r3
 800446e:	bf0c      	ite	eq
 8004470:	2301      	moveq	r3, #1
 8004472:	2300      	movne	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	429a      	cmp	r2, r3
 800447c:	d113      	bne.n	80044a6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004482:	f043 0220 	orr.w	r2, r3, #32
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2220      	movs	r2, #32
 800448e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e00f      	b.n	80044c6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	699a      	ldr	r2, [r3, #24]
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	4013      	ands	r3, r2
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	bf0c      	ite	eq
 80044b6:	2301      	moveq	r3, #1
 80044b8:	2300      	movne	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	461a      	mov	r2, r3
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d0b4      	beq.n	800442e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044da:	e033      	b.n	8004544 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f87f 	bl	80045e4 <I2C_IsErrorOccurred>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e031      	b.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f6:	d025      	beq.n	8004544 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f8:	f7fd fd94 	bl	8002024 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	429a      	cmp	r2, r3
 8004506:	d302      	bcc.n	800450e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d11a      	bne.n	8004544 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b02      	cmp	r3, #2
 800451a:	d013      	beq.n	8004544 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004520:	f043 0220 	orr.w	r2, r3, #32
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2220      	movs	r2, #32
 800452c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e007      	b.n	8004554 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b02      	cmp	r3, #2
 8004550:	d1c4      	bne.n	80044dc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004568:	e02f      	b.n	80045ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	68b9      	ldr	r1, [r7, #8]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 f838 	bl	80045e4 <I2C_IsErrorOccurred>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e02d      	b.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800457e:	f7fd fd51 	bl	8002024 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	429a      	cmp	r2, r3
 800458c:	d302      	bcc.n	8004594 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d11a      	bne.n	80045ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f003 0320 	and.w	r3, r3, #32
 800459e:	2b20      	cmp	r3, #32
 80045a0:	d013      	beq.n	80045ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e007      	b.n	80045da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d1c8      	bne.n	800456a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08a      	sub	sp, #40	@ 0x28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045fe:	2300      	movs	r3, #0
 8004600:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	2b00      	cmp	r3, #0
 800460e:	d068      	beq.n	80046e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2210      	movs	r2, #16
 8004616:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004618:	e049      	b.n	80046ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004620:	d045      	beq.n	80046ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004622:	f7fd fcff 	bl	8002024 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	429a      	cmp	r2, r3
 8004630:	d302      	bcc.n	8004638 <I2C_IsErrorOccurred+0x54>
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d13a      	bne.n	80046ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004642:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800464a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004656:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800465a:	d121      	bne.n	80046a0 <I2C_IsErrorOccurred+0xbc>
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004662:	d01d      	beq.n	80046a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004664:	7cfb      	ldrb	r3, [r7, #19]
 8004666:	2b20      	cmp	r3, #32
 8004668:	d01a      	beq.n	80046a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004678:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800467a:	f7fd fcd3 	bl	8002024 <HAL_GetTick>
 800467e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004680:	e00e      	b.n	80046a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004682:	f7fd fccf 	bl	8002024 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b19      	cmp	r3, #25
 800468e:	d907      	bls.n	80046a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004690:	6a3b      	ldr	r3, [r7, #32]
 8004692:	f043 0320 	orr.w	r3, r3, #32
 8004696:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800469e:	e006      	b.n	80046ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	f003 0320 	and.w	r3, r3, #32
 80046aa:	2b20      	cmp	r3, #32
 80046ac:	d1e9      	bne.n	8004682 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d003      	beq.n	80046c4 <I2C_IsErrorOccurred+0xe0>
 80046bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0aa      	beq.n	800461a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d103      	bne.n	80046d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2220      	movs	r2, #32
 80046d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	f043 0304 	orr.w	r3, r3, #4
 80046da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00b      	beq.n	800470c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004704:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00b      	beq.n	800472e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	f043 0308 	orr.w	r3, r3, #8
 800471c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004726:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00b      	beq.n	8004750 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	f043 0302 	orr.w	r3, r3, #2
 800473e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004748:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004750:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004754:	2b00      	cmp	r3, #0
 8004756:	d01c      	beq.n	8004792 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff fe3b 	bl	80043d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6859      	ldr	r1, [r3, #4]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	4b0d      	ldr	r3, [pc, #52]	@ (80047a0 <I2C_IsErrorOccurred+0x1bc>)
 800476a:	400b      	ands	r3, r1
 800476c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	431a      	orrs	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2220      	movs	r2, #32
 800477e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004792:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004796:	4618      	mov	r0, r3
 8004798:	3728      	adds	r7, #40	@ 0x28
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	fe00e800 	.word	0xfe00e800

080047a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b087      	sub	sp, #28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	607b      	str	r3, [r7, #4]
 80047ae:	460b      	mov	r3, r1
 80047b0:	817b      	strh	r3, [r7, #10]
 80047b2:	4613      	mov	r3, r2
 80047b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047b6:	897b      	ldrh	r3, [r7, #10]
 80047b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047bc:	7a7b      	ldrb	r3, [r7, #9]
 80047be:	041b      	lsls	r3, r3, #16
 80047c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047c4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047d2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	0d5b      	lsrs	r3, r3, #21
 80047de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80047e2:	4b08      	ldr	r3, [pc, #32]	@ (8004804 <I2C_TransferConfig+0x60>)
 80047e4:	430b      	orrs	r3, r1
 80047e6:	43db      	mvns	r3, r3
 80047e8:	ea02 0103 	and.w	r1, r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047f6:	bf00      	nop
 80047f8:	371c      	adds	r7, #28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	03ff63ff 	.word	0x03ff63ff

08004808 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b20      	cmp	r3, #32
 800481c:	d138      	bne.n	8004890 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004824:	2b01      	cmp	r3, #1
 8004826:	d101      	bne.n	800482c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004828:	2302      	movs	r3, #2
 800482a:	e032      	b.n	8004892 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2224      	movs	r2, #36	@ 0x24
 8004838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0201 	bic.w	r2, r2, #1
 800484a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800485a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6819      	ldr	r1, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800488c:	2300      	movs	r3, #0
 800488e:	e000      	b.n	8004892 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004890:	2302      	movs	r3, #2
  }
}
 8004892:	4618      	mov	r0, r3
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800489e:	b480      	push	{r7}
 80048a0:	b085      	sub	sp, #20
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d139      	bne.n	8004928 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048be:	2302      	movs	r3, #2
 80048c0:	e033      	b.n	800492a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2224      	movs	r2, #36	@ 0x24
 80048ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0201 	bic.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	021b      	lsls	r3, r3, #8
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f042 0201 	orr.w	r2, r2, #1
 8004912:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	e000      	b.n	800492a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004928:	2302      	movs	r3, #2
  }
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800493c:	4b04      	ldr	r3, [pc, #16]	@ (8004950 <HAL_PWREx_GetVoltageRange+0x18>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004944:	4618      	mov	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40007000 	.word	0x40007000

08004954 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004962:	d130      	bne.n	80049c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004964:	4b23      	ldr	r3, [pc, #140]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800496c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004970:	d038      	beq.n	80049e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004972:	4b20      	ldr	r3, [pc, #128]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800497a:	4a1e      	ldr	r2, [pc, #120]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800497c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004980:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004982:	4b1d      	ldr	r3, [pc, #116]	@ (80049f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2232      	movs	r2, #50	@ 0x32
 8004988:	fb02 f303 	mul.w	r3, r2, r3
 800498c:	4a1b      	ldr	r2, [pc, #108]	@ (80049fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800498e:	fba2 2303 	umull	r2, r3, r2, r3
 8004992:	0c9b      	lsrs	r3, r3, #18
 8004994:	3301      	adds	r3, #1
 8004996:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004998:	e002      	b.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	3b01      	subs	r3, #1
 800499e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049a0:	4b14      	ldr	r3, [pc, #80]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ac:	d102      	bne.n	80049b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1f2      	bne.n	800499a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049b4:	4b0f      	ldr	r3, [pc, #60]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049c0:	d110      	bne.n	80049e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e00f      	b.n	80049e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80049c6:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049d2:	d007      	beq.n	80049e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049d4:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049dc:	4a05      	ldr	r2, [pc, #20]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80049e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3714      	adds	r7, #20
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40007000 	.word	0x40007000
 80049f8:	20000000 	.word	0x20000000
 80049fc:	431bde83 	.word	0x431bde83

08004a00 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e3ca      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a12:	4b97      	ldr	r3, [pc, #604]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a1c:	4b94      	ldr	r3, [pc, #592]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0310 	and.w	r3, r3, #16
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 80e4 	beq.w	8004bfc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d007      	beq.n	8004a4a <HAL_RCC_OscConfig+0x4a>
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	2b0c      	cmp	r3, #12
 8004a3e:	f040 808b 	bne.w	8004b58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	f040 8087 	bne.w	8004b58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a4a:	4b89      	ldr	r3, [pc, #548]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d005      	beq.n	8004a62 <HAL_RCC_OscConfig+0x62>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e3a2      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1a      	ldr	r2, [r3, #32]
 8004a66:	4b82      	ldr	r3, [pc, #520]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d004      	beq.n	8004a7c <HAL_RCC_OscConfig+0x7c>
 8004a72:	4b7f      	ldr	r3, [pc, #508]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a7a:	e005      	b.n	8004a88 <HAL_RCC_OscConfig+0x88>
 8004a7c:	4b7c      	ldr	r3, [pc, #496]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a82:	091b      	lsrs	r3, r3, #4
 8004a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d223      	bcs.n	8004ad4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 fd87 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e383      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004aa0:	4b73      	ldr	r3, [pc, #460]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a72      	ldr	r2, [pc, #456]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004aa6:	f043 0308 	orr.w	r3, r3, #8
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4b70      	ldr	r3, [pc, #448]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	496d      	ldr	r1, [pc, #436]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004abe:	4b6c      	ldr	r3, [pc, #432]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	4968      	ldr	r1, [pc, #416]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	604b      	str	r3, [r1, #4]
 8004ad2:	e025      	b.n	8004b20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ad4:	4b66      	ldr	r3, [pc, #408]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a65      	ldr	r2, [pc, #404]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ada:	f043 0308 	orr.w	r3, r3, #8
 8004ade:	6013      	str	r3, [r2, #0]
 8004ae0:	4b63      	ldr	r3, [pc, #396]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4960      	ldr	r1, [pc, #384]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004af2:	4b5f      	ldr	r3, [pc, #380]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	495b      	ldr	r1, [pc, #364]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d109      	bne.n	8004b20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 fd47 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e343      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b20:	f000 fc4a 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 8004b24:	4602      	mov	r2, r0
 8004b26:	4b52      	ldr	r3, [pc, #328]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	091b      	lsrs	r3, r3, #4
 8004b2c:	f003 030f 	and.w	r3, r3, #15
 8004b30:	4950      	ldr	r1, [pc, #320]	@ (8004c74 <HAL_RCC_OscConfig+0x274>)
 8004b32:	5ccb      	ldrb	r3, [r1, r3]
 8004b34:	f003 031f 	and.w	r3, r3, #31
 8004b38:	fa22 f303 	lsr.w	r3, r2, r3
 8004b3c:	4a4e      	ldr	r2, [pc, #312]	@ (8004c78 <HAL_RCC_OscConfig+0x278>)
 8004b3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b40:	4b4e      	ldr	r3, [pc, #312]	@ (8004c7c <HAL_RCC_OscConfig+0x27c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7fc ffef 	bl	8001b28 <HAL_InitTick>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d052      	beq.n	8004bfa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	e327      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d032      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b60:	4b43      	ldr	r3, [pc, #268]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a42      	ldr	r2, [pc, #264]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b66:	f043 0301 	orr.w	r3, r3, #1
 8004b6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b6c:	f7fd fa5a 	bl	8002024 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b74:	f7fd fa56 	bl	8002024 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e310      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b86:	4b3a      	ldr	r3, [pc, #232]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b92:	4b37      	ldr	r3, [pc, #220]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a36      	ldr	r2, [pc, #216]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004b98:	f043 0308 	orr.w	r3, r3, #8
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	4b34      	ldr	r3, [pc, #208]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	4931      	ldr	r1, [pc, #196]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	021b      	lsls	r3, r3, #8
 8004bbe:	492c      	ldr	r1, [pc, #176]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	604b      	str	r3, [r1, #4]
 8004bc4:	e01a      	b.n	8004bfc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a29      	ldr	r2, [pc, #164]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bcc:	f023 0301 	bic.w	r3, r3, #1
 8004bd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bd2:	f7fd fa27 	bl	8002024 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bda:	f7fd fa23 	bl	8002024 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e2dd      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bec:	4b20      	ldr	r3, [pc, #128]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1f0      	bne.n	8004bda <HAL_RCC_OscConfig+0x1da>
 8004bf8:	e000      	b.n	8004bfc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bfa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d074      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2b08      	cmp	r3, #8
 8004c0c:	d005      	beq.n	8004c1a <HAL_RCC_OscConfig+0x21a>
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	d10e      	bne.n	8004c32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d10b      	bne.n	8004c32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c1a:	4b15      	ldr	r3, [pc, #84]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d064      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x2f0>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d160      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e2ba      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c3a:	d106      	bne.n	8004c4a <HAL_RCC_OscConfig+0x24a>
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a0b      	ldr	r2, [pc, #44]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c46:	6013      	str	r3, [r2, #0]
 8004c48:	e026      	b.n	8004c98 <HAL_RCC_OscConfig+0x298>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c52:	d115      	bne.n	8004c80 <HAL_RCC_OscConfig+0x280>
 8004c54:	4b06      	ldr	r3, [pc, #24]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a05      	ldr	r2, [pc, #20]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	4b03      	ldr	r3, [pc, #12]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a02      	ldr	r2, [pc, #8]	@ (8004c70 <HAL_RCC_OscConfig+0x270>)
 8004c66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c6a:	6013      	str	r3, [r2, #0]
 8004c6c:	e014      	b.n	8004c98 <HAL_RCC_OscConfig+0x298>
 8004c6e:	bf00      	nop
 8004c70:	40021000 	.word	0x40021000
 8004c74:	0800cd00 	.word	0x0800cd00
 8004c78:	20000000 	.word	0x20000000
 8004c7c:	20000004 	.word	0x20000004
 8004c80:	4ba0      	ldr	r3, [pc, #640]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a9f      	ldr	r2, [pc, #636]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c8a:	6013      	str	r3, [r2, #0]
 8004c8c:	4b9d      	ldr	r3, [pc, #628]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a9c      	ldr	r2, [pc, #624]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004c92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d013      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca0:	f7fd f9c0 	bl	8002024 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ca8:	f7fd f9bc 	bl	8002024 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b64      	cmp	r3, #100	@ 0x64
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e276      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cba:	4b92      	ldr	r3, [pc, #584]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0f0      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x2a8>
 8004cc6:	e014      	b.n	8004cf2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc8:	f7fd f9ac 	bl	8002024 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cd0:	f7fd f9a8 	bl	8002024 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b64      	cmp	r3, #100	@ 0x64
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e262      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ce2:	4b88      	ldr	r3, [pc, #544]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1f0      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x2d0>
 8004cee:	e000      	b.n	8004cf2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d060      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d005      	beq.n	8004d10 <HAL_RCC_OscConfig+0x310>
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2b0c      	cmp	r3, #12
 8004d08:	d119      	bne.n	8004d3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d116      	bne.n	8004d3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d10:	4b7c      	ldr	r3, [pc, #496]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <HAL_RCC_OscConfig+0x328>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e23f      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d28:	4b76      	ldr	r3, [pc, #472]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	061b      	lsls	r3, r3, #24
 8004d36:	4973      	ldr	r1, [pc, #460]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d3c:	e040      	b.n	8004dc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d023      	beq.n	8004d8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d46:	4b6f      	ldr	r3, [pc, #444]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a6e      	ldr	r2, [pc, #440]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d52:	f7fd f967 	bl	8002024 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d5a:	f7fd f963 	bl	8002024 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e21d      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d6c:	4b65      	ldr	r3, [pc, #404]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0f0      	beq.n	8004d5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d78:	4b62      	ldr	r3, [pc, #392]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	061b      	lsls	r3, r3, #24
 8004d86:	495f      	ldr	r1, [pc, #380]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	604b      	str	r3, [r1, #4]
 8004d8c:	e018      	b.n	8004dc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d8e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a5c      	ldr	r2, [pc, #368]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9a:	f7fd f943 	bl	8002024 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004da2:	f7fd f93f 	bl	8002024 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e1f9      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004db4:	4b53      	ldr	r3, [pc, #332]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1f0      	bne.n	8004da2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0308 	and.w	r3, r3, #8
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d03c      	beq.n	8004e46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01c      	beq.n	8004e0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dda:	4a4a      	ldr	r2, [pc, #296]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de4:	f7fd f91e 	bl	8002024 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dec:	f7fd f91a 	bl	8002024 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e1d4      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dfe:	4b41      	ldr	r3, [pc, #260]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0ef      	beq.n	8004dec <HAL_RCC_OscConfig+0x3ec>
 8004e0c:	e01b      	b.n	8004e46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e0e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e14:	4a3b      	ldr	r2, [pc, #236]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e16:	f023 0301 	bic.w	r3, r3, #1
 8004e1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1e:	f7fd f901 	bl	8002024 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e26:	f7fd f8fd 	bl	8002024 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e1b7      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e38:	4b32      	ldr	r3, [pc, #200]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1ef      	bne.n	8004e26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 80a6 	beq.w	8004fa0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e54:	2300      	movs	r3, #0
 8004e56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e58:	4b2a      	ldr	r3, [pc, #168]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10d      	bne.n	8004e80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e64:	4b27      	ldr	r3, [pc, #156]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e68:	4a26      	ldr	r2, [pc, #152]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e70:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	60bb      	str	r3, [r7, #8]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e80:	4b21      	ldr	r3, [pc, #132]	@ (8004f08 <HAL_RCC_OscConfig+0x508>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d118      	bne.n	8004ebe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004f08 <HAL_RCC_OscConfig+0x508>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a1d      	ldr	r2, [pc, #116]	@ (8004f08 <HAL_RCC_OscConfig+0x508>)
 8004e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e98:	f7fd f8c4 	bl	8002024 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ea0:	f7fd f8c0 	bl	8002024 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e17a      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eb2:	4b15      	ldr	r3, [pc, #84]	@ (8004f08 <HAL_RCC_OscConfig+0x508>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0f0      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d108      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x4d8>
 8004ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ece:	f043 0301 	orr.w	r3, r3, #1
 8004ed2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ed6:	e029      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2b05      	cmp	r3, #5
 8004ede:	d115      	bne.n	8004f0c <HAL_RCC_OscConfig+0x50c>
 8004ee0:	4b08      	ldr	r3, [pc, #32]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee6:	4a07      	ldr	r2, [pc, #28]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ee8:	f043 0304 	orr.w	r3, r3, #4
 8004eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ef0:	4b04      	ldr	r3, [pc, #16]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	4a03      	ldr	r2, [pc, #12]	@ (8004f04 <HAL_RCC_OscConfig+0x504>)
 8004ef8:	f043 0301 	orr.w	r3, r3, #1
 8004efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f00:	e014      	b.n	8004f2c <HAL_RCC_OscConfig+0x52c>
 8004f02:	bf00      	nop
 8004f04:	40021000 	.word	0x40021000
 8004f08:	40007000 	.word	0x40007000
 8004f0c:	4b9c      	ldr	r3, [pc, #624]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f12:	4a9b      	ldr	r2, [pc, #620]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f14:	f023 0301 	bic.w	r3, r3, #1
 8004f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f1c:	4b98      	ldr	r3, [pc, #608]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f22:	4a97      	ldr	r2, [pc, #604]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f24:	f023 0304 	bic.w	r3, r3, #4
 8004f28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d016      	beq.n	8004f62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f34:	f7fd f876 	bl	8002024 <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f3a:	e00a      	b.n	8004f52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3c:	f7fd f872 	bl	8002024 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e12a      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f52:	4b8b      	ldr	r3, [pc, #556]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0ed      	beq.n	8004f3c <HAL_RCC_OscConfig+0x53c>
 8004f60:	e015      	b.n	8004f8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f62:	f7fd f85f 	bl	8002024 <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f68:	e00a      	b.n	8004f80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f6a:	f7fd f85b 	bl	8002024 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e113      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f80:	4b7f      	ldr	r3, [pc, #508]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d1ed      	bne.n	8004f6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f8e:	7ffb      	ldrb	r3, [r7, #31]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d105      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f94:	4b7a      	ldr	r3, [pc, #488]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f98:	4a79      	ldr	r2, [pc, #484]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f000 80fe 	beq.w	80051a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	f040 80d0 	bne.w	8005154 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004fb4:	4b72      	ldr	r3, [pc, #456]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	f003 0203 	and.w	r2, r3, #3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d130      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d127      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d11f      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ff4:	2a07      	cmp	r2, #7
 8004ff6:	bf14      	ite	ne
 8004ff8:	2201      	movne	r2, #1
 8004ffa:	2200      	moveq	r2, #0
 8004ffc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d113      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	3b01      	subs	r3, #1
 8005010:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005012:	429a      	cmp	r2, r3
 8005014:	d109      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005020:	085b      	lsrs	r3, r3, #1
 8005022:	3b01      	subs	r3, #1
 8005024:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005026:	429a      	cmp	r2, r3
 8005028:	d06e      	beq.n	8005108 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	2b0c      	cmp	r3, #12
 800502e:	d069      	beq.n	8005104 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005030:	4b53      	ldr	r3, [pc, #332]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d105      	bne.n	8005048 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800503c:	4b50      	ldr	r3, [pc, #320]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e0ad      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800504c:	4b4c      	ldr	r3, [pc, #304]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a4b      	ldr	r2, [pc, #300]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005052:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005056:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005058:	f7fc ffe4 	bl	8002024 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005060:	f7fc ffe0 	bl	8002024 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e09a      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005072:	4b43      	ldr	r3, [pc, #268]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800507e:	4b40      	ldr	r3, [pc, #256]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005080:	68da      	ldr	r2, [r3, #12]
 8005082:	4b40      	ldr	r3, [pc, #256]	@ (8005184 <HAL_RCC_OscConfig+0x784>)
 8005084:	4013      	ands	r3, r2
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800508e:	3a01      	subs	r2, #1
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	4311      	orrs	r1, r2
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005098:	0212      	lsls	r2, r2, #8
 800509a:	4311      	orrs	r1, r2
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80050a0:	0852      	lsrs	r2, r2, #1
 80050a2:	3a01      	subs	r2, #1
 80050a4:	0552      	lsls	r2, r2, #21
 80050a6:	4311      	orrs	r1, r2
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80050ac:	0852      	lsrs	r2, r2, #1
 80050ae:	3a01      	subs	r2, #1
 80050b0:	0652      	lsls	r2, r2, #25
 80050b2:	4311      	orrs	r1, r2
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050b8:	0912      	lsrs	r2, r2, #4
 80050ba:	0452      	lsls	r2, r2, #17
 80050bc:	430a      	orrs	r2, r1
 80050be:	4930      	ldr	r1, [pc, #192]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80050c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050dc:	f7fc ffa2 	bl	8002024 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e4:	f7fc ff9e 	bl	8002024 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e058      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050f6:	4b22      	ldr	r3, [pc, #136]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d0f0      	beq.n	80050e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005102:	e050      	b.n	80051a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e04f      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005108:	4b1d      	ldr	r3, [pc, #116]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d148      	bne.n	80051a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005114:	4b1a      	ldr	r3, [pc, #104]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a19      	ldr	r2, [pc, #100]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 800511a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800511e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005120:	4b17      	ldr	r3, [pc, #92]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	4a16      	ldr	r2, [pc, #88]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800512a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800512c:	f7fc ff7a 	bl	8002024 <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005134:	f7fc ff76 	bl	8002024 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e030      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005146:	4b0e      	ldr	r3, [pc, #56]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0f0      	beq.n	8005134 <HAL_RCC_OscConfig+0x734>
 8005152:	e028      	b.n	80051a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	2b0c      	cmp	r3, #12
 8005158:	d023      	beq.n	80051a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800515a:	4b09      	ldr	r3, [pc, #36]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a08      	ldr	r2, [pc, #32]	@ (8005180 <HAL_RCC_OscConfig+0x780>)
 8005160:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005166:	f7fc ff5d 	bl	8002024 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800516c:	e00c      	b.n	8005188 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516e:	f7fc ff59 	bl	8002024 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d905      	bls.n	8005188 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e013      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
 8005180:	40021000 	.word	0x40021000
 8005184:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005188:	4b09      	ldr	r3, [pc, #36]	@ (80051b0 <HAL_RCC_OscConfig+0x7b0>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d1ec      	bne.n	800516e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005194:	4b06      	ldr	r3, [pc, #24]	@ (80051b0 <HAL_RCC_OscConfig+0x7b0>)
 8005196:	68da      	ldr	r2, [r3, #12]
 8005198:	4905      	ldr	r1, [pc, #20]	@ (80051b0 <HAL_RCC_OscConfig+0x7b0>)
 800519a:	4b06      	ldr	r3, [pc, #24]	@ (80051b4 <HAL_RCC_OscConfig+0x7b4>)
 800519c:	4013      	ands	r3, r2
 800519e:	60cb      	str	r3, [r1, #12]
 80051a0:	e001      	b.n	80051a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e000      	b.n	80051a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3720      	adds	r7, #32
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40021000 	.word	0x40021000
 80051b4:	feeefffc 	.word	0xfeeefffc

080051b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0e7      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051cc:	4b75      	ldr	r3, [pc, #468]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d910      	bls.n	80051fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051da:	4b72      	ldr	r3, [pc, #456]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f023 0207 	bic.w	r2, r3, #7
 80051e2:	4970      	ldr	r1, [pc, #448]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ea:	4b6e      	ldr	r3, [pc, #440]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d001      	beq.n	80051fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e0cf      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d010      	beq.n	800522a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	4b66      	ldr	r3, [pc, #408]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005214:	429a      	cmp	r2, r3
 8005216:	d908      	bls.n	800522a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005218:	4b63      	ldr	r3, [pc, #396]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	4960      	ldr	r1, [pc, #384]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005226:	4313      	orrs	r3, r2
 8005228:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d04c      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2b03      	cmp	r3, #3
 800523c:	d107      	bne.n	800524e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800523e:	4b5a      	ldr	r3, [pc, #360]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d121      	bne.n	800528e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e0a6      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	2b02      	cmp	r3, #2
 8005254:	d107      	bne.n	8005266 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005256:	4b54      	ldr	r3, [pc, #336]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d115      	bne.n	800528e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e09a      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d107      	bne.n	800527e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800526e:	4b4e      	ldr	r3, [pc, #312]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d109      	bne.n	800528e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e08e      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800527e:	4b4a      	ldr	r3, [pc, #296]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e086      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800528e:	4b46      	ldr	r3, [pc, #280]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f023 0203 	bic.w	r2, r3, #3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	4943      	ldr	r1, [pc, #268]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 800529c:	4313      	orrs	r3, r2
 800529e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a0:	f7fc fec0 	bl	8002024 <HAL_GetTick>
 80052a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a6:	e00a      	b.n	80052be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052a8:	f7fc febc 	bl	8002024 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e06e      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052be:	4b3a      	ldr	r3, [pc, #232]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 020c 	and.w	r2, r3, #12
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d1eb      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d010      	beq.n	80052fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	4b31      	ldr	r3, [pc, #196]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d208      	bcs.n	80052fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052ec:	4b2e      	ldr	r3, [pc, #184]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	492b      	ldr	r1, [pc, #172]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052fe:	4b29      	ldr	r3, [pc, #164]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0307 	and.w	r3, r3, #7
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d210      	bcs.n	800532e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800530c:	4b25      	ldr	r3, [pc, #148]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f023 0207 	bic.w	r2, r3, #7
 8005314:	4923      	ldr	r1, [pc, #140]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	4313      	orrs	r3, r2
 800531a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800531c:	4b21      	ldr	r3, [pc, #132]	@ (80053a4 <HAL_RCC_ClockConfig+0x1ec>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0307 	and.w	r3, r3, #7
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d001      	beq.n	800532e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e036      	b.n	800539c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d008      	beq.n	800534c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800533a:	4b1b      	ldr	r3, [pc, #108]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	4918      	ldr	r1, [pc, #96]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005348:	4313      	orrs	r3, r2
 800534a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0308 	and.w	r3, r3, #8
 8005354:	2b00      	cmp	r3, #0
 8005356:	d009      	beq.n	800536c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005358:	4b13      	ldr	r3, [pc, #76]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	4910      	ldr	r1, [pc, #64]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005368:	4313      	orrs	r3, r2
 800536a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800536c:	f000 f824 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 8005370:	4602      	mov	r2, r0
 8005372:	4b0d      	ldr	r3, [pc, #52]	@ (80053a8 <HAL_RCC_ClockConfig+0x1f0>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	091b      	lsrs	r3, r3, #4
 8005378:	f003 030f 	and.w	r3, r3, #15
 800537c:	490b      	ldr	r1, [pc, #44]	@ (80053ac <HAL_RCC_ClockConfig+0x1f4>)
 800537e:	5ccb      	ldrb	r3, [r1, r3]
 8005380:	f003 031f 	and.w	r3, r3, #31
 8005384:	fa22 f303 	lsr.w	r3, r2, r3
 8005388:	4a09      	ldr	r2, [pc, #36]	@ (80053b0 <HAL_RCC_ClockConfig+0x1f8>)
 800538a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800538c:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <HAL_RCC_ClockConfig+0x1fc>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	f7fc fbc9 	bl	8001b28 <HAL_InitTick>
 8005396:	4603      	mov	r3, r0
 8005398:	72fb      	strb	r3, [r7, #11]

  return status;
 800539a:	7afb      	ldrb	r3, [r7, #11]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	40022000 	.word	0x40022000
 80053a8:	40021000 	.word	0x40021000
 80053ac:	0800cd00 	.word	0x0800cd00
 80053b0:	20000000 	.word	0x20000000
 80053b4:	20000004 	.word	0x20000004

080053b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b089      	sub	sp, #36	@ 0x24
 80053bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80053be:	2300      	movs	r3, #0
 80053c0:	61fb      	str	r3, [r7, #28]
 80053c2:	2300      	movs	r3, #0
 80053c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053c6:	4b3e      	ldr	r3, [pc, #248]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 030c 	and.w	r3, r3, #12
 80053ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053d0:	4b3b      	ldr	r3, [pc, #236]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0303 	and.w	r3, r3, #3
 80053d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d005      	beq.n	80053ec <HAL_RCC_GetSysClockFreq+0x34>
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	2b0c      	cmp	r3, #12
 80053e4:	d121      	bne.n	800542a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d11e      	bne.n	800542a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053ec:	4b34      	ldr	r3, [pc, #208]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d107      	bne.n	8005408 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053f8:	4b31      	ldr	r3, [pc, #196]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80053fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	f003 030f 	and.w	r3, r3, #15
 8005404:	61fb      	str	r3, [r7, #28]
 8005406:	e005      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005408:	4b2d      	ldr	r3, [pc, #180]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	091b      	lsrs	r3, r3, #4
 800540e:	f003 030f 	and.w	r3, r3, #15
 8005412:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005414:	4a2b      	ldr	r2, [pc, #172]	@ (80054c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800541c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10d      	bne.n	8005440 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005428:	e00a      	b.n	8005440 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b04      	cmp	r3, #4
 800542e:	d102      	bne.n	8005436 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005430:	4b25      	ldr	r3, [pc, #148]	@ (80054c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005432:	61bb      	str	r3, [r7, #24]
 8005434:	e004      	b.n	8005440 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b08      	cmp	r3, #8
 800543a:	d101      	bne.n	8005440 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800543c:	4b23      	ldr	r3, [pc, #140]	@ (80054cc <HAL_RCC_GetSysClockFreq+0x114>)
 800543e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b0c      	cmp	r3, #12
 8005444:	d134      	bne.n	80054b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005446:	4b1e      	ldr	r3, [pc, #120]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	f003 0303 	and.w	r3, r3, #3
 800544e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b02      	cmp	r3, #2
 8005454:	d003      	beq.n	800545e <HAL_RCC_GetSysClockFreq+0xa6>
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	2b03      	cmp	r3, #3
 800545a:	d003      	beq.n	8005464 <HAL_RCC_GetSysClockFreq+0xac>
 800545c:	e005      	b.n	800546a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800545e:	4b1a      	ldr	r3, [pc, #104]	@ (80054c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005460:	617b      	str	r3, [r7, #20]
      break;
 8005462:	e005      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005464:	4b19      	ldr	r3, [pc, #100]	@ (80054cc <HAL_RCC_GetSysClockFreq+0x114>)
 8005466:	617b      	str	r3, [r7, #20]
      break;
 8005468:	e002      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	617b      	str	r3, [r7, #20]
      break;
 800546e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005470:	4b13      	ldr	r3, [pc, #76]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	091b      	lsrs	r3, r3, #4
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	3301      	adds	r3, #1
 800547c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800547e:	4b10      	ldr	r3, [pc, #64]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	0a1b      	lsrs	r3, r3, #8
 8005484:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	fb03 f202 	mul.w	r2, r3, r2
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	fbb2 f3f3 	udiv	r3, r2, r3
 8005494:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005496:	4b0a      	ldr	r3, [pc, #40]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	0e5b      	lsrs	r3, r3, #25
 800549c:	f003 0303 	and.w	r3, r3, #3
 80054a0:	3301      	adds	r3, #1
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80054b0:	69bb      	ldr	r3, [r7, #24]
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3724      	adds	r7, #36	@ 0x24
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40021000 	.word	0x40021000
 80054c4:	0800cd18 	.word	0x0800cd18
 80054c8:	00f42400 	.word	0x00f42400
 80054cc:	007a1200 	.word	0x007a1200

080054d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054d4:	4b03      	ldr	r3, [pc, #12]	@ (80054e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80054d6:	681b      	ldr	r3, [r3, #0]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	20000000 	.word	0x20000000

080054e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80054ec:	f7ff fff0 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 80054f0:	4602      	mov	r2, r0
 80054f2:	4b06      	ldr	r3, [pc, #24]	@ (800550c <HAL_RCC_GetPCLK1Freq+0x24>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	0a1b      	lsrs	r3, r3, #8
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	4904      	ldr	r1, [pc, #16]	@ (8005510 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054fe:	5ccb      	ldrb	r3, [r1, r3]
 8005500:	f003 031f 	and.w	r3, r3, #31
 8005504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005508:	4618      	mov	r0, r3
 800550a:	bd80      	pop	{r7, pc}
 800550c:	40021000 	.word	0x40021000
 8005510:	0800cd10 	.word	0x0800cd10

08005514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005518:	f7ff ffda 	bl	80054d0 <HAL_RCC_GetHCLKFreq>
 800551c:	4602      	mov	r2, r0
 800551e:	4b06      	ldr	r3, [pc, #24]	@ (8005538 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	0adb      	lsrs	r3, r3, #11
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	4904      	ldr	r1, [pc, #16]	@ (800553c <HAL_RCC_GetPCLK2Freq+0x28>)
 800552a:	5ccb      	ldrb	r3, [r1, r3]
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005534:	4618      	mov	r0, r3
 8005536:	bd80      	pop	{r7, pc}
 8005538:	40021000 	.word	0x40021000
 800553c:	0800cd10 	.word	0x0800cd10

08005540 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	220f      	movs	r2, #15
 800554e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005550:	4b12      	ldr	r3, [pc, #72]	@ (800559c <HAL_RCC_GetClockConfig+0x5c>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 0203 	and.w	r2, r3, #3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800555c:	4b0f      	ldr	r3, [pc, #60]	@ (800559c <HAL_RCC_GetClockConfig+0x5c>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005568:	4b0c      	ldr	r3, [pc, #48]	@ (800559c <HAL_RCC_GetClockConfig+0x5c>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005574:	4b09      	ldr	r3, [pc, #36]	@ (800559c <HAL_RCC_GetClockConfig+0x5c>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	08db      	lsrs	r3, r3, #3
 800557a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005582:	4b07      	ldr	r3, [pc, #28]	@ (80055a0 <HAL_RCC_GetClockConfig+0x60>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0207 	and.w	r2, r3, #7
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	601a      	str	r2, [r3, #0]
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	40021000 	.word	0x40021000
 80055a0:	40022000 	.word	0x40022000

080055a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055b0:	4b2a      	ldr	r3, [pc, #168]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d003      	beq.n	80055c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055bc:	f7ff f9bc 	bl	8004938 <HAL_PWREx_GetVoltageRange>
 80055c0:	6178      	str	r0, [r7, #20]
 80055c2:	e014      	b.n	80055ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055c4:	4b25      	ldr	r3, [pc, #148]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c8:	4a24      	ldr	r2, [pc, #144]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80055d0:	4b22      	ldr	r3, [pc, #136]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055dc:	f7ff f9ac 	bl	8004938 <HAL_PWREx_GetVoltageRange>
 80055e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055e2:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e6:	4a1d      	ldr	r2, [pc, #116]	@ (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055f4:	d10b      	bne.n	800560e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b80      	cmp	r3, #128	@ 0x80
 80055fa:	d919      	bls.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8005600:	d902      	bls.n	8005608 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005602:	2302      	movs	r3, #2
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	e013      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005608:	2301      	movs	r3, #1
 800560a:	613b      	str	r3, [r7, #16]
 800560c:	e010      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b80      	cmp	r3, #128	@ 0x80
 8005612:	d902      	bls.n	800561a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005614:	2303      	movs	r3, #3
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	e00a      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b80      	cmp	r3, #128	@ 0x80
 800561e:	d102      	bne.n	8005626 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005620:	2302      	movs	r3, #2
 8005622:	613b      	str	r3, [r7, #16]
 8005624:	e004      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b70      	cmp	r3, #112	@ 0x70
 800562a:	d101      	bne.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800562c:	2301      	movs	r3, #1
 800562e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005630:	4b0b      	ldr	r3, [pc, #44]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f023 0207 	bic.w	r2, r3, #7
 8005638:	4909      	ldr	r1, [pc, #36]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005640:	4b07      	ldr	r3, [pc, #28]	@ (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	429a      	cmp	r2, r3
 800564c:	d001      	beq.n	8005652 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40021000 	.word	0x40021000
 8005660:	40022000 	.word	0x40022000

08005664 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800566c:	2300      	movs	r3, #0
 800566e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005670:	2300      	movs	r3, #0
 8005672:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800567c:	2b00      	cmp	r3, #0
 800567e:	d041      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005684:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005688:	d02a      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800568a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800568e:	d824      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005690:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005694:	d008      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005696:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800569a:	d81e      	bhi.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80056a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056a4:	d010      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80056a6:	e018      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056a8:	4b86      	ldr	r3, [pc, #536]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a85      	ldr	r2, [pc, #532]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056b4:	e015      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	3304      	adds	r3, #4
 80056ba:	2100      	movs	r1, #0
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fabb 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 80056c2:	4603      	mov	r3, r0
 80056c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056c6:	e00c      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3320      	adds	r3, #32
 80056cc:	2100      	movs	r1, #0
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fba6 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 80056d4:	4603      	mov	r3, r0
 80056d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056d8:	e003      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	74fb      	strb	r3, [r7, #19]
      break;
 80056de:	e000      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80056e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056e2:	7cfb      	ldrb	r3, [r7, #19]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10b      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056e8:	4b76      	ldr	r3, [pc, #472]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f6:	4973      	ldr	r1, [pc, #460]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80056fe:	e001      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005700:	7cfb      	ldrb	r3, [r7, #19]
 8005702:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d041      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005714:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005718:	d02a      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800571a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800571e:	d824      	bhi.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005720:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005724:	d008      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005726:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800572a:	d81e      	bhi.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005730:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005734:	d010      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005736:	e018      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005738:	4b62      	ldr	r3, [pc, #392]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	4a61      	ldr	r2, [pc, #388]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005742:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005744:	e015      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	3304      	adds	r3, #4
 800574a:	2100      	movs	r1, #0
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fa73 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005752:	4603      	mov	r3, r0
 8005754:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005756:	e00c      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3320      	adds	r3, #32
 800575c:	2100      	movs	r1, #0
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fb5e 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 8005764:	4603      	mov	r3, r0
 8005766:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005768:	e003      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	74fb      	strb	r3, [r7, #19]
      break;
 800576e:	e000      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005770:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005772:	7cfb      	ldrb	r3, [r7, #19]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10b      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005778:	4b52      	ldr	r3, [pc, #328]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800577a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005786:	494f      	ldr	r1, [pc, #316]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005788:	4313      	orrs	r3, r2
 800578a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800578e:	e001      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005790:	7cfb      	ldrb	r3, [r7, #19]
 8005792:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80a0 	beq.w	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a2:	2300      	movs	r3, #0
 80057a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057a6:	4b47      	ldr	r3, [pc, #284]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80057b6:	2300      	movs	r3, #0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00d      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057bc:	4b41      	ldr	r3, [pc, #260]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c0:	4a40      	ldr	r2, [pc, #256]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80057c8:	4b3e      	ldr	r3, [pc, #248]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057d4:	2301      	movs	r3, #1
 80057d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057d8:	4b3b      	ldr	r3, [pc, #236]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a3a      	ldr	r2, [pc, #232]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057e4:	f7fc fc1e 	bl	8002024 <HAL_GetTick>
 80057e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057ea:	e009      	b.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ec:	f7fc fc1a 	bl	8002024 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d902      	bls.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	74fb      	strb	r3, [r7, #19]
        break;
 80057fe:	e005      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005800:	4b31      	ldr	r3, [pc, #196]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0ef      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800580c:	7cfb      	ldrb	r3, [r7, #19]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d15c      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005812:	4b2c      	ldr	r3, [pc, #176]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800581c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d01f      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	429a      	cmp	r2, r3
 800582e:	d019      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005830:	4b24      	ldr	r3, [pc, #144]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005836:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800583a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800583c:	4b21      	ldr	r3, [pc, #132]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005842:	4a20      	ldr	r2, [pc, #128]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800584c:	4b1d      	ldr	r3, [pc, #116]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005852:	4a1c      	ldr	r2, [pc, #112]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800585c:	4a19      	ldr	r2, [pc, #100]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d016      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586e:	f7fc fbd9 	bl	8002024 <HAL_GetTick>
 8005872:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005874:	e00b      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005876:	f7fc fbd5 	bl	8002024 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005884:	4293      	cmp	r3, r2
 8005886:	d902      	bls.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	74fb      	strb	r3, [r7, #19]
            break;
 800588c:	e006      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800588e:	4b0d      	ldr	r3, [pc, #52]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d0ec      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800589c:	7cfb      	ldrb	r3, [r7, #19]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10c      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058a2:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058b2:	4904      	ldr	r1, [pc, #16]	@ (80058c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80058ba:	e009      	b.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058bc:	7cfb      	ldrb	r3, [r7, #19]
 80058be:	74bb      	strb	r3, [r7, #18]
 80058c0:	e006      	b.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80058c2:	bf00      	nop
 80058c4:	40021000 	.word	0x40021000
 80058c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058cc:	7cfb      	ldrb	r3, [r7, #19]
 80058ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058d0:	7c7b      	ldrb	r3, [r7, #17]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d105      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058d6:	4b9e      	ldr	r3, [pc, #632]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058da:	4a9d      	ldr	r2, [pc, #628]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058ee:	4b98      	ldr	r3, [pc, #608]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f4:	f023 0203 	bic.w	r2, r3, #3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fc:	4994      	ldr	r1, [pc, #592]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00a      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005910:	4b8f      	ldr	r3, [pc, #572]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005916:	f023 020c 	bic.w	r2, r3, #12
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591e:	498c      	ldr	r1, [pc, #560]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005920:	4313      	orrs	r3, r2
 8005922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0304 	and.w	r3, r3, #4
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005932:	4b87      	ldr	r3, [pc, #540]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005938:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005940:	4983      	ldr	r1, [pc, #524]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005954:	4b7e      	ldr	r3, [pc, #504]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800595a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005962:	497b      	ldr	r1, [pc, #492]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005964:	4313      	orrs	r3, r2
 8005966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0310 	and.w	r3, r3, #16
 8005972:	2b00      	cmp	r3, #0
 8005974:	d00a      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005976:	4b76      	ldr	r3, [pc, #472]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005984:	4972      	ldr	r1, [pc, #456]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005998:	4b6d      	ldr	r3, [pc, #436]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800599a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a6:	496a      	ldr	r1, [pc, #424]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059ba:	4b65      	ldr	r3, [pc, #404]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c8:	4961      	ldr	r1, [pc, #388]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059dc:	4b5c      	ldr	r3, [pc, #368]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ea:	4959      	ldr	r1, [pc, #356]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059fe:	4b54      	ldr	r3, [pc, #336]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a04:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0c:	4950      	ldr	r1, [pc, #320]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a20:	4b4b      	ldr	r3, [pc, #300]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a26:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a2e:	4948      	ldr	r1, [pc, #288]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a42:	4b43      	ldr	r3, [pc, #268]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a50:	493f      	ldr	r1, [pc, #252]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d028      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a64:	4b3a      	ldr	r3, [pc, #232]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a72:	4937      	ldr	r1, [pc, #220]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a82:	d106      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a84:	4b32      	ldr	r3, [pc, #200]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	4a31      	ldr	r2, [pc, #196]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a8e:	60d3      	str	r3, [r2, #12]
 8005a90:	e011      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a9a:	d10c      	bne.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f8c8 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005aac:	7cfb      	ldrb	r3, [r7, #19]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005ab2:	7cfb      	ldrb	r3, [r7, #19]
 8005ab4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d028      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ac2:	4b23      	ldr	r3, [pc, #140]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad0:	491f      	ldr	r1, [pc, #124]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005adc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ae0:	d106      	bne.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005aec:	60d3      	str	r3, [r2, #12]
 8005aee:	e011      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005af8:	d10c      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	3304      	adds	r3, #4
 8005afe:	2101      	movs	r1, #1
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f899 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005b06:	4603      	mov	r3, r0
 8005b08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b0a:	7cfb      	ldrb	r3, [r7, #19]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005b10:	7cfb      	ldrb	r3, [r7, #19]
 8005b12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d02b      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b20:	4b0b      	ldr	r3, [pc, #44]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b2e:	4908      	ldr	r1, [pc, #32]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b3e:	d109      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b40:	4b03      	ldr	r3, [pc, #12]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4a02      	ldr	r2, [pc, #8]	@ (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b4a:	60d3      	str	r3, [r2, #12]
 8005b4c:	e014      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005b4e:	bf00      	nop
 8005b50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b5c:	d10c      	bne.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	3304      	adds	r3, #4
 8005b62:	2101      	movs	r1, #1
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 f867 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b6e:	7cfb      	ldrb	r3, [r7, #19]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005b74:	7cfb      	ldrb	r3, [r7, #19]
 8005b76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d02f      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b84:	4b2b      	ldr	r3, [pc, #172]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b92:	4928      	ldr	r1, [pc, #160]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ba2:	d10d      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	2102      	movs	r1, #2
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f844 	bl	8005c38 <RCCEx_PLLSAI1_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d014      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005bba:	7cfb      	ldrb	r3, [r7, #19]
 8005bbc:	74bb      	strb	r3, [r7, #18]
 8005bbe:	e011      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bc8:	d10c      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3320      	adds	r3, #32
 8005bce:	2102      	movs	r1, #2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 f925 	bl	8005e20 <RCCEx_PLLSAI2_Config>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bda:	7cfb      	ldrb	r3, [r7, #19]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d001      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005be0:	7cfb      	ldrb	r3, [r7, #19]
 8005be2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bf0:	4b10      	ldr	r3, [pc, #64]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bfe:	490d      	ldr	r1, [pc, #52]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00b      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c12:	4b08      	ldr	r3, [pc, #32]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c22:	4904      	ldr	r1, [pc, #16]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c2a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	40021000 	.word	0x40021000

08005c38 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c46:	4b75      	ldr	r3, [pc, #468]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d018      	beq.n	8005c84 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c52:	4b72      	ldr	r3, [pc, #456]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f003 0203 	and.w	r2, r3, #3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d10d      	bne.n	8005c7e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
       ||
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d009      	beq.n	8005c7e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c6a:	4b6c      	ldr	r3, [pc, #432]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	091b      	lsrs	r3, r3, #4
 8005c70:	f003 0307 	and.w	r3, r3, #7
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
       ||
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d047      	beq.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	73fb      	strb	r3, [r7, #15]
 8005c82:	e044      	b.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2b03      	cmp	r3, #3
 8005c8a:	d018      	beq.n	8005cbe <RCCEx_PLLSAI1_Config+0x86>
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d825      	bhi.n	8005cdc <RCCEx_PLLSAI1_Config+0xa4>
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d002      	beq.n	8005c9a <RCCEx_PLLSAI1_Config+0x62>
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d009      	beq.n	8005cac <RCCEx_PLLSAI1_Config+0x74>
 8005c98:	e020      	b.n	8005cdc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c9a:	4b60      	ldr	r3, [pc, #384]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d11d      	bne.n	8005ce2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005caa:	e01a      	b.n	8005ce2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cac:	4b5b      	ldr	r3, [pc, #364]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d116      	bne.n	8005ce6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cbc:	e013      	b.n	8005ce6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cbe:	4b57      	ldr	r3, [pc, #348]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10f      	bne.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cca:	4b54      	ldr	r3, [pc, #336]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cda:	e006      	b.n	8005cea <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
      break;
 8005ce0:	e004      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ce2:	bf00      	nop
 8005ce4:	e002      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ce6:	bf00      	nop
 8005ce8:	e000      	b.n	8005cec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cea:	bf00      	nop
    }

    if(status == HAL_OK)
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10d      	bne.n	8005d0e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6819      	ldr	r1, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	430b      	orrs	r3, r1
 8005d08:	4944      	ldr	r1, [pc, #272]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d0e:	7bfb      	ldrb	r3, [r7, #15]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d17d      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d14:	4b41      	ldr	r3, [pc, #260]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a40      	ldr	r2, [pc, #256]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d20:	f7fc f980 	bl	8002024 <HAL_GetTick>
 8005d24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d26:	e009      	b.n	8005d3c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d28:	f7fc f97c 	bl	8002024 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d902      	bls.n	8005d3c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	73fb      	strb	r3, [r7, #15]
        break;
 8005d3a:	e005      	b.n	8005d48 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d3c:	4b37      	ldr	r3, [pc, #220]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1ef      	bne.n	8005d28 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d160      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d111      	bne.n	8005d78 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d54:	4b31      	ldr	r3, [pc, #196]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6892      	ldr	r2, [r2, #8]
 8005d64:	0211      	lsls	r1, r2, #8
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	68d2      	ldr	r2, [r2, #12]
 8005d6a:	0912      	lsrs	r2, r2, #4
 8005d6c:	0452      	lsls	r2, r2, #17
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	492a      	ldr	r1, [pc, #168]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	610b      	str	r3, [r1, #16]
 8005d76:	e027      	b.n	8005dc8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d112      	bne.n	8005da4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d7e:	4b27      	ldr	r3, [pc, #156]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d86:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6892      	ldr	r2, [r2, #8]
 8005d8e:	0211      	lsls	r1, r2, #8
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6912      	ldr	r2, [r2, #16]
 8005d94:	0852      	lsrs	r2, r2, #1
 8005d96:	3a01      	subs	r2, #1
 8005d98:	0552      	lsls	r2, r2, #21
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	491f      	ldr	r1, [pc, #124]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	610b      	str	r3, [r1, #16]
 8005da2:	e011      	b.n	8005dc8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005da4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005dac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6892      	ldr	r2, [r2, #8]
 8005db4:	0211      	lsls	r1, r2, #8
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6952      	ldr	r2, [r2, #20]
 8005dba:	0852      	lsrs	r2, r2, #1
 8005dbc:	3a01      	subs	r2, #1
 8005dbe:	0652      	lsls	r2, r2, #25
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	4916      	ldr	r1, [pc, #88]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005dc8:	4b14      	ldr	r3, [pc, #80]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a13      	ldr	r2, [pc, #76]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd4:	f7fc f926 	bl	8002024 <HAL_GetTick>
 8005dd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005dda:	e009      	b.n	8005df0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ddc:	f7fc f922 	bl	8002024 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d902      	bls.n	8005df0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	73fb      	strb	r3, [r7, #15]
          break;
 8005dee:	e005      	b.n	8005dfc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005df0:	4b0a      	ldr	r3, [pc, #40]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0ef      	beq.n	8005ddc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d106      	bne.n	8005e10 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e02:	4b06      	ldr	r3, [pc, #24]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e04:	691a      	ldr	r2, [r3, #16]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	4904      	ldr	r1, [pc, #16]	@ (8005e1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	40021000 	.word	0x40021000

08005e20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d018      	beq.n	8005e6c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e3a:	4b67      	ldr	r3, [pc, #412]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f003 0203 	and.w	r2, r3, #3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d10d      	bne.n	8005e66 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
       ||
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d009      	beq.n	8005e66 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005e52:	4b61      	ldr	r3, [pc, #388]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	091b      	lsrs	r3, r3, #4
 8005e58:	f003 0307 	and.w	r3, r3, #7
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
       ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d047      	beq.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	73fb      	strb	r3, [r7, #15]
 8005e6a:	e044      	b.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b03      	cmp	r3, #3
 8005e72:	d018      	beq.n	8005ea6 <RCCEx_PLLSAI2_Config+0x86>
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d825      	bhi.n	8005ec4 <RCCEx_PLLSAI2_Config+0xa4>
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d002      	beq.n	8005e82 <RCCEx_PLLSAI2_Config+0x62>
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d009      	beq.n	8005e94 <RCCEx_PLLSAI2_Config+0x74>
 8005e80:	e020      	b.n	8005ec4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e82:	4b55      	ldr	r3, [pc, #340]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d11d      	bne.n	8005eca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e92:	e01a      	b.n	8005eca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e94:	4b50      	ldr	r3, [pc, #320]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d116      	bne.n	8005ece <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ea4:	e013      	b.n	8005ece <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ea6:	4b4c      	ldr	r3, [pc, #304]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10f      	bne.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005eb2:	4b49      	ldr	r3, [pc, #292]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d109      	bne.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ec2:	e006      	b.n	8005ed2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec8:	e004      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e002      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ece:	bf00      	nop
 8005ed0:	e000      	b.n	8005ed4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ed2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10d      	bne.n	8005ef6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005eda:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6819      	ldr	r1, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	011b      	lsls	r3, r3, #4
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	4939      	ldr	r1, [pc, #228]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d167      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005efc:	4b36      	ldr	r3, [pc, #216]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a35      	ldr	r2, [pc, #212]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f08:	f7fc f88c 	bl	8002024 <HAL_GetTick>
 8005f0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f0e:	e009      	b.n	8005f24 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f10:	f7fc f888 	bl	8002024 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d902      	bls.n	8005f24 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	73fb      	strb	r3, [r7, #15]
        break;
 8005f22:	e005      	b.n	8005f30 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f24:	4b2c      	ldr	r3, [pc, #176]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1ef      	bne.n	8005f10 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d14a      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d111      	bne.n	8005f60 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f3c:	4b26      	ldr	r3, [pc, #152]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6892      	ldr	r2, [r2, #8]
 8005f4c:	0211      	lsls	r1, r2, #8
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	68d2      	ldr	r2, [r2, #12]
 8005f52:	0912      	lsrs	r2, r2, #4
 8005f54:	0452      	lsls	r2, r2, #17
 8005f56:	430a      	orrs	r2, r1
 8005f58:	491f      	ldr	r1, [pc, #124]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	614b      	str	r3, [r1, #20]
 8005f5e:	e011      	b.n	8005f84 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f60:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f68:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	6892      	ldr	r2, [r2, #8]
 8005f70:	0211      	lsls	r1, r2, #8
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6912      	ldr	r2, [r2, #16]
 8005f76:	0852      	lsrs	r2, r2, #1
 8005f78:	3a01      	subs	r2, #1
 8005f7a:	0652      	lsls	r2, r2, #25
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	4916      	ldr	r1, [pc, #88]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f84:	4b14      	ldr	r3, [pc, #80]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a13      	ldr	r2, [pc, #76]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f90:	f7fc f848 	bl	8002024 <HAL_GetTick>
 8005f94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f96:	e009      	b.n	8005fac <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f98:	f7fc f844 	bl	8002024 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d902      	bls.n	8005fac <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	73fb      	strb	r3, [r7, #15]
          break;
 8005faa:	e005      	b.n	8005fb8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005fac:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ef      	beq.n	8005f98 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d106      	bne.n	8005fcc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005fbe:	4b06      	ldr	r3, [pc, #24]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	4904      	ldr	r1, [pc, #16]	@ (8005fd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40021000 	.word	0x40021000

08005fdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e049      	b.n	8006082 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f841 	bl	800608a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3304      	adds	r3, #4
 8006018:	4619      	mov	r1, r3
 800601a:	4610      	mov	r0, r2
 800601c:	f000 f9e0 	bl	80063e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800608a:	b480      	push	{r7}
 800608c:	b083      	sub	sp, #12
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006092:	bf00      	nop
 8006094:	370c      	adds	r7, #12
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
	...

080060a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d001      	beq.n	80060b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e04f      	b.n	8006158 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0201 	orr.w	r2, r2, #1
 80060ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a23      	ldr	r2, [pc, #140]	@ (8006164 <HAL_TIM_Base_Start_IT+0xc4>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d01d      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060e2:	d018      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006168 <HAL_TIM_Base_Start_IT+0xc8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d013      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a1e      	ldr	r2, [pc, #120]	@ (800616c <HAL_TIM_Base_Start_IT+0xcc>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d00e      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a1c      	ldr	r2, [pc, #112]	@ (8006170 <HAL_TIM_Base_Start_IT+0xd0>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d009      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a1b      	ldr	r2, [pc, #108]	@ (8006174 <HAL_TIM_Base_Start_IT+0xd4>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d004      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x76>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a19      	ldr	r2, [pc, #100]	@ (8006178 <HAL_TIM_Base_Start_IT+0xd8>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d115      	bne.n	8006142 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	689a      	ldr	r2, [r3, #8]
 800611c:	4b17      	ldr	r3, [pc, #92]	@ (800617c <HAL_TIM_Base_Start_IT+0xdc>)
 800611e:	4013      	ands	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2b06      	cmp	r3, #6
 8006126:	d015      	beq.n	8006154 <HAL_TIM_Base_Start_IT+0xb4>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800612e:	d011      	beq.n	8006154 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0201 	orr.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006140:	e008      	b.n	8006154 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0201 	orr.w	r2, r2, #1
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	e000      	b.n	8006156 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006154:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr
 8006164:	40012c00 	.word	0x40012c00
 8006168:	40000400 	.word	0x40000400
 800616c:	40000800 	.word	0x40000800
 8006170:	40000c00 	.word	0x40000c00
 8006174:	40013400 	.word	0x40013400
 8006178:	40014000 	.word	0x40014000
 800617c:	00010007 	.word	0x00010007

08006180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d020      	beq.n	80061e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01b      	beq.n	80061e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0202 	mvn.w	r2, #2
 80061b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f8e9 	bl	80063a2 <HAL_TIM_IC_CaptureCallback>
 80061d0:	e005      	b.n	80061de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f8db 	bl	800638e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f8ec 	bl	80063b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	f003 0304 	and.w	r3, r3, #4
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d020      	beq.n	8006230 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d01b      	beq.n	8006230 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f06f 0204 	mvn.w	r2, #4
 8006200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2202      	movs	r2, #2
 8006206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f8c3 	bl	80063a2 <HAL_TIM_IC_CaptureCallback>
 800621c:	e005      	b.n	800622a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f8b5 	bl	800638e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 f8c6 	bl	80063b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0308 	and.w	r3, r3, #8
 8006236:	2b00      	cmp	r3, #0
 8006238:	d020      	beq.n	800627c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f003 0308 	and.w	r3, r3, #8
 8006240:	2b00      	cmp	r3, #0
 8006242:	d01b      	beq.n	800627c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0208 	mvn.w	r2, #8
 800624c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2204      	movs	r2, #4
 8006252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	f003 0303 	and.w	r3, r3, #3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f89d 	bl	80063a2 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f88f 	bl	800638e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f8a0 	bl	80063b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f003 0310 	and.w	r3, r3, #16
 8006282:	2b00      	cmp	r3, #0
 8006284:	d020      	beq.n	80062c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b00      	cmp	r3, #0
 800628e:	d01b      	beq.n	80062c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f06f 0210 	mvn.w	r2, #16
 8006298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2208      	movs	r2, #8
 800629e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d003      	beq.n	80062b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f877 	bl	80063a2 <HAL_TIM_IC_CaptureCallback>
 80062b4:	e005      	b.n	80062c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f869 	bl	800638e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 f87a 	bl	80063b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00c      	beq.n	80062ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d007      	beq.n	80062ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f06f 0201 	mvn.w	r2, #1
 80062e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7fb fbde 	bl	8001aa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d104      	bne.n	8006300 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d00c      	beq.n	800631a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006306:	2b00      	cmp	r3, #0
 8006308:	d007      	beq.n	800631a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f90d 	bl	8006534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00c      	beq.n	800633e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800632a:	2b00      	cmp	r3, #0
 800632c:	d007      	beq.n	800633e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f905 	bl	8006548 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00c      	beq.n	8006362 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634e:	2b00      	cmp	r3, #0
 8006350:	d007      	beq.n	8006362 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800635a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 f834 	bl	80063ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	f003 0320 	and.w	r3, r3, #32
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00c      	beq.n	8006386 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f003 0320 	and.w	r3, r3, #32
 8006372:	2b00      	cmp	r3, #0
 8006374:	d007      	beq.n	8006386 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f06f 0220 	mvn.w	r2, #32
 800637e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f8cd 	bl	8006520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006386:	bf00      	nop
 8006388:	3710      	adds	r7, #16
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}

0800638e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800638e:	b480      	push	{r7}
 8006390:	b083      	sub	sp, #12
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006396:	bf00      	nop
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063d2:	bf00      	nop
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr
	...

080063e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a43      	ldr	r2, [pc, #268]	@ (8006500 <TIM_Base_SetConfig+0x120>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d013      	beq.n	8006420 <TIM_Base_SetConfig+0x40>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063fe:	d00f      	beq.n	8006420 <TIM_Base_SetConfig+0x40>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a40      	ldr	r2, [pc, #256]	@ (8006504 <TIM_Base_SetConfig+0x124>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d00b      	beq.n	8006420 <TIM_Base_SetConfig+0x40>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a3f      	ldr	r2, [pc, #252]	@ (8006508 <TIM_Base_SetConfig+0x128>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d007      	beq.n	8006420 <TIM_Base_SetConfig+0x40>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a3e      	ldr	r2, [pc, #248]	@ (800650c <TIM_Base_SetConfig+0x12c>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d003      	beq.n	8006420 <TIM_Base_SetConfig+0x40>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a3d      	ldr	r2, [pc, #244]	@ (8006510 <TIM_Base_SetConfig+0x130>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d108      	bne.n	8006432 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006426:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a32      	ldr	r2, [pc, #200]	@ (8006500 <TIM_Base_SetConfig+0x120>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d01f      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006440:	d01b      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a2f      	ldr	r2, [pc, #188]	@ (8006504 <TIM_Base_SetConfig+0x124>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d017      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a2e      	ldr	r2, [pc, #184]	@ (8006508 <TIM_Base_SetConfig+0x128>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d013      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a2d      	ldr	r2, [pc, #180]	@ (800650c <TIM_Base_SetConfig+0x12c>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d00f      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a2c      	ldr	r2, [pc, #176]	@ (8006510 <TIM_Base_SetConfig+0x130>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00b      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a2b      	ldr	r2, [pc, #172]	@ (8006514 <TIM_Base_SetConfig+0x134>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d007      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a2a      	ldr	r2, [pc, #168]	@ (8006518 <TIM_Base_SetConfig+0x138>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d003      	beq.n	800647a <TIM_Base_SetConfig+0x9a>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a29      	ldr	r2, [pc, #164]	@ (800651c <TIM_Base_SetConfig+0x13c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d108      	bne.n	800648c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006480:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	4313      	orrs	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	4313      	orrs	r3, r2
 8006498:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	689a      	ldr	r2, [r3, #8]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a14      	ldr	r2, [pc, #80]	@ (8006500 <TIM_Base_SetConfig+0x120>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00f      	beq.n	80064d2 <TIM_Base_SetConfig+0xf2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a16      	ldr	r2, [pc, #88]	@ (8006510 <TIM_Base_SetConfig+0x130>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d00b      	beq.n	80064d2 <TIM_Base_SetConfig+0xf2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a15      	ldr	r2, [pc, #84]	@ (8006514 <TIM_Base_SetConfig+0x134>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d007      	beq.n	80064d2 <TIM_Base_SetConfig+0xf2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a14      	ldr	r2, [pc, #80]	@ (8006518 <TIM_Base_SetConfig+0x138>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_Base_SetConfig+0xf2>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a13      	ldr	r2, [pc, #76]	@ (800651c <TIM_Base_SetConfig+0x13c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d103      	bne.n	80064da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	691a      	ldr	r2, [r3, #16]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f043 0204 	orr.w	r2, r3, #4
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	601a      	str	r2, [r3, #0]
}
 80064f2:	bf00      	nop
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	40012c00 	.word	0x40012c00
 8006504:	40000400 	.word	0x40000400
 8006508:	40000800 	.word	0x40000800
 800650c:	40000c00 	.word	0x40000c00
 8006510:	40013400 	.word	0x40013400
 8006514:	40014000 	.word	0x40014000
 8006518:	40014400 	.word	0x40014400
 800651c:	40014800 	.word	0x40014800

08006520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e040      	b.n	80065f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006572:	2b00      	cmp	r3, #0
 8006574:	d106      	bne.n	8006584 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f7fb fc8e 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2224      	movs	r2, #36	@ 0x24
 8006588:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0201 	bic.w	r2, r2, #1
 8006598:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 fe9a 	bl	80072dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 fbdf 	bl	8006d6c <UART_SetConfig>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d101      	bne.n	80065b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e01b      	b.n	80065f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689a      	ldr	r2, [r3, #8]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f042 0201 	orr.w	r2, r2, #1
 80065e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 ff19 	bl	8007420 <UART_CheckIdleState>
 80065ee:	4603      	mov	r3, r0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3708      	adds	r7, #8
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b08a      	sub	sp, #40	@ 0x28
 80065fc:	af02      	add	r7, sp, #8
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	603b      	str	r3, [r7, #0]
 8006604:	4613      	mov	r3, r2
 8006606:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800660c:	2b20      	cmp	r3, #32
 800660e:	f040 8081 	bne.w	8006714 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_UART_Transmit+0x26>
 8006618:	88fb      	ldrh	r3, [r7, #6]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e079      	b.n	8006716 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2221      	movs	r2, #33	@ 0x21
 800662e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006630:	f7fb fcf8 	bl	8002024 <HAL_GetTick>
 8006634:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	88fa      	ldrh	r2, [r7, #6]
 800663a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	88fa      	ldrh	r2, [r7, #6]
 8006642:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800664e:	d108      	bne.n	8006662 <HAL_UART_Transmit+0x6a>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d104      	bne.n	8006662 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8006658:	2300      	movs	r3, #0
 800665a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	61bb      	str	r3, [r7, #24]
 8006660:	e003      	b.n	800666a <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800666a:	e038      	b.n	80066de <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	2200      	movs	r2, #0
 8006674:	2180      	movs	r1, #128	@ 0x80
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 ff7a 	bl	8007570 <UART_WaitOnFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d004      	beq.n	800668c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2220      	movs	r2, #32
 8006686:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e044      	b.n	8006716 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10b      	bne.n	80066aa <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	881b      	ldrh	r3, [r3, #0]
 8006696:	461a      	mov	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	3302      	adds	r3, #2
 80066a6:	61bb      	str	r3, [r7, #24]
 80066a8:	e007      	b.n	80066ba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	781a      	ldrb	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	3301      	adds	r3, #1
 80066b8:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066be:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80066c2:	2b21      	cmp	r3, #33	@ 0x21
 80066c4:	d109      	bne.n	80066da <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80066d8:	e001      	b.n	80066de <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e01b      	b.n	8006716 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1c0      	bne.n	800666c <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2200      	movs	r2, #0
 80066f2:	2140      	movs	r1, #64	@ 0x40
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 ff3b 	bl	8007570 <UART_WaitOnFlagUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d004      	beq.n	800670a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2220      	movs	r2, #32
 8006704:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e005      	b.n	8006716 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2220      	movs	r2, #32
 800670e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	e000      	b.n	8006716 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006714:	2302      	movs	r3, #2
  }
}
 8006716:	4618      	mov	r0, r3
 8006718:	3720      	adds	r7, #32
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b0ba      	sub	sp, #232	@ 0xe8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	69db      	ldr	r3, [r3, #28]
 800672e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006746:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800674a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800674e:	4013      	ands	r3, r2
 8006750:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006754:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006758:	2b00      	cmp	r3, #0
 800675a:	d115      	bne.n	8006788 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800675c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006760:	f003 0320 	and.w	r3, r3, #32
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00f      	beq.n	8006788 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800676c:	f003 0320 	and.w	r3, r3, #32
 8006770:	2b00      	cmp	r3, #0
 8006772:	d009      	beq.n	8006788 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 82ca 	beq.w	8006d12 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	4798      	blx	r3
      }
      return;
 8006786:	e2c4      	b.n	8006d12 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006788:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800678c:	2b00      	cmp	r3, #0
 800678e:	f000 8117 	beq.w	80069c0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006792:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b00      	cmp	r3, #0
 800679c:	d106      	bne.n	80067ac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800679e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80067a2:	4b85      	ldr	r3, [pc, #532]	@ (80069b8 <HAL_UART_IRQHandler+0x298>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f000 810a 	beq.w	80069c0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80067ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d011      	beq.n	80067dc <HAL_UART_IRQHandler+0xbc>
 80067b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00b      	beq.n	80067dc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2201      	movs	r2, #1
 80067ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067d2:	f043 0201 	orr.w	r2, r3, #1
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80067dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d011      	beq.n	800680c <HAL_UART_IRQHandler+0xec>
 80067e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00b      	beq.n	800680c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2202      	movs	r2, #2
 80067fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006802:	f043 0204 	orr.w	r2, r3, #4
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800680c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006810:	f003 0304 	and.w	r3, r3, #4
 8006814:	2b00      	cmp	r3, #0
 8006816:	d011      	beq.n	800683c <HAL_UART_IRQHandler+0x11c>
 8006818:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00b      	beq.n	800683c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2204      	movs	r2, #4
 800682a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006832:	f043 0202 	orr.w	r2, r3, #2
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800683c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006840:	f003 0308 	and.w	r3, r3, #8
 8006844:	2b00      	cmp	r3, #0
 8006846:	d017      	beq.n	8006878 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800684c:	f003 0320 	and.w	r3, r3, #32
 8006850:	2b00      	cmp	r3, #0
 8006852:	d105      	bne.n	8006860 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006858:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00b      	beq.n	8006878 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2208      	movs	r2, #8
 8006866:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800686e:	f043 0208 	orr.w	r2, r3, #8
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800687c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006880:	2b00      	cmp	r3, #0
 8006882:	d012      	beq.n	80068aa <HAL_UART_IRQHandler+0x18a>
 8006884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006888:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00c      	beq.n	80068aa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006898:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068a0:	f043 0220 	orr.w	r2, r3, #32
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 8230 	beq.w	8006d16 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80068b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00d      	beq.n	80068de <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c6:	f003 0320 	and.w	r3, r3, #32
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d007      	beq.n	80068de <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f2:	2b40      	cmp	r3, #64	@ 0x40
 80068f4:	d005      	beq.n	8006902 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80068f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d04f      	beq.n	80069a2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fea1 	bl	800764a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006912:	2b40      	cmp	r3, #64	@ 0x40
 8006914:	d141      	bne.n	800699a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3308      	adds	r3, #8
 800691c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006920:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800692c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006930:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3308      	adds	r3, #8
 800693e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006942:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006946:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800694e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006952:	e841 2300 	strex	r3, r2, [r1]
 8006956:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800695a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1d9      	bne.n	8006916 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006966:	2b00      	cmp	r3, #0
 8006968:	d013      	beq.n	8006992 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800696e:	4a13      	ldr	r2, [pc, #76]	@ (80069bc <HAL_UART_IRQHandler+0x29c>)
 8006970:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006976:	4618      	mov	r0, r3
 8006978:	f7fd f95b 	bl	8003c32 <HAL_DMA_Abort_IT>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d017      	beq.n	80069b2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800698c:	4610      	mov	r0, r2
 800698e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006990:	e00f      	b.n	80069b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f9d4 	bl	8006d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006998:	e00b      	b.n	80069b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f9d0 	bl	8006d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a0:	e007      	b.n	80069b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f9cc 	bl	8006d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80069b0:	e1b1      	b.n	8006d16 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b2:	bf00      	nop
    return;
 80069b4:	e1af      	b.n	8006d16 <HAL_UART_IRQHandler+0x5f6>
 80069b6:	bf00      	nop
 80069b8:	04000120 	.word	0x04000120
 80069bc:	08007713 	.word	0x08007713

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	f040 816a 	bne.w	8006c9e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80069ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069ce:	f003 0310 	and.w	r3, r3, #16
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 8163 	beq.w	8006c9e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80069d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 815c 	beq.w	8006c9e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2210      	movs	r2, #16
 80069ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f8:	2b40      	cmp	r3, #64	@ 0x40
 80069fa:	f040 80d4 	bne.w	8006ba6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a0a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f000 80ad 	beq.w	8006b6e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	f080 80a5 	bcs.w	8006b6e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a2a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f040 8086 	bne.w	8006b4c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	461a      	mov	r2, r3
 8006a66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a6e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1da      	bne.n	8006a40 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	3308      	adds	r3, #8
 8006a90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a94:	e853 3f00 	ldrex	r3, [r3]
 8006a98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a9c:	f023 0301 	bic.w	r3, r3, #1
 8006aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3308      	adds	r3, #8
 8006aaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006aae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ab2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ab6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e1      	bne.n	8006a8a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3308      	adds	r3, #8
 8006acc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ad0:	e853 3f00 	ldrex	r3, [r3]
 8006ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ad6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006adc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3308      	adds	r3, #8
 8006ae6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006aea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006aec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006af0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006af2:	e841 2300 	strex	r3, r2, [r1]
 8006af6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1e3      	bne.n	8006ac6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2220      	movs	r2, #32
 8006b02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b14:	e853 3f00 	ldrex	r3, [r3]
 8006b18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b1c:	f023 0310 	bic.w	r3, r3, #16
 8006b20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	461a      	mov	r2, r3
 8006b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1e4      	bne.n	8006b0c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fd f832 	bl	8003bb0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2202      	movs	r2, #2
 8006b50:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	4619      	mov	r1, r3
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f8f4 	bl	8006d54 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b6c:	e0d5      	b.n	8006d1a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	f040 80ce 	bne.w	8006d1a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0320 	and.w	r3, r3, #32
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	f040 80c5 	bne.w	8006d1a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2202      	movs	r2, #2
 8006b94:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f8d8 	bl	8006d54 <HAL_UARTEx_RxEventCallback>
      return;
 8006ba4:	e0b9      	b.n	8006d1a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 80ab 	beq.w	8006d1e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006bc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80a6 	beq.w	8006d1e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bda:	e853 3f00 	ldrex	r3, [r3]
 8006bde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006be2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bf6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bfc:	e841 2300 	strex	r3, r2, [r1]
 8006c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e4      	bne.n	8006bd2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	623b      	str	r3, [r7, #32]
   return(result);
 8006c18:	6a3b      	ldr	r3, [r7, #32]
 8006c1a:	f023 0301 	bic.w	r3, r3, #1
 8006c1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c2c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e3      	bne.n	8006c08 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2220      	movs	r2, #32
 8006c44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	e853 3f00 	ldrex	r3, [r3]
 8006c60:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f023 0310 	bic.w	r3, r3, #16
 8006c68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	461a      	mov	r2, r3
 8006c72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7a:	69b9      	ldr	r1, [r7, #24]
 8006c7c:	69fa      	ldr	r2, [r7, #28]
 8006c7e:	e841 2300 	strex	r3, r2, [r1]
 8006c82:	617b      	str	r3, [r7, #20]
   return(result);
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1e4      	bne.n	8006c54 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c94:	4619      	mov	r1, r3
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f85c 	bl	8006d54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c9c:	e03f      	b.n	8006d1e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ca2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00e      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x5a8>
 8006caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d008      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006cbe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 fd5e 	bl	8007782 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cc6:	e02d      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00e      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d008      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d01c      	beq.n	8006d22 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	4798      	blx	r3
    }
    return;
 8006cf0:	e017      	b.n	8006d22 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d012      	beq.n	8006d24 <HAL_UART_IRQHandler+0x604>
 8006cfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00c      	beq.n	8006d24 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fd0f 	bl	800772e <UART_EndTransmit_IT>
    return;
 8006d10:	e008      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
      return;
 8006d12:	bf00      	nop
 8006d14:	e006      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
    return;
 8006d16:	bf00      	nop
 8006d18:	e004      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
      return;
 8006d1a:	bf00      	nop
 8006d1c:	e002      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
      return;
 8006d1e:	bf00      	nop
 8006d20:	e000      	b.n	8006d24 <HAL_UART_IRQHandler+0x604>
    return;
 8006d22:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d24:	37e8      	adds	r7, #232	@ 0xe8
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop

08006d2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d70:	b08a      	sub	sp, #40	@ 0x28
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d76:	2300      	movs	r3, #0
 8006d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	431a      	orrs	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	4ba4      	ldr	r3, [pc, #656]	@ (800702c <UART_SetConfig+0x2c0>)
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	6812      	ldr	r2, [r2, #0]
 8006da2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006da4:	430b      	orrs	r3, r1
 8006da6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	68da      	ldr	r2, [r3, #12]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a99      	ldr	r2, [pc, #612]	@ (8007030 <UART_SetConfig+0x2c4>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d004      	beq.n	8006dd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006de8:	430a      	orrs	r2, r1
 8006dea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a90      	ldr	r2, [pc, #576]	@ (8007034 <UART_SetConfig+0x2c8>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d126      	bne.n	8006e44 <UART_SetConfig+0xd8>
 8006df6:	4b90      	ldr	r3, [pc, #576]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dfc:	f003 0303 	and.w	r3, r3, #3
 8006e00:	2b03      	cmp	r3, #3
 8006e02:	d81b      	bhi.n	8006e3c <UART_SetConfig+0xd0>
 8006e04:	a201      	add	r2, pc, #4	@ (adr r2, 8006e0c <UART_SetConfig+0xa0>)
 8006e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0a:	bf00      	nop
 8006e0c:	08006e1d 	.word	0x08006e1d
 8006e10:	08006e2d 	.word	0x08006e2d
 8006e14:	08006e25 	.word	0x08006e25
 8006e18:	08006e35 	.word	0x08006e35
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e22:	e116      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006e24:	2302      	movs	r3, #2
 8006e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e2a:	e112      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006e2c:	2304      	movs	r3, #4
 8006e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e32:	e10e      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006e34:	2308      	movs	r3, #8
 8006e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e3a:	e10a      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006e3c:	2310      	movs	r3, #16
 8006e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e42:	e106      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a7c      	ldr	r2, [pc, #496]	@ (800703c <UART_SetConfig+0x2d0>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d138      	bne.n	8006ec0 <UART_SetConfig+0x154>
 8006e4e:	4b7a      	ldr	r3, [pc, #488]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e54:	f003 030c 	and.w	r3, r3, #12
 8006e58:	2b0c      	cmp	r3, #12
 8006e5a:	d82d      	bhi.n	8006eb8 <UART_SetConfig+0x14c>
 8006e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <UART_SetConfig+0xf8>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006e99 	.word	0x08006e99
 8006e68:	08006eb9 	.word	0x08006eb9
 8006e6c:	08006eb9 	.word	0x08006eb9
 8006e70:	08006eb9 	.word	0x08006eb9
 8006e74:	08006ea9 	.word	0x08006ea9
 8006e78:	08006eb9 	.word	0x08006eb9
 8006e7c:	08006eb9 	.word	0x08006eb9
 8006e80:	08006eb9 	.word	0x08006eb9
 8006e84:	08006ea1 	.word	0x08006ea1
 8006e88:	08006eb9 	.word	0x08006eb9
 8006e8c:	08006eb9 	.word	0x08006eb9
 8006e90:	08006eb9 	.word	0x08006eb9
 8006e94:	08006eb1 	.word	0x08006eb1
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e9e:	e0d8      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ea6:	e0d4      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006ea8:	2304      	movs	r3, #4
 8006eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eae:	e0d0      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006eb0:	2308      	movs	r3, #8
 8006eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb6:	e0cc      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006eb8:	2310      	movs	r3, #16
 8006eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ebe:	e0c8      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8007040 <UART_SetConfig+0x2d4>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d125      	bne.n	8006f16 <UART_SetConfig+0x1aa>
 8006eca:	4b5b      	ldr	r3, [pc, #364]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006ed4:	2b30      	cmp	r3, #48	@ 0x30
 8006ed6:	d016      	beq.n	8006f06 <UART_SetConfig+0x19a>
 8006ed8:	2b30      	cmp	r3, #48	@ 0x30
 8006eda:	d818      	bhi.n	8006f0e <UART_SetConfig+0x1a2>
 8006edc:	2b20      	cmp	r3, #32
 8006ede:	d00a      	beq.n	8006ef6 <UART_SetConfig+0x18a>
 8006ee0:	2b20      	cmp	r3, #32
 8006ee2:	d814      	bhi.n	8006f0e <UART_SetConfig+0x1a2>
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <UART_SetConfig+0x182>
 8006ee8:	2b10      	cmp	r3, #16
 8006eea:	d008      	beq.n	8006efe <UART_SetConfig+0x192>
 8006eec:	e00f      	b.n	8006f0e <UART_SetConfig+0x1a2>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ef4:	e0ad      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006efc:	e0a9      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006efe:	2304      	movs	r3, #4
 8006f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f04:	e0a5      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f06:	2308      	movs	r3, #8
 8006f08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f0c:	e0a1      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f0e:	2310      	movs	r3, #16
 8006f10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f14:	e09d      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8007044 <UART_SetConfig+0x2d8>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d125      	bne.n	8006f6c <UART_SetConfig+0x200>
 8006f20:	4b45      	ldr	r3, [pc, #276]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f2c:	d016      	beq.n	8006f5c <UART_SetConfig+0x1f0>
 8006f2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f30:	d818      	bhi.n	8006f64 <UART_SetConfig+0x1f8>
 8006f32:	2b80      	cmp	r3, #128	@ 0x80
 8006f34:	d00a      	beq.n	8006f4c <UART_SetConfig+0x1e0>
 8006f36:	2b80      	cmp	r3, #128	@ 0x80
 8006f38:	d814      	bhi.n	8006f64 <UART_SetConfig+0x1f8>
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d002      	beq.n	8006f44 <UART_SetConfig+0x1d8>
 8006f3e:	2b40      	cmp	r3, #64	@ 0x40
 8006f40:	d008      	beq.n	8006f54 <UART_SetConfig+0x1e8>
 8006f42:	e00f      	b.n	8006f64 <UART_SetConfig+0x1f8>
 8006f44:	2300      	movs	r3, #0
 8006f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f4a:	e082      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f52:	e07e      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f54:	2304      	movs	r3, #4
 8006f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f5a:	e07a      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f62:	e076      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f64:	2310      	movs	r3, #16
 8006f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f6a:	e072      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a35      	ldr	r2, [pc, #212]	@ (8007048 <UART_SetConfig+0x2dc>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d12a      	bne.n	8006fcc <UART_SetConfig+0x260>
 8006f76:	4b30      	ldr	r3, [pc, #192]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f84:	d01a      	beq.n	8006fbc <UART_SetConfig+0x250>
 8006f86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f8a:	d81b      	bhi.n	8006fc4 <UART_SetConfig+0x258>
 8006f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f90:	d00c      	beq.n	8006fac <UART_SetConfig+0x240>
 8006f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f96:	d815      	bhi.n	8006fc4 <UART_SetConfig+0x258>
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d003      	beq.n	8006fa4 <UART_SetConfig+0x238>
 8006f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa0:	d008      	beq.n	8006fb4 <UART_SetConfig+0x248>
 8006fa2:	e00f      	b.n	8006fc4 <UART_SetConfig+0x258>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006faa:	e052      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006fac:	2302      	movs	r3, #2
 8006fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb2:	e04e      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006fb4:	2304      	movs	r3, #4
 8006fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fba:	e04a      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006fbc:	2308      	movs	r3, #8
 8006fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc2:	e046      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006fc4:	2310      	movs	r3, #16
 8006fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fca:	e042      	b.n	8007052 <UART_SetConfig+0x2e6>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a17      	ldr	r2, [pc, #92]	@ (8007030 <UART_SetConfig+0x2c4>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d13a      	bne.n	800704c <UART_SetConfig+0x2e0>
 8006fd6:	4b18      	ldr	r3, [pc, #96]	@ (8007038 <UART_SetConfig+0x2cc>)
 8006fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006fe0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fe4:	d01a      	beq.n	800701c <UART_SetConfig+0x2b0>
 8006fe6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fea:	d81b      	bhi.n	8007024 <UART_SetConfig+0x2b8>
 8006fec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ff0:	d00c      	beq.n	800700c <UART_SetConfig+0x2a0>
 8006ff2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ff6:	d815      	bhi.n	8007024 <UART_SetConfig+0x2b8>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d003      	beq.n	8007004 <UART_SetConfig+0x298>
 8006ffc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007000:	d008      	beq.n	8007014 <UART_SetConfig+0x2a8>
 8007002:	e00f      	b.n	8007024 <UART_SetConfig+0x2b8>
 8007004:	2300      	movs	r3, #0
 8007006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700a:	e022      	b.n	8007052 <UART_SetConfig+0x2e6>
 800700c:	2302      	movs	r3, #2
 800700e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007012:	e01e      	b.n	8007052 <UART_SetConfig+0x2e6>
 8007014:	2304      	movs	r3, #4
 8007016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701a:	e01a      	b.n	8007052 <UART_SetConfig+0x2e6>
 800701c:	2308      	movs	r3, #8
 800701e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007022:	e016      	b.n	8007052 <UART_SetConfig+0x2e6>
 8007024:	2310      	movs	r3, #16
 8007026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800702a:	e012      	b.n	8007052 <UART_SetConfig+0x2e6>
 800702c:	efff69f3 	.word	0xefff69f3
 8007030:	40008000 	.word	0x40008000
 8007034:	40013800 	.word	0x40013800
 8007038:	40021000 	.word	0x40021000
 800703c:	40004400 	.word	0x40004400
 8007040:	40004800 	.word	0x40004800
 8007044:	40004c00 	.word	0x40004c00
 8007048:	40005000 	.word	0x40005000
 800704c:	2310      	movs	r3, #16
 800704e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a9f      	ldr	r2, [pc, #636]	@ (80072d4 <UART_SetConfig+0x568>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d17a      	bne.n	8007152 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800705c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007060:	2b08      	cmp	r3, #8
 8007062:	d824      	bhi.n	80070ae <UART_SetConfig+0x342>
 8007064:	a201      	add	r2, pc, #4	@ (adr r2, 800706c <UART_SetConfig+0x300>)
 8007066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706a:	bf00      	nop
 800706c:	08007091 	.word	0x08007091
 8007070:	080070af 	.word	0x080070af
 8007074:	08007099 	.word	0x08007099
 8007078:	080070af 	.word	0x080070af
 800707c:	0800709f 	.word	0x0800709f
 8007080:	080070af 	.word	0x080070af
 8007084:	080070af 	.word	0x080070af
 8007088:	080070af 	.word	0x080070af
 800708c:	080070a7 	.word	0x080070a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007090:	f7fe fa2a 	bl	80054e8 <HAL_RCC_GetPCLK1Freq>
 8007094:	61f8      	str	r0, [r7, #28]
        break;
 8007096:	e010      	b.n	80070ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007098:	4b8f      	ldr	r3, [pc, #572]	@ (80072d8 <UART_SetConfig+0x56c>)
 800709a:	61fb      	str	r3, [r7, #28]
        break;
 800709c:	e00d      	b.n	80070ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800709e:	f7fe f98b 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 80070a2:	61f8      	str	r0, [r7, #28]
        break;
 80070a4:	e009      	b.n	80070ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070aa:	61fb      	str	r3, [r7, #28]
        break;
 80070ac:	e005      	b.n	80070ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	f000 80fb 	beq.w	80072b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	4613      	mov	r3, r2
 80070c8:	005b      	lsls	r3, r3, #1
 80070ca:	4413      	add	r3, r2
 80070cc:	69fa      	ldr	r2, [r7, #28]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d305      	bcc.n	80070de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070d8:	69fa      	ldr	r2, [r7, #28]
 80070da:	429a      	cmp	r2, r3
 80070dc:	d903      	bls.n	80070e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070e4:	e0e8      	b.n	80072b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	2200      	movs	r2, #0
 80070ea:	461c      	mov	r4, r3
 80070ec:	4615      	mov	r5, r2
 80070ee:	f04f 0200 	mov.w	r2, #0
 80070f2:	f04f 0300 	mov.w	r3, #0
 80070f6:	022b      	lsls	r3, r5, #8
 80070f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80070fc:	0222      	lsls	r2, r4, #8
 80070fe:	68f9      	ldr	r1, [r7, #12]
 8007100:	6849      	ldr	r1, [r1, #4]
 8007102:	0849      	lsrs	r1, r1, #1
 8007104:	2000      	movs	r0, #0
 8007106:	4688      	mov	r8, r1
 8007108:	4681      	mov	r9, r0
 800710a:	eb12 0a08 	adds.w	sl, r2, r8
 800710e:	eb43 0b09 	adc.w	fp, r3, r9
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	603b      	str	r3, [r7, #0]
 800711a:	607a      	str	r2, [r7, #4]
 800711c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007120:	4650      	mov	r0, sl
 8007122:	4659      	mov	r1, fp
 8007124:	f7f9 fd40 	bl	8000ba8 <__aeabi_uldivmod>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4613      	mov	r3, r2
 800712e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007136:	d308      	bcc.n	800714a <UART_SetConfig+0x3de>
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800713e:	d204      	bcs.n	800714a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	60da      	str	r2, [r3, #12]
 8007148:	e0b6      	b.n	80072b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007150:	e0b2      	b.n	80072b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800715a:	d15e      	bne.n	800721a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800715c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007160:	2b08      	cmp	r3, #8
 8007162:	d828      	bhi.n	80071b6 <UART_SetConfig+0x44a>
 8007164:	a201      	add	r2, pc, #4	@ (adr r2, 800716c <UART_SetConfig+0x400>)
 8007166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716a:	bf00      	nop
 800716c:	08007191 	.word	0x08007191
 8007170:	08007199 	.word	0x08007199
 8007174:	080071a1 	.word	0x080071a1
 8007178:	080071b7 	.word	0x080071b7
 800717c:	080071a7 	.word	0x080071a7
 8007180:	080071b7 	.word	0x080071b7
 8007184:	080071b7 	.word	0x080071b7
 8007188:	080071b7 	.word	0x080071b7
 800718c:	080071af 	.word	0x080071af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007190:	f7fe f9aa 	bl	80054e8 <HAL_RCC_GetPCLK1Freq>
 8007194:	61f8      	str	r0, [r7, #28]
        break;
 8007196:	e014      	b.n	80071c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007198:	f7fe f9bc 	bl	8005514 <HAL_RCC_GetPCLK2Freq>
 800719c:	61f8      	str	r0, [r7, #28]
        break;
 800719e:	e010      	b.n	80071c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071a0:	4b4d      	ldr	r3, [pc, #308]	@ (80072d8 <UART_SetConfig+0x56c>)
 80071a2:	61fb      	str	r3, [r7, #28]
        break;
 80071a4:	e00d      	b.n	80071c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071a6:	f7fe f907 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 80071aa:	61f8      	str	r0, [r7, #28]
        break;
 80071ac:	e009      	b.n	80071c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071b2:	61fb      	str	r3, [r7, #28]
        break;
 80071b4:	e005      	b.n	80071c2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80071c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d077      	beq.n	80072b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	005a      	lsls	r2, r3, #1
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	085b      	lsrs	r3, r3, #1
 80071d2:	441a      	add	r2, r3
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	2b0f      	cmp	r3, #15
 80071e2:	d916      	bls.n	8007212 <UART_SetConfig+0x4a6>
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071ea:	d212      	bcs.n	8007212 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	f023 030f 	bic.w	r3, r3, #15
 80071f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	f003 0307 	and.w	r3, r3, #7
 8007200:	b29a      	uxth	r2, r3
 8007202:	8afb      	ldrh	r3, [r7, #22]
 8007204:	4313      	orrs	r3, r2
 8007206:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	8afa      	ldrh	r2, [r7, #22]
 800720e:	60da      	str	r2, [r3, #12]
 8007210:	e052      	b.n	80072b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007218:	e04e      	b.n	80072b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800721a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800721e:	2b08      	cmp	r3, #8
 8007220:	d827      	bhi.n	8007272 <UART_SetConfig+0x506>
 8007222:	a201      	add	r2, pc, #4	@ (adr r2, 8007228 <UART_SetConfig+0x4bc>)
 8007224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007228:	0800724d 	.word	0x0800724d
 800722c:	08007255 	.word	0x08007255
 8007230:	0800725d 	.word	0x0800725d
 8007234:	08007273 	.word	0x08007273
 8007238:	08007263 	.word	0x08007263
 800723c:	08007273 	.word	0x08007273
 8007240:	08007273 	.word	0x08007273
 8007244:	08007273 	.word	0x08007273
 8007248:	0800726b 	.word	0x0800726b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800724c:	f7fe f94c 	bl	80054e8 <HAL_RCC_GetPCLK1Freq>
 8007250:	61f8      	str	r0, [r7, #28]
        break;
 8007252:	e014      	b.n	800727e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007254:	f7fe f95e 	bl	8005514 <HAL_RCC_GetPCLK2Freq>
 8007258:	61f8      	str	r0, [r7, #28]
        break;
 800725a:	e010      	b.n	800727e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800725c:	4b1e      	ldr	r3, [pc, #120]	@ (80072d8 <UART_SetConfig+0x56c>)
 800725e:	61fb      	str	r3, [r7, #28]
        break;
 8007260:	e00d      	b.n	800727e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007262:	f7fe f8a9 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 8007266:	61f8      	str	r0, [r7, #28]
        break;
 8007268:	e009      	b.n	800727e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800726a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800726e:	61fb      	str	r3, [r7, #28]
        break;
 8007270:	e005      	b.n	800727e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007272:	2300      	movs	r3, #0
 8007274:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800727c:	bf00      	nop
    }

    if (pclk != 0U)
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d019      	beq.n	80072b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	085a      	lsrs	r2, r3, #1
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	441a      	add	r2, r3
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	fbb2 f3f3 	udiv	r3, r2, r3
 8007296:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	2b0f      	cmp	r3, #15
 800729c:	d909      	bls.n	80072b2 <UART_SetConfig+0x546>
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a4:	d205      	bcs.n	80072b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	60da      	str	r2, [r3, #12]
 80072b0:	e002      	b.n	80072b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2200      	movs	r2, #0
 80072c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80072c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3728      	adds	r7, #40	@ 0x28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072d2:	bf00      	nop
 80072d4:	40008000 	.word	0x40008000
 80072d8:	00f42400 	.word	0x00f42400

080072dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e8:	f003 0308 	and.w	r3, r3, #8
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00a      	beq.n	8007306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	430a      	orrs	r2, r1
 8007304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800732c:	f003 0302 	and.w	r3, r3, #2
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00a      	beq.n	800734a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734e:	f003 0304 	and.w	r3, r3, #4
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00a      	beq.n	800736c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007370:	f003 0310 	and.w	r3, r3, #16
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00a      	beq.n	800738e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	430a      	orrs	r2, r1
 800738c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007392:	f003 0320 	and.w	r3, r3, #32
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00a      	beq.n	80073b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d01a      	beq.n	80073f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073da:	d10a      	bne.n	80073f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	430a      	orrs	r2, r1
 80073f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00a      	beq.n	8007414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	605a      	str	r2, [r3, #4]
  }
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b098      	sub	sp, #96	@ 0x60
 8007424:	af02      	add	r7, sp, #8
 8007426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007430:	f7fa fdf8 	bl	8002024 <HAL_GetTick>
 8007434:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b08      	cmp	r3, #8
 8007442:	d12e      	bne.n	80074a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007444:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800744c:	2200      	movs	r2, #0
 800744e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 f88c 	bl	8007570 <UART_WaitOnFlagUntilTimeout>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d021      	beq.n	80074a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800746c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800746e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007472:	653b      	str	r3, [r7, #80]	@ 0x50
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800747c:	647b      	str	r3, [r7, #68]	@ 0x44
 800747e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800748a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e6      	bne.n	800745e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2220      	movs	r2, #32
 8007494:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e062      	b.n	8007568 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b04      	cmp	r3, #4
 80074ae:	d149      	bne.n	8007544 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074b8:	2200      	movs	r2, #0
 80074ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f856 	bl	8007570 <UART_WaitOnFlagUntilTimeout>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d03c      	beq.n	8007544 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	623b      	str	r3, [r7, #32]
   return(result);
 80074d8:	6a3b      	ldr	r3, [r7, #32]
 80074da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80074ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074f0:	e841 2300 	strex	r3, r2, [r1]
 80074f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e6      	bne.n	80074ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	3308      	adds	r3, #8
 8007502:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	e853 3f00 	ldrex	r3, [r3]
 800750a:	60fb      	str	r3, [r7, #12]
   return(result);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0301 	bic.w	r3, r3, #1
 8007512:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3308      	adds	r3, #8
 800751a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800751c:	61fa      	str	r2, [r7, #28]
 800751e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	69b9      	ldr	r1, [r7, #24]
 8007522:	69fa      	ldr	r2, [r7, #28]
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	617b      	str	r3, [r7, #20]
   return(result);
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e5      	bne.n	80074fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	e011      	b.n	8007568 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2220      	movs	r2, #32
 8007548:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2220      	movs	r2, #32
 800754e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3758      	adds	r7, #88	@ 0x58
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	4613      	mov	r3, r2
 800757e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007580:	e04f      	b.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007588:	d04b      	beq.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800758a:	f7fa fd4b 	bl	8002024 <HAL_GetTick>
 800758e:	4602      	mov	r2, r0
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	69ba      	ldr	r2, [r7, #24]
 8007596:	429a      	cmp	r2, r3
 8007598:	d302      	bcc.n	80075a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e04e      	b.n	8007642 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0304 	and.w	r3, r3, #4
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d037      	beq.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	2b80      	cmp	r3, #128	@ 0x80
 80075b6:	d034      	beq.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	2b40      	cmp	r3, #64	@ 0x40
 80075bc:	d031      	beq.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69db      	ldr	r3, [r3, #28]
 80075c4:	f003 0308 	and.w	r3, r3, #8
 80075c8:	2b08      	cmp	r3, #8
 80075ca:	d110      	bne.n	80075ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2208      	movs	r2, #8
 80075d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 f838 	bl	800764a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2208      	movs	r2, #8
 80075de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e029      	b.n	8007642 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	69db      	ldr	r3, [r3, #28]
 80075f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075fc:	d111      	bne.n	8007622 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007606:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f000 f81e 	bl	800764a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2220      	movs	r2, #32
 8007612:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e00f      	b.n	8007642 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	69da      	ldr	r2, [r3, #28]
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	4013      	ands	r3, r2
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	429a      	cmp	r2, r3
 8007630:	bf0c      	ite	eq
 8007632:	2301      	moveq	r3, #1
 8007634:	2300      	movne	r3, #0
 8007636:	b2db      	uxtb	r3, r3
 8007638:	461a      	mov	r2, r3
 800763a:	79fb      	ldrb	r3, [r7, #7]
 800763c:	429a      	cmp	r2, r3
 800763e:	d0a0      	beq.n	8007582 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800764a:	b480      	push	{r7}
 800764c:	b095      	sub	sp, #84	@ 0x54
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007662:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	461a      	mov	r2, r3
 800766e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007670:	643b      	str	r3, [r7, #64]	@ 0x40
 8007672:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800767e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e6      	bne.n	8007652 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3308      	adds	r3, #8
 800768a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	e853 3f00 	ldrex	r3, [r3]
 8007692:	61fb      	str	r3, [r7, #28]
   return(result);
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	f023 0301 	bic.w	r3, r3, #1
 800769a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	3308      	adds	r3, #8
 80076a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076ac:	e841 2300 	strex	r3, r2, [r1]
 80076b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d1e5      	bne.n	8007684 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d118      	bne.n	80076f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	e853 3f00 	ldrex	r3, [r3]
 80076cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	f023 0310 	bic.w	r3, r3, #16
 80076d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076de:	61bb      	str	r3, [r7, #24]
 80076e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	6979      	ldr	r1, [r7, #20]
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	e841 2300 	strex	r3, r2, [r1]
 80076ea:	613b      	str	r3, [r7, #16]
   return(result);
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e6      	bne.n	80076c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007706:	bf00      	nop
 8007708:	3754      	adds	r7, #84	@ 0x54
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b084      	sub	sp, #16
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800771e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f7ff fb0d 	bl	8006d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007726:	bf00      	nop
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}

0800772e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800772e:	b580      	push	{r7, lr}
 8007730:	b088      	sub	sp, #32
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	60bb      	str	r3, [r7, #8]
   return(result);
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800774a:	61fb      	str	r3, [r7, #28]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	61bb      	str	r3, [r7, #24]
 8007756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007758:	6979      	ldr	r1, [r7, #20]
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	e841 2300 	strex	r3, r2, [r1]
 8007760:	613b      	str	r3, [r7, #16]
   return(result);
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1e6      	bne.n	8007736 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2220      	movs	r2, #32
 800776c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7ff fad9 	bl	8006d2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800777a:	bf00      	nop
 800777c:	3720      	adds	r7, #32
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007782:	b480      	push	{r7}
 8007784:	b083      	sub	sp, #12
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800778a:	bf00      	nop
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
	...

08007798 <__NVIC_SetPriority>:
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	4603      	mov	r3, r0
 80077a0:	6039      	str	r1, [r7, #0]
 80077a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	db0a      	blt.n	80077c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	490c      	ldr	r1, [pc, #48]	@ (80077e4 <__NVIC_SetPriority+0x4c>)
 80077b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077b6:	0112      	lsls	r2, r2, #4
 80077b8:	b2d2      	uxtb	r2, r2
 80077ba:	440b      	add	r3, r1
 80077bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80077c0:	e00a      	b.n	80077d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	b2da      	uxtb	r2, r3
 80077c6:	4908      	ldr	r1, [pc, #32]	@ (80077e8 <__NVIC_SetPriority+0x50>)
 80077c8:	79fb      	ldrb	r3, [r7, #7]
 80077ca:	f003 030f 	and.w	r3, r3, #15
 80077ce:	3b04      	subs	r3, #4
 80077d0:	0112      	lsls	r2, r2, #4
 80077d2:	b2d2      	uxtb	r2, r2
 80077d4:	440b      	add	r3, r1
 80077d6:	761a      	strb	r2, [r3, #24]
}
 80077d8:	bf00      	nop
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr
 80077e4:	e000e100 	.word	0xe000e100
 80077e8:	e000ed00 	.word	0xe000ed00

080077ec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80077ec:	b580      	push	{r7, lr}
 80077ee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80077f0:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <SysTick_Handler+0x1c>)
 80077f2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80077f4:	f001 fd18 	bl	8009228 <xTaskGetSchedulerState>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d001      	beq.n	8007802 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80077fe:	f002 fb13 	bl	8009e28 <xPortSysTickHandler>
  }
}
 8007802:	bf00      	nop
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	e000e010 	.word	0xe000e010

0800780c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800780c:	b580      	push	{r7, lr}
 800780e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007810:	2100      	movs	r1, #0
 8007812:	f06f 0004 	mvn.w	r0, #4
 8007816:	f7ff ffbf 	bl	8007798 <__NVIC_SetPriority>
#endif
}
 800781a:	bf00      	nop
 800781c:	bd80      	pop	{r7, pc}
	...

08007820 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007826:	f3ef 8305 	mrs	r3, IPSR
 800782a:	603b      	str	r3, [r7, #0]
  return(result);
 800782c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800782e:	2b00      	cmp	r3, #0
 8007830:	d003      	beq.n	800783a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007832:	f06f 0305 	mvn.w	r3, #5
 8007836:	607b      	str	r3, [r7, #4]
 8007838:	e00c      	b.n	8007854 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800783a:	4b0a      	ldr	r3, [pc, #40]	@ (8007864 <osKernelInitialize+0x44>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d105      	bne.n	800784e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007842:	4b08      	ldr	r3, [pc, #32]	@ (8007864 <osKernelInitialize+0x44>)
 8007844:	2201      	movs	r2, #1
 8007846:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007848:	2300      	movs	r3, #0
 800784a:	607b      	str	r3, [r7, #4]
 800784c:	e002      	b.n	8007854 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800784e:	f04f 33ff 	mov.w	r3, #4294967295
 8007852:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007854:	687b      	ldr	r3, [r7, #4]
}
 8007856:	4618      	mov	r0, r3
 8007858:	370c      	adds	r7, #12
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	200003a0 	.word	0x200003a0

08007868 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800786e:	f3ef 8305 	mrs	r3, IPSR
 8007872:	603b      	str	r3, [r7, #0]
  return(result);
 8007874:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007876:	2b00      	cmp	r3, #0
 8007878:	d003      	beq.n	8007882 <osKernelStart+0x1a>
    stat = osErrorISR;
 800787a:	f06f 0305 	mvn.w	r3, #5
 800787e:	607b      	str	r3, [r7, #4]
 8007880:	e010      	b.n	80078a4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007882:	4b0b      	ldr	r3, [pc, #44]	@ (80078b0 <osKernelStart+0x48>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d109      	bne.n	800789e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800788a:	f7ff ffbf 	bl	800780c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800788e:	4b08      	ldr	r3, [pc, #32]	@ (80078b0 <osKernelStart+0x48>)
 8007890:	2202      	movs	r2, #2
 8007892:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007894:	f001 f87a 	bl	800898c <vTaskStartScheduler>
      stat = osOK;
 8007898:	2300      	movs	r3, #0
 800789a:	607b      	str	r3, [r7, #4]
 800789c:	e002      	b.n	80078a4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800789e:	f04f 33ff 	mov.w	r3, #4294967295
 80078a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80078a4:	687b      	ldr	r3, [r7, #4]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	200003a0 	.word	0x200003a0

080078b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b08e      	sub	sp, #56	@ 0x38
 80078b8:	af04      	add	r7, sp, #16
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80078c0:	2300      	movs	r3, #0
 80078c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078c4:	f3ef 8305 	mrs	r3, IPSR
 80078c8:	617b      	str	r3, [r7, #20]
  return(result);
 80078ca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d17e      	bne.n	80079ce <osThreadNew+0x11a>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d07b      	beq.n	80079ce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80078d6:	2380      	movs	r3, #128	@ 0x80
 80078d8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80078da:	2318      	movs	r3, #24
 80078dc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80078e2:	f04f 33ff 	mov.w	r3, #4294967295
 80078e6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d045      	beq.n	800797a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d002      	beq.n	80078fc <osThreadNew+0x48>
        name = attr->name;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	699b      	ldr	r3, [r3, #24]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d002      	beq.n	800790a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	699b      	ldr	r3, [r3, #24]
 8007908:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d008      	beq.n	8007922 <osThreadNew+0x6e>
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	2b38      	cmp	r3, #56	@ 0x38
 8007914:	d805      	bhi.n	8007922 <osThreadNew+0x6e>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <osThreadNew+0x72>
        return (NULL);
 8007922:	2300      	movs	r3, #0
 8007924:	e054      	b.n	80079d0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d003      	beq.n	8007936 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	089b      	lsrs	r3, r3, #2
 8007934:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00e      	beq.n	800795c <osThreadNew+0xa8>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	2b5b      	cmp	r3, #91	@ 0x5b
 8007944:	d90a      	bls.n	800795c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800794a:	2b00      	cmp	r3, #0
 800794c:	d006      	beq.n	800795c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	695b      	ldr	r3, [r3, #20]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d002      	beq.n	800795c <osThreadNew+0xa8>
        mem = 1;
 8007956:	2301      	movs	r3, #1
 8007958:	61bb      	str	r3, [r7, #24]
 800795a:	e010      	b.n	800797e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10c      	bne.n	800797e <osThreadNew+0xca>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d108      	bne.n	800797e <osThreadNew+0xca>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d104      	bne.n	800797e <osThreadNew+0xca>
          mem = 0;
 8007974:	2300      	movs	r3, #0
 8007976:	61bb      	str	r3, [r7, #24]
 8007978:	e001      	b.n	800797e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800797a:	2300      	movs	r3, #0
 800797c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d110      	bne.n	80079a6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800798c:	9202      	str	r2, [sp, #8]
 800798e:	9301      	str	r3, [sp, #4]
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	6a3a      	ldr	r2, [r7, #32]
 8007998:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 fe1a 	bl	80085d4 <xTaskCreateStatic>
 80079a0:	4603      	mov	r3, r0
 80079a2:	613b      	str	r3, [r7, #16]
 80079a4:	e013      	b.n	80079ce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d110      	bne.n	80079ce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80079ac:	6a3b      	ldr	r3, [r7, #32]
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	f107 0310 	add.w	r3, r7, #16
 80079b4:	9301      	str	r3, [sp, #4]
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f000 fe68 	bl	8008694 <xTaskCreate>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d001      	beq.n	80079ce <osThreadNew+0x11a>
            hTask = NULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80079ce:	693b      	ldr	r3, [r7, #16]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3728      	adds	r7, #40	@ 0x28
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079e0:	f3ef 8305 	mrs	r3, IPSR
 80079e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80079e6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <osDelay+0x1c>
    stat = osErrorISR;
 80079ec:	f06f 0305 	mvn.w	r3, #5
 80079f0:	60fb      	str	r3, [r7, #12]
 80079f2:	e007      	b.n	8007a04 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <osDelay+0x2c>
      vTaskDelay(ticks);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 ff8e 	bl	8008920 <vTaskDelay>
    }
  }

  return (stat);
 8007a04:	68fb      	ldr	r3, [r7, #12]
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3710      	adds	r7, #16
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
	...

08007a10 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4a07      	ldr	r2, [pc, #28]	@ (8007a3c <vApplicationGetIdleTaskMemory+0x2c>)
 8007a20:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	4a06      	ldr	r2, [pc, #24]	@ (8007a40 <vApplicationGetIdleTaskMemory+0x30>)
 8007a26:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2280      	movs	r2, #128	@ 0x80
 8007a2c:	601a      	str	r2, [r3, #0]
}
 8007a2e:	bf00      	nop
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	200003a4 	.word	0x200003a4
 8007a40:	20000400 	.word	0x20000400

08007a44 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	4a07      	ldr	r2, [pc, #28]	@ (8007a70 <vApplicationGetTimerTaskMemory+0x2c>)
 8007a54:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	4a06      	ldr	r2, [pc, #24]	@ (8007a74 <vApplicationGetTimerTaskMemory+0x30>)
 8007a5a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a62:	601a      	str	r2, [r3, #0]
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr
 8007a70:	20000600 	.word	0x20000600
 8007a74:	2000065c 	.word	0x2000065c

08007a78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f103 0208 	add.w	r2, r3, #8
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f103 0208 	add.w	r2, r3, #8
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f103 0208 	add.w	r2, r3, #8
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007aac:	bf00      	nop
 8007aae:	370c      	adds	r7, #12
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007ac6:	bf00      	nop
 8007ac8:	370c      	adds	r7, #12
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b085      	sub	sp, #20
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	689a      	ldr	r2, [r3, #8]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	683a      	ldr	r2, [r7, #0]
 8007af6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	1c5a      	adds	r2, r3, #1
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	601a      	str	r2, [r3, #0]
}
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr

08007b1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
 8007b22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b30:	d103      	bne.n	8007b3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	e00c      	b.n	8007b54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	60fb      	str	r3, [r7, #12]
 8007b40:	e002      	b.n	8007b48 <vListInsert+0x2e>
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d2f6      	bcs.n	8007b42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	1c5a      	adds	r2, r3, #1
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	601a      	str	r2, [r3, #0]
}
 8007b80:	bf00      	nop
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b085      	sub	sp, #20
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	691b      	ldr	r3, [r3, #16]
 8007b98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	6892      	ldr	r2, [r2, #8]
 8007ba2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6852      	ldr	r2, [r2, #4]
 8007bac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d103      	bne.n	8007bc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689a      	ldr	r2, [r3, #8]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	1e5a      	subs	r2, r3, #1
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3714      	adds	r7, #20
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d10b      	bne.n	8007c0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf8:	f383 8811 	msr	BASEPRI, r3
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f3bf 8f4f 	dsb	sy
 8007c04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007c06:	bf00      	nop
 8007c08:	bf00      	nop
 8007c0a:	e7fd      	b.n	8007c08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007c0c:	f002 f87c 	bl	8009d08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c18:	68f9      	ldr	r1, [r7, #12]
 8007c1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007c1c:	fb01 f303 	mul.w	r3, r1, r3
 8007c20:	441a      	add	r2, r3
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	68f9      	ldr	r1, [r7, #12]
 8007c40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007c42:	fb01 f303 	mul.w	r3, r1, r3
 8007c46:	441a      	add	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	22ff      	movs	r2, #255	@ 0xff
 8007c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	22ff      	movs	r2, #255	@ 0xff
 8007c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d114      	bne.n	8007c8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d01a      	beq.n	8007ca0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	3310      	adds	r3, #16
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f001 f91a 	bl	8008ea8 <xTaskRemoveFromEventList>
 8007c74:	4603      	mov	r3, r0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d012      	beq.n	8007ca0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb0 <xQueueGenericReset+0xd0>)
 8007c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c80:	601a      	str	r2, [r3, #0]
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	e009      	b.n	8007ca0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	3310      	adds	r3, #16
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7ff fef1 	bl	8007a78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3324      	adds	r3, #36	@ 0x24
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff feec 	bl	8007a78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007ca0:	f002 f864 	bl	8009d6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007ca4:	2301      	movs	r3, #1
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	e000ed04 	.word	0xe000ed04

08007cb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b08e      	sub	sp, #56	@ 0x38
 8007cb8:	af02      	add	r7, sp, #8
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10b      	bne.n	8007ce0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007cda:	bf00      	nop
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10b      	bne.n	8007cfe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007cf8:	bf00      	nop
 8007cfa:	bf00      	nop
 8007cfc:	e7fd      	b.n	8007cfa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <xQueueGenericCreateStatic+0x56>
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d001      	beq.n	8007d0e <xQueueGenericCreateStatic+0x5a>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e000      	b.n	8007d10 <xQueueGenericCreateStatic+0x5c>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10b      	bne.n	8007d2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	623b      	str	r3, [r7, #32]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d102      	bne.n	8007d38 <xQueueGenericCreateStatic+0x84>
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <xQueueGenericCreateStatic+0x88>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e000      	b.n	8007d3e <xQueueGenericCreateStatic+0x8a>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10b      	bne.n	8007d5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
 8007d52:	61fb      	str	r3, [r7, #28]
}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop
 8007d58:	e7fd      	b.n	8007d56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007d5a:	2350      	movs	r3, #80	@ 0x50
 8007d5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b50      	cmp	r3, #80	@ 0x50
 8007d62:	d00b      	beq.n	8007d7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d68:	f383 8811 	msr	BASEPRI, r3
 8007d6c:	f3bf 8f6f 	isb	sy
 8007d70:	f3bf 8f4f 	dsb	sy
 8007d74:	61bb      	str	r3, [r7, #24]
}
 8007d76:	bf00      	nop
 8007d78:	bf00      	nop
 8007d7a:	e7fd      	b.n	8007d78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007d7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00d      	beq.n	8007da4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d96:	9300      	str	r3, [sp, #0]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	68b9      	ldr	r1, [r7, #8]
 8007d9e:	68f8      	ldr	r0, [r7, #12]
 8007da0:	f000 f805 	bl	8007dae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3730      	adds	r7, #48	@ 0x30
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	60f8      	str	r0, [r7, #12]
 8007db6:	60b9      	str	r1, [r7, #8]
 8007db8:	607a      	str	r2, [r7, #4]
 8007dba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d103      	bne.n	8007dca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	69ba      	ldr	r2, [r7, #24]
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	e002      	b.n	8007dd0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	68ba      	ldr	r2, [r7, #8]
 8007dda:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007ddc:	2101      	movs	r1, #1
 8007dde:	69b8      	ldr	r0, [r7, #24]
 8007de0:	f7ff fefe 	bl	8007be0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	78fa      	ldrb	r2, [r7, #3]
 8007de8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007dec:	bf00      	nop
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08e      	sub	sp, #56	@ 0x38
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	60b9      	str	r1, [r7, #8]
 8007dfe:	607a      	str	r2, [r7, #4]
 8007e00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007e02:	2300      	movs	r3, #0
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10b      	bne.n	8007e28 <xQueueGenericSend+0x34>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e22:	bf00      	nop
 8007e24:	bf00      	nop
 8007e26:	e7fd      	b.n	8007e24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d103      	bne.n	8007e36 <xQueueGenericSend+0x42>
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <xQueueGenericSend+0x46>
 8007e36:	2301      	movs	r3, #1
 8007e38:	e000      	b.n	8007e3c <xQueueGenericSend+0x48>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10b      	bne.n	8007e58 <xQueueGenericSend+0x64>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e52:	bf00      	nop
 8007e54:	bf00      	nop
 8007e56:	e7fd      	b.n	8007e54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d103      	bne.n	8007e66 <xQueueGenericSend+0x72>
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d101      	bne.n	8007e6a <xQueueGenericSend+0x76>
 8007e66:	2301      	movs	r3, #1
 8007e68:	e000      	b.n	8007e6c <xQueueGenericSend+0x78>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10b      	bne.n	8007e88 <xQueueGenericSend+0x94>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	623b      	str	r3, [r7, #32]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e88:	f001 f9ce 	bl	8009228 <xTaskGetSchedulerState>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d102      	bne.n	8007e98 <xQueueGenericSend+0xa4>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <xQueueGenericSend+0xa8>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <xQueueGenericSend+0xaa>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10b      	bne.n	8007eba <xQueueGenericSend+0xc6>
	__asm volatile
 8007ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea6:	f383 8811 	msr	BASEPRI, r3
 8007eaa:	f3bf 8f6f 	isb	sy
 8007eae:	f3bf 8f4f 	dsb	sy
 8007eb2:	61fb      	str	r3, [r7, #28]
}
 8007eb4:	bf00      	nop
 8007eb6:	bf00      	nop
 8007eb8:	e7fd      	b.n	8007eb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007eba:	f001 ff25 	bl	8009d08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d302      	bcc.n	8007ed0 <xQueueGenericSend+0xdc>
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d129      	bne.n	8007f24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	68b9      	ldr	r1, [r7, #8]
 8007ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ed6:	f000 fa0f 	bl	80082f8 <prvCopyDataToQueue>
 8007eda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d010      	beq.n	8007f06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	3324      	adds	r3, #36	@ 0x24
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f000 ffdd 	bl	8008ea8 <xTaskRemoveFromEventList>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d013      	beq.n	8007f1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8007ff4 <xQueueGenericSend+0x200>)
 8007ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007efa:	601a      	str	r2, [r3, #0]
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	e00a      	b.n	8007f1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d007      	beq.n	8007f1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f0c:	4b39      	ldr	r3, [pc, #228]	@ (8007ff4 <xQueueGenericSend+0x200>)
 8007f0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f1c:	f001 ff26 	bl	8009d6c <vPortExitCritical>
				return pdPASS;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e063      	b.n	8007fec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d103      	bne.n	8007f32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f2a:	f001 ff1f 	bl	8009d6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	e05c      	b.n	8007fec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d106      	bne.n	8007f46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f38:	f107 0314 	add.w	r3, r7, #20
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f001 f817 	bl	8008f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f42:	2301      	movs	r3, #1
 8007f44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f46:	f001 ff11 	bl	8009d6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f4a:	f000 fd87 	bl	8008a5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f4e:	f001 fedb 	bl	8009d08 <vPortEnterCritical>
 8007f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f58:	b25b      	sxtb	r3, r3
 8007f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f5e:	d103      	bne.n	8007f68 <xQueueGenericSend+0x174>
 8007f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f6e:	b25b      	sxtb	r3, r3
 8007f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f74:	d103      	bne.n	8007f7e <xQueueGenericSend+0x18a>
 8007f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f7e:	f001 fef5 	bl	8009d6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f82:	1d3a      	adds	r2, r7, #4
 8007f84:	f107 0314 	add.w	r3, r7, #20
 8007f88:	4611      	mov	r1, r2
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f001 f806 	bl	8008f9c <xTaskCheckForTimeOut>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d124      	bne.n	8007fe0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f98:	f000 faa6 	bl	80084e8 <prvIsQueueFull>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d018      	beq.n	8007fd4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	3310      	adds	r3, #16
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	4611      	mov	r1, r2
 8007faa:	4618      	mov	r0, r3
 8007fac:	f000 ff2a 	bl	8008e04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007fb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fb2:	f000 fa31 	bl	8008418 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007fb6:	f000 fd5f 	bl	8008a78 <xTaskResumeAll>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f47f af7c 	bne.w	8007eba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff4 <xQueueGenericSend+0x200>)
 8007fc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fc8:	601a      	str	r2, [r3, #0]
 8007fca:	f3bf 8f4f 	dsb	sy
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	e772      	b.n	8007eba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fd6:	f000 fa1f 	bl	8008418 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fda:	f000 fd4d 	bl	8008a78 <xTaskResumeAll>
 8007fde:	e76c      	b.n	8007eba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007fe0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fe2:	f000 fa19 	bl	8008418 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fe6:	f000 fd47 	bl	8008a78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007fea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3738      	adds	r7, #56	@ 0x38
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	e000ed04 	.word	0xe000ed04

08007ff8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b090      	sub	sp, #64	@ 0x40
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800800a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10b      	bne.n	8008028 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d103      	bne.n	8008036 <xQueueGenericSendFromISR+0x3e>
 800802e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008032:	2b00      	cmp	r3, #0
 8008034:	d101      	bne.n	800803a <xQueueGenericSendFromISR+0x42>
 8008036:	2301      	movs	r3, #1
 8008038:	e000      	b.n	800803c <xQueueGenericSendFromISR+0x44>
 800803a:	2300      	movs	r3, #0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10b      	bne.n	8008058 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008052:	bf00      	nop
 8008054:	bf00      	nop
 8008056:	e7fd      	b.n	8008054 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2b02      	cmp	r3, #2
 800805c:	d103      	bne.n	8008066 <xQueueGenericSendFromISR+0x6e>
 800805e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008062:	2b01      	cmp	r3, #1
 8008064:	d101      	bne.n	800806a <xQueueGenericSendFromISR+0x72>
 8008066:	2301      	movs	r3, #1
 8008068:	e000      	b.n	800806c <xQueueGenericSendFromISR+0x74>
 800806a:	2300      	movs	r3, #0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d10b      	bne.n	8008088 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	623b      	str	r3, [r7, #32]
}
 8008082:	bf00      	nop
 8008084:	bf00      	nop
 8008086:	e7fd      	b.n	8008084 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008088:	f001 ff1e 	bl	8009ec8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800808c:	f3ef 8211 	mrs	r2, BASEPRI
 8008090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	61fa      	str	r2, [r7, #28]
 80080a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80080a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80080a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d302      	bcc.n	80080ba <xQueueGenericSendFromISR+0xc2>
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	2b02      	cmp	r3, #2
 80080b8:	d12f      	bne.n	800811a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80080ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80080c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080ca:	683a      	ldr	r2, [r7, #0]
 80080cc:	68b9      	ldr	r1, [r7, #8]
 80080ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80080d0:	f000 f912 	bl	80082f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80080d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80080d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080dc:	d112      	bne.n	8008104 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d016      	beq.n	8008114 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e8:	3324      	adds	r3, #36	@ 0x24
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fedc 	bl	8008ea8 <xTaskRemoveFromEventList>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00e      	beq.n	8008114 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00b      	beq.n	8008114 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e007      	b.n	8008114 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008108:	3301      	adds	r3, #1
 800810a:	b2db      	uxtb	r3, r3
 800810c:	b25a      	sxtb	r2, r3
 800810e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008114:	2301      	movs	r3, #1
 8008116:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008118:	e001      	b.n	800811e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800811a:	2300      	movs	r3, #0
 800811c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800811e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008120:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008128:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800812a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800812c:	4618      	mov	r0, r3
 800812e:	3740      	adds	r7, #64	@ 0x40
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b08c      	sub	sp, #48	@ 0x30
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008140:	2300      	movs	r3, #0
 8008142:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800814a:	2b00      	cmp	r3, #0
 800814c:	d10b      	bne.n	8008166 <xQueueReceive+0x32>
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	623b      	str	r3, [r7, #32]
}
 8008160:	bf00      	nop
 8008162:	bf00      	nop
 8008164:	e7fd      	b.n	8008162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d103      	bne.n	8008174 <xQueueReceive+0x40>
 800816c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008170:	2b00      	cmp	r3, #0
 8008172:	d101      	bne.n	8008178 <xQueueReceive+0x44>
 8008174:	2301      	movs	r3, #1
 8008176:	e000      	b.n	800817a <xQueueReceive+0x46>
 8008178:	2300      	movs	r3, #0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10b      	bne.n	8008196 <xQueueReceive+0x62>
	__asm volatile
 800817e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	f3bf 8f6f 	isb	sy
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	61fb      	str	r3, [r7, #28]
}
 8008190:	bf00      	nop
 8008192:	bf00      	nop
 8008194:	e7fd      	b.n	8008192 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008196:	f001 f847 	bl	8009228 <xTaskGetSchedulerState>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d102      	bne.n	80081a6 <xQueueReceive+0x72>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d101      	bne.n	80081aa <xQueueReceive+0x76>
 80081a6:	2301      	movs	r3, #1
 80081a8:	e000      	b.n	80081ac <xQueueReceive+0x78>
 80081aa:	2300      	movs	r3, #0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10b      	bne.n	80081c8 <xQueueReceive+0x94>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	61bb      	str	r3, [r7, #24]
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	e7fd      	b.n	80081c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80081c8:	f001 fd9e 	bl	8009d08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d01f      	beq.n	8008218 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80081d8:	68b9      	ldr	r1, [r7, #8]
 80081da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081dc:	f000 f8f6 	bl	80083cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e2:	1e5a      	subs	r2, r3, #1
 80081e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00f      	beq.n	8008210 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f2:	3310      	adds	r3, #16
 80081f4:	4618      	mov	r0, r3
 80081f6:	f000 fe57 	bl	8008ea8 <xTaskRemoveFromEventList>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d007      	beq.n	8008210 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008200:	4b3c      	ldr	r3, [pc, #240]	@ (80082f4 <xQueueReceive+0x1c0>)
 8008202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008210:	f001 fdac 	bl	8009d6c <vPortExitCritical>
				return pdPASS;
 8008214:	2301      	movs	r3, #1
 8008216:	e069      	b.n	80082ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d103      	bne.n	8008226 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800821e:	f001 fda5 	bl	8009d6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008222:	2300      	movs	r3, #0
 8008224:	e062      	b.n	80082ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008228:	2b00      	cmp	r3, #0
 800822a:	d106      	bne.n	800823a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800822c:	f107 0310 	add.w	r3, r7, #16
 8008230:	4618      	mov	r0, r3
 8008232:	f000 fe9d 	bl	8008f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008236:	2301      	movs	r3, #1
 8008238:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800823a:	f001 fd97 	bl	8009d6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800823e:	f000 fc0d 	bl	8008a5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008242:	f001 fd61 	bl	8009d08 <vPortEnterCritical>
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800824c:	b25b      	sxtb	r3, r3
 800824e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008252:	d103      	bne.n	800825c <xQueueReceive+0x128>
 8008254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008256:	2200      	movs	r2, #0
 8008258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800825c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008262:	b25b      	sxtb	r3, r3
 8008264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008268:	d103      	bne.n	8008272 <xQueueReceive+0x13e>
 800826a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826c:	2200      	movs	r2, #0
 800826e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008272:	f001 fd7b 	bl	8009d6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008276:	1d3a      	adds	r2, r7, #4
 8008278:	f107 0310 	add.w	r3, r7, #16
 800827c:	4611      	mov	r1, r2
 800827e:	4618      	mov	r0, r3
 8008280:	f000 fe8c 	bl	8008f9c <xTaskCheckForTimeOut>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d123      	bne.n	80082d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800828a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800828c:	f000 f916 	bl	80084bc <prvIsQueueEmpty>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d017      	beq.n	80082c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008298:	3324      	adds	r3, #36	@ 0x24
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	4611      	mov	r1, r2
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 fdb0 	bl	8008e04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80082a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082a6:	f000 f8b7 	bl	8008418 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80082aa:	f000 fbe5 	bl	8008a78 <xTaskResumeAll>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d189      	bne.n	80081c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80082b4:	4b0f      	ldr	r3, [pc, #60]	@ (80082f4 <xQueueReceive+0x1c0>)
 80082b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082ba:	601a      	str	r2, [r3, #0]
 80082bc:	f3bf 8f4f 	dsb	sy
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	e780      	b.n	80081c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80082c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082c8:	f000 f8a6 	bl	8008418 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80082cc:	f000 fbd4 	bl	8008a78 <xTaskResumeAll>
 80082d0:	e77a      	b.n	80081c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80082d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082d4:	f000 f8a0 	bl	8008418 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80082d8:	f000 fbce 	bl	8008a78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082de:	f000 f8ed 	bl	80084bc <prvIsQueueEmpty>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f43f af6f 	beq.w	80081c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80082ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3730      	adds	r7, #48	@ 0x30
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	e000ed04 	.word	0xe000ed04

080082f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008304:	2300      	movs	r3, #0
 8008306:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10d      	bne.n	8008332 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d14d      	bne.n	80083ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	4618      	mov	r0, r3
 8008324:	f000 ff9e 	bl	8009264 <xTaskPriorityDisinherit>
 8008328:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	609a      	str	r2, [r3, #8]
 8008330:	e043      	b.n	80083ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d119      	bne.n	800836c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6858      	ldr	r0, [r3, #4]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008340:	461a      	mov	r2, r3
 8008342:	68b9      	ldr	r1, [r7, #8]
 8008344:	f002 fddd 	bl	800af02 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008350:	441a      	add	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	685a      	ldr	r2, [r3, #4]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	429a      	cmp	r2, r3
 8008360:	d32b      	bcc.n	80083ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	605a      	str	r2, [r3, #4]
 800836a:	e026      	b.n	80083ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	68d8      	ldr	r0, [r3, #12]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008374:	461a      	mov	r2, r3
 8008376:	68b9      	ldr	r1, [r7, #8]
 8008378:	f002 fdc3 	bl	800af02 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	68da      	ldr	r2, [r3, #12]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008384:	425b      	negs	r3, r3
 8008386:	441a      	add	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	68da      	ldr	r2, [r3, #12]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	429a      	cmp	r2, r3
 8008396:	d207      	bcs.n	80083a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	689a      	ldr	r2, [r3, #8]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a0:	425b      	negs	r3, r3
 80083a2:	441a      	add	r2, r3
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d105      	bne.n	80083ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d002      	beq.n	80083ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80083c2:	697b      	ldr	r3, [r7, #20]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3718      	adds	r7, #24
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b082      	sub	sp, #8
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d018      	beq.n	8008410 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68da      	ldr	r2, [r3, #12]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083e6:	441a      	add	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	68da      	ldr	r2, [r3, #12]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d303      	bcc.n	8008400 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	68d9      	ldr	r1, [r3, #12]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008408:	461a      	mov	r2, r3
 800840a:	6838      	ldr	r0, [r7, #0]
 800840c:	f002 fd79 	bl	800af02 <memcpy>
	}
}
 8008410:	bf00      	nop
 8008412:	3708      	adds	r7, #8
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008420:	f001 fc72 	bl	8009d08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800842a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800842c:	e011      	b.n	8008452 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008432:	2b00      	cmp	r3, #0
 8008434:	d012      	beq.n	800845c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	3324      	adds	r3, #36	@ 0x24
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fd34 	bl	8008ea8 <xTaskRemoveFromEventList>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008446:	f000 fe0d 	bl	8009064 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800844a:	7bfb      	ldrb	r3, [r7, #15]
 800844c:	3b01      	subs	r3, #1
 800844e:	b2db      	uxtb	r3, r3
 8008450:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dce9      	bgt.n	800842e <prvUnlockQueue+0x16>
 800845a:	e000      	b.n	800845e <prvUnlockQueue+0x46>
					break;
 800845c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	22ff      	movs	r2, #255	@ 0xff
 8008462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008466:	f001 fc81 	bl	8009d6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800846a:	f001 fc4d 	bl	8009d08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008474:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008476:	e011      	b.n	800849c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d012      	beq.n	80084a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3310      	adds	r3, #16
 8008484:	4618      	mov	r0, r3
 8008486:	f000 fd0f 	bl	8008ea8 <xTaskRemoveFromEventList>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008490:	f000 fde8 	bl	8009064 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008494:	7bbb      	ldrb	r3, [r7, #14]
 8008496:	3b01      	subs	r3, #1
 8008498:	b2db      	uxtb	r3, r3
 800849a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800849c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dce9      	bgt.n	8008478 <prvUnlockQueue+0x60>
 80084a4:	e000      	b.n	80084a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	22ff      	movs	r2, #255	@ 0xff
 80084ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80084b0:	f001 fc5c 	bl	8009d6c <vPortExitCritical>
}
 80084b4:	bf00      	nop
 80084b6:	3710      	adds	r7, #16
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084c4:	f001 fc20 	bl	8009d08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d102      	bne.n	80084d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80084d0:	2301      	movs	r3, #1
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	e001      	b.n	80084da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80084d6:	2300      	movs	r3, #0
 80084d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084da:	f001 fc47 	bl	8009d6c <vPortExitCritical>

	return xReturn;
 80084de:	68fb      	ldr	r3, [r7, #12]
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084f0:	f001 fc0a 	bl	8009d08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d102      	bne.n	8008506 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008500:	2301      	movs	r3, #1
 8008502:	60fb      	str	r3, [r7, #12]
 8008504:	e001      	b.n	800850a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008506:	2300      	movs	r3, #0
 8008508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800850a:	f001 fc2f 	bl	8009d6c <vPortExitCritical>

	return xReturn;
 800850e:	68fb      	ldr	r3, [r7, #12]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008522:	2300      	movs	r3, #0
 8008524:	60fb      	str	r3, [r7, #12]
 8008526:	e014      	b.n	8008552 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008528:	4a0f      	ldr	r2, [pc, #60]	@ (8008568 <vQueueAddToRegistry+0x50>)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d10b      	bne.n	800854c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008534:	490c      	ldr	r1, [pc, #48]	@ (8008568 <vQueueAddToRegistry+0x50>)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	683a      	ldr	r2, [r7, #0]
 800853a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800853e:	4a0a      	ldr	r2, [pc, #40]	@ (8008568 <vQueueAddToRegistry+0x50>)
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	4413      	add	r3, r2
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800854a:	e006      	b.n	800855a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	3301      	adds	r3, #1
 8008550:	60fb      	str	r3, [r7, #12]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2b07      	cmp	r3, #7
 8008556:	d9e7      	bls.n	8008528 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop
 8008568:	20000a5c 	.word	0x20000a5c

0800856c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800857c:	f001 fbc4 	bl	8009d08 <vPortEnterCritical>
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008586:	b25b      	sxtb	r3, r3
 8008588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800858c:	d103      	bne.n	8008596 <vQueueWaitForMessageRestricted+0x2a>
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	2200      	movs	r2, #0
 8008592:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800859c:	b25b      	sxtb	r3, r3
 800859e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a2:	d103      	bne.n	80085ac <vQueueWaitForMessageRestricted+0x40>
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085ac:	f001 fbde 	bl	8009d6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d106      	bne.n	80085c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	3324      	adds	r3, #36	@ 0x24
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	68b9      	ldr	r1, [r7, #8]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 fc45 	bl	8008e50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80085c6:	6978      	ldr	r0, [r7, #20]
 80085c8:	f7ff ff26 	bl	8008418 <prvUnlockQueue>
	}
 80085cc:	bf00      	nop
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08e      	sub	sp, #56	@ 0x38
 80085d8:	af04      	add	r7, sp, #16
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10b      	bne.n	8008600 <xTaskCreateStatic+0x2c>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	623b      	str	r3, [r7, #32]
}
 80085fa:	bf00      	nop
 80085fc:	bf00      	nop
 80085fe:	e7fd      	b.n	80085fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10b      	bne.n	800861e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860a:	f383 8811 	msr	BASEPRI, r3
 800860e:	f3bf 8f6f 	isb	sy
 8008612:	f3bf 8f4f 	dsb	sy
 8008616:	61fb      	str	r3, [r7, #28]
}
 8008618:	bf00      	nop
 800861a:	bf00      	nop
 800861c:	e7fd      	b.n	800861a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800861e:	235c      	movs	r3, #92	@ 0x5c
 8008620:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	2b5c      	cmp	r3, #92	@ 0x5c
 8008626:	d00b      	beq.n	8008640 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862c:	f383 8811 	msr	BASEPRI, r3
 8008630:	f3bf 8f6f 	isb	sy
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	61bb      	str	r3, [r7, #24]
}
 800863a:	bf00      	nop
 800863c:	bf00      	nop
 800863e:	e7fd      	b.n	800863c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008640:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008644:	2b00      	cmp	r3, #0
 8008646:	d01e      	beq.n	8008686 <xTaskCreateStatic+0xb2>
 8008648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864a:	2b00      	cmp	r3, #0
 800864c:	d01b      	beq.n	8008686 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800864e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008656:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865a:	2202      	movs	r2, #2
 800865c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008660:	2300      	movs	r3, #0
 8008662:	9303      	str	r3, [sp, #12]
 8008664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008666:	9302      	str	r3, [sp, #8]
 8008668:	f107 0314 	add.w	r3, r7, #20
 800866c:	9301      	str	r3, [sp, #4]
 800866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008670:	9300      	str	r3, [sp, #0]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	68b9      	ldr	r1, [r7, #8]
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 f850 	bl	800871e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800867e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008680:	f000 f8de 	bl	8008840 <prvAddNewTaskToReadyList>
 8008684:	e001      	b.n	800868a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008686:	2300      	movs	r3, #0
 8008688:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800868a:	697b      	ldr	r3, [r7, #20]
	}
 800868c:	4618      	mov	r0, r3
 800868e:	3728      	adds	r7, #40	@ 0x28
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08c      	sub	sp, #48	@ 0x30
 8008698:	af04      	add	r7, sp, #16
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	603b      	str	r3, [r7, #0]
 80086a0:	4613      	mov	r3, r2
 80086a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80086a4:	88fb      	ldrh	r3, [r7, #6]
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	4618      	mov	r0, r3
 80086aa:	f001 fc4f 	bl	8009f4c <pvPortMalloc>
 80086ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00e      	beq.n	80086d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086b6:	205c      	movs	r0, #92	@ 0x5c
 80086b8:	f001 fc48 	bl	8009f4c <pvPortMalloc>
 80086bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d003      	beq.n	80086cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80086ca:	e005      	b.n	80086d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086cc:	6978      	ldr	r0, [r7, #20]
 80086ce:	f001 fd0b 	bl	800a0e8 <vPortFree>
 80086d2:	e001      	b.n	80086d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086d4:	2300      	movs	r3, #0
 80086d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d017      	beq.n	800870e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086e6:	88fa      	ldrh	r2, [r7, #6]
 80086e8:	2300      	movs	r3, #0
 80086ea:	9303      	str	r3, [sp, #12]
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	9302      	str	r3, [sp, #8]
 80086f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f2:	9301      	str	r3, [sp, #4]
 80086f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	68b9      	ldr	r1, [r7, #8]
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f000 f80e 	bl	800871e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008702:	69f8      	ldr	r0, [r7, #28]
 8008704:	f000 f89c 	bl	8008840 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008708:	2301      	movs	r3, #1
 800870a:	61bb      	str	r3, [r7, #24]
 800870c:	e002      	b.n	8008714 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800870e:	f04f 33ff 	mov.w	r3, #4294967295
 8008712:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008714:	69bb      	ldr	r3, [r7, #24]
	}
 8008716:	4618      	mov	r0, r3
 8008718:	3720      	adds	r7, #32
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b088      	sub	sp, #32
 8008722:	af00      	add	r7, sp, #0
 8008724:	60f8      	str	r0, [r7, #12]
 8008726:	60b9      	str	r1, [r7, #8]
 8008728:	607a      	str	r2, [r7, #4]
 800872a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	461a      	mov	r2, r3
 8008736:	21a5      	movs	r1, #165	@ 0xa5
 8008738:	f002 fb63 	bl	800ae02 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008746:	3b01      	subs	r3, #1
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	f023 0307 	bic.w	r3, r3, #7
 8008754:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	f003 0307 	and.w	r3, r3, #7
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00b      	beq.n	8008778 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	617b      	str	r3, [r7, #20]
}
 8008772:	bf00      	nop
 8008774:	bf00      	nop
 8008776:	e7fd      	b.n	8008774 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d01f      	beq.n	80087be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800877e:	2300      	movs	r3, #0
 8008780:	61fb      	str	r3, [r7, #28]
 8008782:	e012      	b.n	80087aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	4413      	add	r3, r2
 800878a:	7819      	ldrb	r1, [r3, #0]
 800878c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	4413      	add	r3, r2
 8008792:	3334      	adds	r3, #52	@ 0x34
 8008794:	460a      	mov	r2, r1
 8008796:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008798:	68ba      	ldr	r2, [r7, #8]
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	4413      	add	r3, r2
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d006      	beq.n	80087b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	3301      	adds	r3, #1
 80087a8:	61fb      	str	r3, [r7, #28]
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	2b0f      	cmp	r3, #15
 80087ae:	d9e9      	bls.n	8008784 <prvInitialiseNewTask+0x66>
 80087b0:	e000      	b.n	80087b4 <prvInitialiseNewTask+0x96>
			{
				break;
 80087b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087bc:	e003      	b.n	80087c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c8:	2b37      	cmp	r3, #55	@ 0x37
 80087ca:	d901      	bls.n	80087d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087cc:	2337      	movs	r3, #55	@ 0x37
 80087ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80087dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087de:	2200      	movs	r2, #0
 80087e0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	3304      	adds	r3, #4
 80087e6:	4618      	mov	r0, r3
 80087e8:	f7ff f966 	bl	8007ab8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	3318      	adds	r3, #24
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7ff f961 	bl	8007ab8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008804:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800880a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800880c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880e:	2200      	movs	r2, #0
 8008810:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	2200      	movs	r2, #0
 8008816:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	68f9      	ldr	r1, [r7, #12]
 800881e:	69b8      	ldr	r0, [r7, #24]
 8008820:	f001 f93e 	bl	8009aa0 <pxPortInitialiseStack>
 8008824:	4602      	mov	r2, r0
 8008826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008828:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800882a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882c:	2b00      	cmp	r3, #0
 800882e:	d002      	beq.n	8008836 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008832:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008836:	bf00      	nop
 8008838:	3720      	adds	r7, #32
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
	...

08008840 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008848:	f001 fa5e 	bl	8009d08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800884c:	4b2d      	ldr	r3, [pc, #180]	@ (8008904 <prvAddNewTaskToReadyList+0xc4>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3301      	adds	r3, #1
 8008852:	4a2c      	ldr	r2, [pc, #176]	@ (8008904 <prvAddNewTaskToReadyList+0xc4>)
 8008854:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008856:	4b2c      	ldr	r3, [pc, #176]	@ (8008908 <prvAddNewTaskToReadyList+0xc8>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d109      	bne.n	8008872 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800885e:	4a2a      	ldr	r2, [pc, #168]	@ (8008908 <prvAddNewTaskToReadyList+0xc8>)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008864:	4b27      	ldr	r3, [pc, #156]	@ (8008904 <prvAddNewTaskToReadyList+0xc4>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2b01      	cmp	r3, #1
 800886a:	d110      	bne.n	800888e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800886c:	f000 fc1e 	bl	80090ac <prvInitialiseTaskLists>
 8008870:	e00d      	b.n	800888e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008872:	4b26      	ldr	r3, [pc, #152]	@ (800890c <prvAddNewTaskToReadyList+0xcc>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d109      	bne.n	800888e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800887a:	4b23      	ldr	r3, [pc, #140]	@ (8008908 <prvAddNewTaskToReadyList+0xc8>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008884:	429a      	cmp	r2, r3
 8008886:	d802      	bhi.n	800888e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008888:	4a1f      	ldr	r2, [pc, #124]	@ (8008908 <prvAddNewTaskToReadyList+0xc8>)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800888e:	4b20      	ldr	r3, [pc, #128]	@ (8008910 <prvAddNewTaskToReadyList+0xd0>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3301      	adds	r3, #1
 8008894:	4a1e      	ldr	r2, [pc, #120]	@ (8008910 <prvAddNewTaskToReadyList+0xd0>)
 8008896:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008898:	4b1d      	ldr	r3, [pc, #116]	@ (8008910 <prvAddNewTaskToReadyList+0xd0>)
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a4:	4b1b      	ldr	r3, [pc, #108]	@ (8008914 <prvAddNewTaskToReadyList+0xd4>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d903      	bls.n	80088b4 <prvAddNewTaskToReadyList+0x74>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b0:	4a18      	ldr	r2, [pc, #96]	@ (8008914 <prvAddNewTaskToReadyList+0xd4>)
 80088b2:	6013      	str	r3, [r2, #0]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b8:	4613      	mov	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	4a15      	ldr	r2, [pc, #84]	@ (8008918 <prvAddNewTaskToReadyList+0xd8>)
 80088c2:	441a      	add	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3304      	adds	r3, #4
 80088c8:	4619      	mov	r1, r3
 80088ca:	4610      	mov	r0, r2
 80088cc:	f7ff f901 	bl	8007ad2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088d0:	f001 fa4c 	bl	8009d6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088d4:	4b0d      	ldr	r3, [pc, #52]	@ (800890c <prvAddNewTaskToReadyList+0xcc>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00e      	beq.n	80088fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008908 <prvAddNewTaskToReadyList+0xc8>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d207      	bcs.n	80088fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80088ea:	4b0c      	ldr	r3, [pc, #48]	@ (800891c <prvAddNewTaskToReadyList+0xdc>)
 80088ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	20000f70 	.word	0x20000f70
 8008908:	20000a9c 	.word	0x20000a9c
 800890c:	20000f7c 	.word	0x20000f7c
 8008910:	20000f8c 	.word	0x20000f8c
 8008914:	20000f78 	.word	0x20000f78
 8008918:	20000aa0 	.word	0x20000aa0
 800891c:	e000ed04 	.word	0xe000ed04

08008920 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008928:	2300      	movs	r3, #0
 800892a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d018      	beq.n	8008964 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008932:	4b14      	ldr	r3, [pc, #80]	@ (8008984 <vTaskDelay+0x64>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00b      	beq.n	8008952 <vTaskDelay+0x32>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	60bb      	str	r3, [r7, #8]
}
 800894c:	bf00      	nop
 800894e:	bf00      	nop
 8008950:	e7fd      	b.n	800894e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008952:	f000 f883 	bl	8008a5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008956:	2100      	movs	r1, #0
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 fcf3 	bl	8009344 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800895e:	f000 f88b 	bl	8008a78 <xTaskResumeAll>
 8008962:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d107      	bne.n	800897a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800896a:	4b07      	ldr	r3, [pc, #28]	@ (8008988 <vTaskDelay+0x68>)
 800896c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008970:	601a      	str	r2, [r3, #0]
 8008972:	f3bf 8f4f 	dsb	sy
 8008976:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800897a:	bf00      	nop
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
 8008982:	bf00      	nop
 8008984:	20000f98 	.word	0x20000f98
 8008988:	e000ed04 	.word	0xe000ed04

0800898c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b08a      	sub	sp, #40	@ 0x28
 8008990:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008992:	2300      	movs	r3, #0
 8008994:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008996:	2300      	movs	r3, #0
 8008998:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800899a:	463a      	mov	r2, r7
 800899c:	1d39      	adds	r1, r7, #4
 800899e:	f107 0308 	add.w	r3, r7, #8
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7ff f834 	bl	8007a10 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089a8:	6839      	ldr	r1, [r7, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	9202      	str	r2, [sp, #8]
 80089b0:	9301      	str	r3, [sp, #4]
 80089b2:	2300      	movs	r3, #0
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	2300      	movs	r3, #0
 80089b8:	460a      	mov	r2, r1
 80089ba:	4922      	ldr	r1, [pc, #136]	@ (8008a44 <vTaskStartScheduler+0xb8>)
 80089bc:	4822      	ldr	r0, [pc, #136]	@ (8008a48 <vTaskStartScheduler+0xbc>)
 80089be:	f7ff fe09 	bl	80085d4 <xTaskCreateStatic>
 80089c2:	4603      	mov	r3, r0
 80089c4:	4a21      	ldr	r2, [pc, #132]	@ (8008a4c <vTaskStartScheduler+0xc0>)
 80089c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089c8:	4b20      	ldr	r3, [pc, #128]	@ (8008a4c <vTaskStartScheduler+0xc0>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089d0:	2301      	movs	r3, #1
 80089d2:	617b      	str	r3, [r7, #20]
 80089d4:	e001      	b.n	80089da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089d6:	2300      	movs	r3, #0
 80089d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d102      	bne.n	80089e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80089e0:	f000 fd04 	bl	80093ec <xTimerCreateTimerTask>
 80089e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d116      	bne.n	8008a1a <vTaskStartScheduler+0x8e>
	__asm volatile
 80089ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	613b      	str	r3, [r7, #16]
}
 80089fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a00:	4b13      	ldr	r3, [pc, #76]	@ (8008a50 <vTaskStartScheduler+0xc4>)
 8008a02:	f04f 32ff 	mov.w	r2, #4294967295
 8008a06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a08:	4b12      	ldr	r3, [pc, #72]	@ (8008a54 <vTaskStartScheduler+0xc8>)
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a0e:	4b12      	ldr	r3, [pc, #72]	@ (8008a58 <vTaskStartScheduler+0xcc>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a14:	f001 f8d4 	bl	8009bc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a18:	e00f      	b.n	8008a3a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a20:	d10b      	bne.n	8008a3a <vTaskStartScheduler+0xae>
	__asm volatile
 8008a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a26:	f383 8811 	msr	BASEPRI, r3
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	f3bf 8f4f 	dsb	sy
 8008a32:	60fb      	str	r3, [r7, #12]
}
 8008a34:	bf00      	nop
 8008a36:	bf00      	nop
 8008a38:	e7fd      	b.n	8008a36 <vTaskStartScheduler+0xaa>
}
 8008a3a:	bf00      	nop
 8008a3c:	3718      	adds	r7, #24
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	0800cc90 	.word	0x0800cc90
 8008a48:	0800907d 	.word	0x0800907d
 8008a4c:	20000f94 	.word	0x20000f94
 8008a50:	20000f90 	.word	0x20000f90
 8008a54:	20000f7c 	.word	0x20000f7c
 8008a58:	20000f74 	.word	0x20000f74

08008a5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a60:	4b04      	ldr	r3, [pc, #16]	@ (8008a74 <vTaskSuspendAll+0x18>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	3301      	adds	r3, #1
 8008a66:	4a03      	ldr	r2, [pc, #12]	@ (8008a74 <vTaskSuspendAll+0x18>)
 8008a68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a6a:	bf00      	nop
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr
 8008a74:	20000f98 	.word	0x20000f98

08008a78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a82:	2300      	movs	r3, #0
 8008a84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a86:	4b42      	ldr	r3, [pc, #264]	@ (8008b90 <xTaskResumeAll+0x118>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10b      	bne.n	8008aa6 <xTaskResumeAll+0x2e>
	__asm volatile
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	603b      	str	r3, [r7, #0]
}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	e7fd      	b.n	8008aa2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008aa6:	f001 f92f 	bl	8009d08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008aaa:	4b39      	ldr	r3, [pc, #228]	@ (8008b90 <xTaskResumeAll+0x118>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	4a37      	ldr	r2, [pc, #220]	@ (8008b90 <xTaskResumeAll+0x118>)
 8008ab2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ab4:	4b36      	ldr	r3, [pc, #216]	@ (8008b90 <xTaskResumeAll+0x118>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d162      	bne.n	8008b82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008abc:	4b35      	ldr	r3, [pc, #212]	@ (8008b94 <xTaskResumeAll+0x11c>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d05e      	beq.n	8008b82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ac4:	e02f      	b.n	8008b26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ac6:	4b34      	ldr	r3, [pc, #208]	@ (8008b98 <xTaskResumeAll+0x120>)
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	3318      	adds	r3, #24
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f7ff f85a 	bl	8007b8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	3304      	adds	r3, #4
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7ff f855 	bl	8007b8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8008b9c <xTaskResumeAll+0x124>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d903      	bls.n	8008af6 <xTaskResumeAll+0x7e>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af2:	4a2a      	ldr	r2, [pc, #168]	@ (8008b9c <xTaskResumeAll+0x124>)
 8008af4:	6013      	str	r3, [r2, #0]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008afa:	4613      	mov	r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	009b      	lsls	r3, r3, #2
 8008b02:	4a27      	ldr	r2, [pc, #156]	@ (8008ba0 <xTaskResumeAll+0x128>)
 8008b04:	441a      	add	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	4610      	mov	r0, r2
 8008b0e:	f7fe ffe0 	bl	8007ad2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b16:	4b23      	ldr	r3, [pc, #140]	@ (8008ba4 <xTaskResumeAll+0x12c>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d302      	bcc.n	8008b26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008b20:	4b21      	ldr	r3, [pc, #132]	@ (8008ba8 <xTaskResumeAll+0x130>)
 8008b22:	2201      	movs	r2, #1
 8008b24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b26:	4b1c      	ldr	r3, [pc, #112]	@ (8008b98 <xTaskResumeAll+0x120>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1cb      	bne.n	8008ac6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d001      	beq.n	8008b38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b34:	f000 fb58 	bl	80091e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b38:	4b1c      	ldr	r3, [pc, #112]	@ (8008bac <xTaskResumeAll+0x134>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d010      	beq.n	8008b66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b44:	f000 f846 	bl	8008bd4 <xTaskIncrementTick>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b4e:	4b16      	ldr	r3, [pc, #88]	@ (8008ba8 <xTaskResumeAll+0x130>)
 8008b50:	2201      	movs	r2, #1
 8008b52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	3b01      	subs	r3, #1
 8008b58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1f1      	bne.n	8008b44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b60:	4b12      	ldr	r3, [pc, #72]	@ (8008bac <xTaskResumeAll+0x134>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b66:	4b10      	ldr	r3, [pc, #64]	@ (8008ba8 <xTaskResumeAll+0x130>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d009      	beq.n	8008b82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b72:	4b0f      	ldr	r3, [pc, #60]	@ (8008bb0 <xTaskResumeAll+0x138>)
 8008b74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b82:	f001 f8f3 	bl	8009d6c <vPortExitCritical>

	return xAlreadyYielded;
 8008b86:	68bb      	ldr	r3, [r7, #8]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	20000f98 	.word	0x20000f98
 8008b94:	20000f70 	.word	0x20000f70
 8008b98:	20000f30 	.word	0x20000f30
 8008b9c:	20000f78 	.word	0x20000f78
 8008ba0:	20000aa0 	.word	0x20000aa0
 8008ba4:	20000a9c 	.word	0x20000a9c
 8008ba8:	20000f84 	.word	0x20000f84
 8008bac:	20000f80 	.word	0x20000f80
 8008bb0:	e000ed04 	.word	0xe000ed04

08008bb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bba:	4b05      	ldr	r3, [pc, #20]	@ (8008bd0 <xTaskGetTickCount+0x1c>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bc0:	687b      	ldr	r3, [r7, #4]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	20000f74 	.word	0x20000f74

08008bd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bde:	4b4f      	ldr	r3, [pc, #316]	@ (8008d1c <xTaskIncrementTick+0x148>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f040 8090 	bne.w	8008d08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008be8:	4b4d      	ldr	r3, [pc, #308]	@ (8008d20 <xTaskIncrementTick+0x14c>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	3301      	adds	r3, #1
 8008bee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008bf0:	4a4b      	ldr	r2, [pc, #300]	@ (8008d20 <xTaskIncrementTick+0x14c>)
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d121      	bne.n	8008c40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008bfc:	4b49      	ldr	r3, [pc, #292]	@ (8008d24 <xTaskIncrementTick+0x150>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00b      	beq.n	8008c1e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	603b      	str	r3, [r7, #0]
}
 8008c18:	bf00      	nop
 8008c1a:	bf00      	nop
 8008c1c:	e7fd      	b.n	8008c1a <xTaskIncrementTick+0x46>
 8008c1e:	4b41      	ldr	r3, [pc, #260]	@ (8008d24 <xTaskIncrementTick+0x150>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	4b40      	ldr	r3, [pc, #256]	@ (8008d28 <xTaskIncrementTick+0x154>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a3e      	ldr	r2, [pc, #248]	@ (8008d24 <xTaskIncrementTick+0x150>)
 8008c2a:	6013      	str	r3, [r2, #0]
 8008c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d28 <xTaskIncrementTick+0x154>)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6013      	str	r3, [r2, #0]
 8008c32:	4b3e      	ldr	r3, [pc, #248]	@ (8008d2c <xTaskIncrementTick+0x158>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3301      	adds	r3, #1
 8008c38:	4a3c      	ldr	r2, [pc, #240]	@ (8008d2c <xTaskIncrementTick+0x158>)
 8008c3a:	6013      	str	r3, [r2, #0]
 8008c3c:	f000 fad4 	bl	80091e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c40:	4b3b      	ldr	r3, [pc, #236]	@ (8008d30 <xTaskIncrementTick+0x15c>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d349      	bcc.n	8008cde <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c4a:	4b36      	ldr	r3, [pc, #216]	@ (8008d24 <xTaskIncrementTick+0x150>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d104      	bne.n	8008c5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c54:	4b36      	ldr	r3, [pc, #216]	@ (8008d30 <xTaskIncrementTick+0x15c>)
 8008c56:	f04f 32ff 	mov.w	r2, #4294967295
 8008c5a:	601a      	str	r2, [r3, #0]
					break;
 8008c5c:	e03f      	b.n	8008cde <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c5e:	4b31      	ldr	r3, [pc, #196]	@ (8008d24 <xTaskIncrementTick+0x150>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c6e:	693a      	ldr	r2, [r7, #16]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d203      	bcs.n	8008c7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c76:	4a2e      	ldr	r2, [pc, #184]	@ (8008d30 <xTaskIncrementTick+0x15c>)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c7c:	e02f      	b.n	8008cde <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	3304      	adds	r3, #4
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7fe ff82 	bl	8007b8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d004      	beq.n	8008c9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	3318      	adds	r3, #24
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fe ff79 	bl	8007b8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c9e:	4b25      	ldr	r3, [pc, #148]	@ (8008d34 <xTaskIncrementTick+0x160>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d903      	bls.n	8008cae <xTaskIncrementTick+0xda>
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008caa:	4a22      	ldr	r2, [pc, #136]	@ (8008d34 <xTaskIncrementTick+0x160>)
 8008cac:	6013      	str	r3, [r2, #0]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4a1f      	ldr	r2, [pc, #124]	@ (8008d38 <xTaskIncrementTick+0x164>)
 8008cbc:	441a      	add	r2, r3
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	f7fe ff04 	bl	8007ad2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cce:	4b1b      	ldr	r3, [pc, #108]	@ (8008d3c <xTaskIncrementTick+0x168>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d3b8      	bcc.n	8008c4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008cdc:	e7b5      	b.n	8008c4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008cde:	4b17      	ldr	r3, [pc, #92]	@ (8008d3c <xTaskIncrementTick+0x168>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce4:	4914      	ldr	r1, [pc, #80]	@ (8008d38 <xTaskIncrementTick+0x164>)
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4413      	add	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	440b      	add	r3, r1
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d901      	bls.n	8008cfa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008cfa:	4b11      	ldr	r3, [pc, #68]	@ (8008d40 <xTaskIncrementTick+0x16c>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d007      	beq.n	8008d12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008d02:	2301      	movs	r3, #1
 8008d04:	617b      	str	r3, [r7, #20]
 8008d06:	e004      	b.n	8008d12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d08:	4b0e      	ldr	r3, [pc, #56]	@ (8008d44 <xTaskIncrementTick+0x170>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8008d44 <xTaskIncrementTick+0x170>)
 8008d10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d12:	697b      	ldr	r3, [r7, #20]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3718      	adds	r7, #24
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	20000f98 	.word	0x20000f98
 8008d20:	20000f74 	.word	0x20000f74
 8008d24:	20000f28 	.word	0x20000f28
 8008d28:	20000f2c 	.word	0x20000f2c
 8008d2c:	20000f88 	.word	0x20000f88
 8008d30:	20000f90 	.word	0x20000f90
 8008d34:	20000f78 	.word	0x20000f78
 8008d38:	20000aa0 	.word	0x20000aa0
 8008d3c:	20000a9c 	.word	0x20000a9c
 8008d40:	20000f84 	.word	0x20000f84
 8008d44:	20000f80 	.word	0x20000f80

08008d48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d4e:	4b28      	ldr	r3, [pc, #160]	@ (8008df0 <vTaskSwitchContext+0xa8>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d003      	beq.n	8008d5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d56:	4b27      	ldr	r3, [pc, #156]	@ (8008df4 <vTaskSwitchContext+0xac>)
 8008d58:	2201      	movs	r2, #1
 8008d5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d5c:	e042      	b.n	8008de4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008d5e:	4b25      	ldr	r3, [pc, #148]	@ (8008df4 <vTaskSwitchContext+0xac>)
 8008d60:	2200      	movs	r2, #0
 8008d62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d64:	4b24      	ldr	r3, [pc, #144]	@ (8008df8 <vTaskSwitchContext+0xb0>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	60fb      	str	r3, [r7, #12]
 8008d6a:	e011      	b.n	8008d90 <vTaskSwitchContext+0x48>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d10b      	bne.n	8008d8a <vTaskSwitchContext+0x42>
	__asm volatile
 8008d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d76:	f383 8811 	msr	BASEPRI, r3
 8008d7a:	f3bf 8f6f 	isb	sy
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	607b      	str	r3, [r7, #4]
}
 8008d84:	bf00      	nop
 8008d86:	bf00      	nop
 8008d88:	e7fd      	b.n	8008d86 <vTaskSwitchContext+0x3e>
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	60fb      	str	r3, [r7, #12]
 8008d90:	491a      	ldr	r1, [pc, #104]	@ (8008dfc <vTaskSwitchContext+0xb4>)
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	4613      	mov	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	4413      	add	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	440b      	add	r3, r1
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d0e3      	beq.n	8008d6c <vTaskSwitchContext+0x24>
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	4613      	mov	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4413      	add	r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	4a13      	ldr	r2, [pc, #76]	@ (8008dfc <vTaskSwitchContext+0xb4>)
 8008db0:	4413      	add	r3, r2
 8008db2:	60bb      	str	r3, [r7, #8]
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	685a      	ldr	r2, [r3, #4]
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	605a      	str	r2, [r3, #4]
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	685a      	ldr	r2, [r3, #4]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d104      	bne.n	8008dd4 <vTaskSwitchContext+0x8c>
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	685a      	ldr	r2, [r3, #4]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	605a      	str	r2, [r3, #4]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	4a09      	ldr	r2, [pc, #36]	@ (8008e00 <vTaskSwitchContext+0xb8>)
 8008ddc:	6013      	str	r3, [r2, #0]
 8008dde:	4a06      	ldr	r2, [pc, #24]	@ (8008df8 <vTaskSwitchContext+0xb0>)
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6013      	str	r3, [r2, #0]
}
 8008de4:	bf00      	nop
 8008de6:	3714      	adds	r7, #20
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	20000f98 	.word	0x20000f98
 8008df4:	20000f84 	.word	0x20000f84
 8008df8:	20000f78 	.word	0x20000f78
 8008dfc:	20000aa0 	.word	0x20000aa0
 8008e00:	20000a9c 	.word	0x20000a9c

08008e04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10b      	bne.n	8008e2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e18:	f383 8811 	msr	BASEPRI, r3
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	60fb      	str	r3, [r7, #12]
}
 8008e26:	bf00      	nop
 8008e28:	bf00      	nop
 8008e2a:	e7fd      	b.n	8008e28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e2c:	4b07      	ldr	r3, [pc, #28]	@ (8008e4c <vTaskPlaceOnEventList+0x48>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	3318      	adds	r3, #24
 8008e32:	4619      	mov	r1, r3
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f7fe fe70 	bl	8007b1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	6838      	ldr	r0, [r7, #0]
 8008e3e:	f000 fa81 	bl	8009344 <prvAddCurrentTaskToDelayedList>
}
 8008e42:	bf00      	nop
 8008e44:	3710      	adds	r7, #16
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	20000a9c 	.word	0x20000a9c

08008e50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d10b      	bne.n	8008e7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e66:	f383 8811 	msr	BASEPRI, r3
 8008e6a:	f3bf 8f6f 	isb	sy
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	617b      	str	r3, [r7, #20]
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop
 8008e78:	e7fd      	b.n	8008e76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	3318      	adds	r3, #24
 8008e80:	4619      	mov	r1, r3
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	f7fe fe25 	bl	8007ad2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d002      	beq.n	8008e94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008e94:	6879      	ldr	r1, [r7, #4]
 8008e96:	68b8      	ldr	r0, [r7, #8]
 8008e98:	f000 fa54 	bl	8009344 <prvAddCurrentTaskToDelayedList>
	}
 8008e9c:	bf00      	nop
 8008e9e:	3718      	adds	r7, #24
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	20000a9c 	.word	0x20000a9c

08008ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b086      	sub	sp, #24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10b      	bne.n	8008ed6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	60fb      	str	r3, [r7, #12]
}
 8008ed0:	bf00      	nop
 8008ed2:	bf00      	nop
 8008ed4:	e7fd      	b.n	8008ed2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	3318      	adds	r3, #24
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7fe fe56 	bl	8007b8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8008f58 <xTaskRemoveFromEventList+0xb0>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d11d      	bne.n	8008f24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	3304      	adds	r3, #4
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fe fe4d 	bl	8007b8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef6:	4b19      	ldr	r3, [pc, #100]	@ (8008f5c <xTaskRemoveFromEventList+0xb4>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d903      	bls.n	8008f06 <xTaskRemoveFromEventList+0x5e>
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f02:	4a16      	ldr	r2, [pc, #88]	@ (8008f5c <xTaskRemoveFromEventList+0xb4>)
 8008f04:	6013      	str	r3, [r2, #0]
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4a13      	ldr	r2, [pc, #76]	@ (8008f60 <xTaskRemoveFromEventList+0xb8>)
 8008f14:	441a      	add	r2, r3
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	f7fe fdd8 	bl	8007ad2 <vListInsertEnd>
 8008f22:	e005      	b.n	8008f30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	3318      	adds	r3, #24
 8008f28:	4619      	mov	r1, r3
 8008f2a:	480e      	ldr	r0, [pc, #56]	@ (8008f64 <xTaskRemoveFromEventList+0xbc>)
 8008f2c:	f7fe fdd1 	bl	8007ad2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f34:	4b0c      	ldr	r3, [pc, #48]	@ (8008f68 <xTaskRemoveFromEventList+0xc0>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d905      	bls.n	8008f4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f42:	4b0a      	ldr	r3, [pc, #40]	@ (8008f6c <xTaskRemoveFromEventList+0xc4>)
 8008f44:	2201      	movs	r2, #1
 8008f46:	601a      	str	r2, [r3, #0]
 8008f48:	e001      	b.n	8008f4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f4e:	697b      	ldr	r3, [r7, #20]
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3718      	adds	r7, #24
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	20000f98 	.word	0x20000f98
 8008f5c:	20000f78 	.word	0x20000f78
 8008f60:	20000aa0 	.word	0x20000aa0
 8008f64:	20000f30 	.word	0x20000f30
 8008f68:	20000a9c 	.word	0x20000a9c
 8008f6c:	20000f84 	.word	0x20000f84

08008f70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f78:	4b06      	ldr	r3, [pc, #24]	@ (8008f94 <vTaskInternalSetTimeOutState+0x24>)
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f80:	4b05      	ldr	r3, [pc, #20]	@ (8008f98 <vTaskInternalSetTimeOutState+0x28>)
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	605a      	str	r2, [r3, #4]
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr
 8008f94:	20000f88 	.word	0x20000f88
 8008f98:	20000f74 	.word	0x20000f74

08008f9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b088      	sub	sp, #32
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d10b      	bne.n	8008fc4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb0:	f383 8811 	msr	BASEPRI, r3
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	613b      	str	r3, [r7, #16]
}
 8008fbe:	bf00      	nop
 8008fc0:	bf00      	nop
 8008fc2:	e7fd      	b.n	8008fc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d10b      	bne.n	8008fe2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	60fb      	str	r3, [r7, #12]
}
 8008fdc:	bf00      	nop
 8008fde:	bf00      	nop
 8008fe0:	e7fd      	b.n	8008fde <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008fe2:	f000 fe91 	bl	8009d08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800905c <xTaskCheckForTimeOut+0xc0>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	69ba      	ldr	r2, [r7, #24]
 8008ff2:	1ad3      	subs	r3, r2, r3
 8008ff4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ffe:	d102      	bne.n	8009006 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009000:	2300      	movs	r3, #0
 8009002:	61fb      	str	r3, [r7, #28]
 8009004:	e023      	b.n	800904e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	4b15      	ldr	r3, [pc, #84]	@ (8009060 <xTaskCheckForTimeOut+0xc4>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	429a      	cmp	r2, r3
 8009010:	d007      	beq.n	8009022 <xTaskCheckForTimeOut+0x86>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	69ba      	ldr	r2, [r7, #24]
 8009018:	429a      	cmp	r2, r3
 800901a:	d302      	bcc.n	8009022 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800901c:	2301      	movs	r3, #1
 800901e:	61fb      	str	r3, [r7, #28]
 8009020:	e015      	b.n	800904e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	429a      	cmp	r2, r3
 800902a:	d20b      	bcs.n	8009044 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	1ad2      	subs	r2, r2, r3
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f7ff ff99 	bl	8008f70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800903e:	2300      	movs	r3, #0
 8009040:	61fb      	str	r3, [r7, #28]
 8009042:	e004      	b.n	800904e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	2200      	movs	r2, #0
 8009048:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800904a:	2301      	movs	r3, #1
 800904c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800904e:	f000 fe8d 	bl	8009d6c <vPortExitCritical>

	return xReturn;
 8009052:	69fb      	ldr	r3, [r7, #28]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3720      	adds	r7, #32
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}
 800905c:	20000f74 	.word	0x20000f74
 8009060:	20000f88 	.word	0x20000f88

08009064 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009064:	b480      	push	{r7}
 8009066:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009068:	4b03      	ldr	r3, [pc, #12]	@ (8009078 <vTaskMissedYield+0x14>)
 800906a:	2201      	movs	r2, #1
 800906c:	601a      	str	r2, [r3, #0]
}
 800906e:	bf00      	nop
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr
 8009078:	20000f84 	.word	0x20000f84

0800907c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009084:	f000 f852 	bl	800912c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009088:	4b06      	ldr	r3, [pc, #24]	@ (80090a4 <prvIdleTask+0x28>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d9f9      	bls.n	8009084 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009090:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <prvIdleTask+0x2c>)
 8009092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009096:	601a      	str	r2, [r3, #0]
 8009098:	f3bf 8f4f 	dsb	sy
 800909c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090a0:	e7f0      	b.n	8009084 <prvIdleTask+0x8>
 80090a2:	bf00      	nop
 80090a4:	20000aa0 	.word	0x20000aa0
 80090a8:	e000ed04 	.word	0xe000ed04

080090ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b082      	sub	sp, #8
 80090b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090b2:	2300      	movs	r3, #0
 80090b4:	607b      	str	r3, [r7, #4]
 80090b6:	e00c      	b.n	80090d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	4613      	mov	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4413      	add	r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	4a12      	ldr	r2, [pc, #72]	@ (800910c <prvInitialiseTaskLists+0x60>)
 80090c4:	4413      	add	r3, r2
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7fe fcd6 	bl	8007a78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	3301      	adds	r3, #1
 80090d0:	607b      	str	r3, [r7, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2b37      	cmp	r3, #55	@ 0x37
 80090d6:	d9ef      	bls.n	80090b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090d8:	480d      	ldr	r0, [pc, #52]	@ (8009110 <prvInitialiseTaskLists+0x64>)
 80090da:	f7fe fccd 	bl	8007a78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090de:	480d      	ldr	r0, [pc, #52]	@ (8009114 <prvInitialiseTaskLists+0x68>)
 80090e0:	f7fe fcca 	bl	8007a78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090e4:	480c      	ldr	r0, [pc, #48]	@ (8009118 <prvInitialiseTaskLists+0x6c>)
 80090e6:	f7fe fcc7 	bl	8007a78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090ea:	480c      	ldr	r0, [pc, #48]	@ (800911c <prvInitialiseTaskLists+0x70>)
 80090ec:	f7fe fcc4 	bl	8007a78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090f0:	480b      	ldr	r0, [pc, #44]	@ (8009120 <prvInitialiseTaskLists+0x74>)
 80090f2:	f7fe fcc1 	bl	8007a78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80090f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009124 <prvInitialiseTaskLists+0x78>)
 80090f8:	4a05      	ldr	r2, [pc, #20]	@ (8009110 <prvInitialiseTaskLists+0x64>)
 80090fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80090fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009128 <prvInitialiseTaskLists+0x7c>)
 80090fe:	4a05      	ldr	r2, [pc, #20]	@ (8009114 <prvInitialiseTaskLists+0x68>)
 8009100:	601a      	str	r2, [r3, #0]
}
 8009102:	bf00      	nop
 8009104:	3708      	adds	r7, #8
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}
 800910a:	bf00      	nop
 800910c:	20000aa0 	.word	0x20000aa0
 8009110:	20000f00 	.word	0x20000f00
 8009114:	20000f14 	.word	0x20000f14
 8009118:	20000f30 	.word	0x20000f30
 800911c:	20000f44 	.word	0x20000f44
 8009120:	20000f5c 	.word	0x20000f5c
 8009124:	20000f28 	.word	0x20000f28
 8009128:	20000f2c 	.word	0x20000f2c

0800912c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009132:	e019      	b.n	8009168 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009134:	f000 fde8 	bl	8009d08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009138:	4b10      	ldr	r3, [pc, #64]	@ (800917c <prvCheckTasksWaitingTermination+0x50>)
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	3304      	adds	r3, #4
 8009144:	4618      	mov	r0, r3
 8009146:	f7fe fd21 	bl	8007b8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800914a:	4b0d      	ldr	r3, [pc, #52]	@ (8009180 <prvCheckTasksWaitingTermination+0x54>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	3b01      	subs	r3, #1
 8009150:	4a0b      	ldr	r2, [pc, #44]	@ (8009180 <prvCheckTasksWaitingTermination+0x54>)
 8009152:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009154:	4b0b      	ldr	r3, [pc, #44]	@ (8009184 <prvCheckTasksWaitingTermination+0x58>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	3b01      	subs	r3, #1
 800915a:	4a0a      	ldr	r2, [pc, #40]	@ (8009184 <prvCheckTasksWaitingTermination+0x58>)
 800915c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800915e:	f000 fe05 	bl	8009d6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f810 	bl	8009188 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009168:	4b06      	ldr	r3, [pc, #24]	@ (8009184 <prvCheckTasksWaitingTermination+0x58>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1e1      	bne.n	8009134 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009170:	bf00      	nop
 8009172:	bf00      	nop
 8009174:	3708      	adds	r7, #8
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	20000f44 	.word	0x20000f44
 8009180:	20000f70 	.word	0x20000f70
 8009184:	20000f58 	.word	0x20000f58

08009188 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009196:	2b00      	cmp	r3, #0
 8009198:	d108      	bne.n	80091ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800919e:	4618      	mov	r0, r3
 80091a0:	f000 ffa2 	bl	800a0e8 <vPortFree>
				vPortFree( pxTCB );
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 ff9f 	bl	800a0e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091aa:	e019      	b.n	80091e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d103      	bne.n	80091be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 ff96 	bl	800a0e8 <vPortFree>
	}
 80091bc:	e010      	b.n	80091e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	d00b      	beq.n	80091e0 <prvDeleteTCB+0x58>
	__asm volatile
 80091c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091cc:	f383 8811 	msr	BASEPRI, r3
 80091d0:	f3bf 8f6f 	isb	sy
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	60fb      	str	r3, [r7, #12]
}
 80091da:	bf00      	nop
 80091dc:	bf00      	nop
 80091de:	e7fd      	b.n	80091dc <prvDeleteTCB+0x54>
	}
 80091e0:	bf00      	nop
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009220 <prvResetNextTaskUnblockTime+0x38>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d104      	bne.n	8009202 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80091f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009224 <prvResetNextTaskUnblockTime+0x3c>)
 80091fa:	f04f 32ff 	mov.w	r2, #4294967295
 80091fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009200:	e008      	b.n	8009214 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009202:	4b07      	ldr	r3, [pc, #28]	@ (8009220 <prvResetNextTaskUnblockTime+0x38>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	4a04      	ldr	r2, [pc, #16]	@ (8009224 <prvResetNextTaskUnblockTime+0x3c>)
 8009212:	6013      	str	r3, [r2, #0]
}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	20000f28 	.word	0x20000f28
 8009224:	20000f90 	.word	0x20000f90

08009228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800922e:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <xTaskGetSchedulerState+0x34>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d102      	bne.n	800923c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009236:	2301      	movs	r3, #1
 8009238:	607b      	str	r3, [r7, #4]
 800923a:	e008      	b.n	800924e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800923c:	4b08      	ldr	r3, [pc, #32]	@ (8009260 <xTaskGetSchedulerState+0x38>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d102      	bne.n	800924a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009244:	2302      	movs	r3, #2
 8009246:	607b      	str	r3, [r7, #4]
 8009248:	e001      	b.n	800924e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800924a:	2300      	movs	r3, #0
 800924c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800924e:	687b      	ldr	r3, [r7, #4]
	}
 8009250:	4618      	mov	r0, r3
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	20000f7c 	.word	0x20000f7c
 8009260:	20000f98 	.word	0x20000f98

08009264 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009270:	2300      	movs	r3, #0
 8009272:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d058      	beq.n	800932c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800927a:	4b2f      	ldr	r3, [pc, #188]	@ (8009338 <xTaskPriorityDisinherit+0xd4>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	429a      	cmp	r2, r3
 8009282:	d00b      	beq.n	800929c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009288:	f383 8811 	msr	BASEPRI, r3
 800928c:	f3bf 8f6f 	isb	sy
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	60fb      	str	r3, [r7, #12]
}
 8009296:	bf00      	nop
 8009298:	bf00      	nop
 800929a:	e7fd      	b.n	8009298 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10b      	bne.n	80092bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	60bb      	str	r3, [r7, #8]
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092c0:	1e5a      	subs	r2, r3, #1
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d02c      	beq.n	800932c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d128      	bne.n	800932c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3304      	adds	r3, #4
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe fc54 	bl	8007b8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fc:	4b0f      	ldr	r3, [pc, #60]	@ (800933c <xTaskPriorityDisinherit+0xd8>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	429a      	cmp	r2, r3
 8009302:	d903      	bls.n	800930c <xTaskPriorityDisinherit+0xa8>
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009308:	4a0c      	ldr	r2, [pc, #48]	@ (800933c <xTaskPriorityDisinherit+0xd8>)
 800930a:	6013      	str	r3, [r2, #0]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009310:	4613      	mov	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4a09      	ldr	r2, [pc, #36]	@ (8009340 <xTaskPriorityDisinherit+0xdc>)
 800931a:	441a      	add	r2, r3
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	3304      	adds	r3, #4
 8009320:	4619      	mov	r1, r3
 8009322:	4610      	mov	r0, r2
 8009324:	f7fe fbd5 	bl	8007ad2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009328:	2301      	movs	r3, #1
 800932a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800932c:	697b      	ldr	r3, [r7, #20]
	}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20000a9c 	.word	0x20000a9c
 800933c:	20000f78 	.word	0x20000f78
 8009340:	20000aa0 	.word	0x20000aa0

08009344 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800934e:	4b21      	ldr	r3, [pc, #132]	@ (80093d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009354:	4b20      	ldr	r3, [pc, #128]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	3304      	adds	r3, #4
 800935a:	4618      	mov	r0, r3
 800935c:	f7fe fc16 	bl	8007b8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009366:	d10a      	bne.n	800937e <prvAddCurrentTaskToDelayedList+0x3a>
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d007      	beq.n	800937e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800936e:	4b1a      	ldr	r3, [pc, #104]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3304      	adds	r3, #4
 8009374:	4619      	mov	r1, r3
 8009376:	4819      	ldr	r0, [pc, #100]	@ (80093dc <prvAddCurrentTaskToDelayedList+0x98>)
 8009378:	f7fe fbab 	bl	8007ad2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800937c:	e026      	b.n	80093cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4413      	add	r3, r2
 8009384:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009386:	4b14      	ldr	r3, [pc, #80]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	429a      	cmp	r2, r3
 8009394:	d209      	bcs.n	80093aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009396:	4b12      	ldr	r3, [pc, #72]	@ (80093e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	4b0f      	ldr	r3, [pc, #60]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3304      	adds	r3, #4
 80093a0:	4619      	mov	r1, r3
 80093a2:	4610      	mov	r0, r2
 80093a4:	f7fe fbb9 	bl	8007b1a <vListInsert>
}
 80093a8:	e010      	b.n	80093cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093aa:	4b0e      	ldr	r3, [pc, #56]	@ (80093e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	4b0a      	ldr	r3, [pc, #40]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	3304      	adds	r3, #4
 80093b4:	4619      	mov	r1, r3
 80093b6:	4610      	mov	r0, r2
 80093b8:	f7fe fbaf 	bl	8007b1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80093bc:	4b0a      	ldr	r3, [pc, #40]	@ (80093e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68ba      	ldr	r2, [r7, #8]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d202      	bcs.n	80093cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80093c6:	4a08      	ldr	r2, [pc, #32]	@ (80093e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	6013      	str	r3, [r2, #0]
}
 80093cc:	bf00      	nop
 80093ce:	3710      	adds	r7, #16
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	20000f74 	.word	0x20000f74
 80093d8:	20000a9c 	.word	0x20000a9c
 80093dc:	20000f5c 	.word	0x20000f5c
 80093e0:	20000f2c 	.word	0x20000f2c
 80093e4:	20000f28 	.word	0x20000f28
 80093e8:	20000f90 	.word	0x20000f90

080093ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b08a      	sub	sp, #40	@ 0x28
 80093f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80093f6:	f000 fb13 	bl	8009a20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80093fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009470 <xTimerCreateTimerTask+0x84>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d021      	beq.n	8009446 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009402:	2300      	movs	r3, #0
 8009404:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009406:	2300      	movs	r3, #0
 8009408:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800940a:	1d3a      	adds	r2, r7, #4
 800940c:	f107 0108 	add.w	r1, r7, #8
 8009410:	f107 030c 	add.w	r3, r7, #12
 8009414:	4618      	mov	r0, r3
 8009416:	f7fe fb15 	bl	8007a44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800941a:	6879      	ldr	r1, [r7, #4]
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	68fa      	ldr	r2, [r7, #12]
 8009420:	9202      	str	r2, [sp, #8]
 8009422:	9301      	str	r3, [sp, #4]
 8009424:	2302      	movs	r3, #2
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	2300      	movs	r3, #0
 800942a:	460a      	mov	r2, r1
 800942c:	4911      	ldr	r1, [pc, #68]	@ (8009474 <xTimerCreateTimerTask+0x88>)
 800942e:	4812      	ldr	r0, [pc, #72]	@ (8009478 <xTimerCreateTimerTask+0x8c>)
 8009430:	f7ff f8d0 	bl	80085d4 <xTaskCreateStatic>
 8009434:	4603      	mov	r3, r0
 8009436:	4a11      	ldr	r2, [pc, #68]	@ (800947c <xTimerCreateTimerTask+0x90>)
 8009438:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800943a:	4b10      	ldr	r3, [pc, #64]	@ (800947c <xTimerCreateTimerTask+0x90>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009442:	2301      	movs	r3, #1
 8009444:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10b      	bne.n	8009464 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800944c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009450:	f383 8811 	msr	BASEPRI, r3
 8009454:	f3bf 8f6f 	isb	sy
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	613b      	str	r3, [r7, #16]
}
 800945e:	bf00      	nop
 8009460:	bf00      	nop
 8009462:	e7fd      	b.n	8009460 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009464:	697b      	ldr	r3, [r7, #20]
}
 8009466:	4618      	mov	r0, r3
 8009468:	3718      	adds	r7, #24
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	20000fcc 	.word	0x20000fcc
 8009474:	0800cc98 	.word	0x0800cc98
 8009478:	080095b9 	.word	0x080095b9
 800947c:	20000fd0 	.word	0x20000fd0

08009480 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08a      	sub	sp, #40	@ 0x28
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800948e:	2300      	movs	r3, #0
 8009490:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10b      	bne.n	80094b0 <xTimerGenericCommand+0x30>
	__asm volatile
 8009498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949c:	f383 8811 	msr	BASEPRI, r3
 80094a0:	f3bf 8f6f 	isb	sy
 80094a4:	f3bf 8f4f 	dsb	sy
 80094a8:	623b      	str	r3, [r7, #32]
}
 80094aa:	bf00      	nop
 80094ac:	bf00      	nop
 80094ae:	e7fd      	b.n	80094ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80094b0:	4b19      	ldr	r3, [pc, #100]	@ (8009518 <xTimerGenericCommand+0x98>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d02a      	beq.n	800950e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	2b05      	cmp	r3, #5
 80094c8:	dc18      	bgt.n	80094fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80094ca:	f7ff fead 	bl	8009228 <xTaskGetSchedulerState>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d109      	bne.n	80094e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80094d4:	4b10      	ldr	r3, [pc, #64]	@ (8009518 <xTimerGenericCommand+0x98>)
 80094d6:	6818      	ldr	r0, [r3, #0]
 80094d8:	f107 0110 	add.w	r1, r7, #16
 80094dc:	2300      	movs	r3, #0
 80094de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094e0:	f7fe fc88 	bl	8007df4 <xQueueGenericSend>
 80094e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80094e6:	e012      	b.n	800950e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80094e8:	4b0b      	ldr	r3, [pc, #44]	@ (8009518 <xTimerGenericCommand+0x98>)
 80094ea:	6818      	ldr	r0, [r3, #0]
 80094ec:	f107 0110 	add.w	r1, r7, #16
 80094f0:	2300      	movs	r3, #0
 80094f2:	2200      	movs	r2, #0
 80094f4:	f7fe fc7e 	bl	8007df4 <xQueueGenericSend>
 80094f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80094fa:	e008      	b.n	800950e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80094fc:	4b06      	ldr	r3, [pc, #24]	@ (8009518 <xTimerGenericCommand+0x98>)
 80094fe:	6818      	ldr	r0, [r3, #0]
 8009500:	f107 0110 	add.w	r1, r7, #16
 8009504:	2300      	movs	r3, #0
 8009506:	683a      	ldr	r2, [r7, #0]
 8009508:	f7fe fd76 	bl	8007ff8 <xQueueGenericSendFromISR>
 800950c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800950e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009510:	4618      	mov	r0, r3
 8009512:	3728      	adds	r7, #40	@ 0x28
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	20000fcc 	.word	0x20000fcc

0800951c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b088      	sub	sp, #32
 8009520:	af02      	add	r7, sp, #8
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009526:	4b23      	ldr	r3, [pc, #140]	@ (80095b4 <prvProcessExpiredTimer+0x98>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	3304      	adds	r3, #4
 8009534:	4618      	mov	r0, r3
 8009536:	f7fe fb29 	bl	8007b8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009540:	f003 0304 	and.w	r3, r3, #4
 8009544:	2b00      	cmp	r3, #0
 8009546:	d023      	beq.n	8009590 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	699a      	ldr	r2, [r3, #24]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	18d1      	adds	r1, r2, r3
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	6978      	ldr	r0, [r7, #20]
 8009556:	f000 f8d5 	bl	8009704 <prvInsertTimerInActiveList>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d020      	beq.n	80095a2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009560:	2300      	movs	r3, #0
 8009562:	9300      	str	r3, [sp, #0]
 8009564:	2300      	movs	r3, #0
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	2100      	movs	r1, #0
 800956a:	6978      	ldr	r0, [r7, #20]
 800956c:	f7ff ff88 	bl	8009480 <xTimerGenericCommand>
 8009570:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d114      	bne.n	80095a2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800957c:	f383 8811 	msr	BASEPRI, r3
 8009580:	f3bf 8f6f 	isb	sy
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	60fb      	str	r3, [r7, #12]
}
 800958a:	bf00      	nop
 800958c:	bf00      	nop
 800958e:	e7fd      	b.n	800958c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009596:	f023 0301 	bic.w	r3, r3, #1
 800959a:	b2da      	uxtb	r2, r3
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	6978      	ldr	r0, [r7, #20]
 80095a8:	4798      	blx	r3
}
 80095aa:	bf00      	nop
 80095ac:	3718      	adds	r7, #24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	20000fc4 	.word	0x20000fc4

080095b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80095c0:	f107 0308 	add.w	r3, r7, #8
 80095c4:	4618      	mov	r0, r3
 80095c6:	f000 f859 	bl	800967c <prvGetNextExpireTime>
 80095ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	4619      	mov	r1, r3
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 f805 	bl	80095e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80095d6:	f000 f8d7 	bl	8009788 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80095da:	bf00      	nop
 80095dc:	e7f0      	b.n	80095c0 <prvTimerTask+0x8>
	...

080095e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80095ea:	f7ff fa37 	bl	8008a5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80095ee:	f107 0308 	add.w	r3, r7, #8
 80095f2:	4618      	mov	r0, r3
 80095f4:	f000 f866 	bl	80096c4 <prvSampleTimeNow>
 80095f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d130      	bne.n	8009662 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d10a      	bne.n	800961c <prvProcessTimerOrBlockTask+0x3c>
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	429a      	cmp	r2, r3
 800960c:	d806      	bhi.n	800961c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800960e:	f7ff fa33 	bl	8008a78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009612:	68f9      	ldr	r1, [r7, #12]
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f7ff ff81 	bl	800951c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800961a:	e024      	b.n	8009666 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d008      	beq.n	8009634 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009622:	4b13      	ldr	r3, [pc, #76]	@ (8009670 <prvProcessTimerOrBlockTask+0x90>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d101      	bne.n	8009630 <prvProcessTimerOrBlockTask+0x50>
 800962c:	2301      	movs	r3, #1
 800962e:	e000      	b.n	8009632 <prvProcessTimerOrBlockTask+0x52>
 8009630:	2300      	movs	r3, #0
 8009632:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009634:	4b0f      	ldr	r3, [pc, #60]	@ (8009674 <prvProcessTimerOrBlockTask+0x94>)
 8009636:	6818      	ldr	r0, [r3, #0]
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	4619      	mov	r1, r3
 8009642:	f7fe ff93 	bl	800856c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009646:	f7ff fa17 	bl	8008a78 <xTaskResumeAll>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10a      	bne.n	8009666 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009650:	4b09      	ldr	r3, [pc, #36]	@ (8009678 <prvProcessTimerOrBlockTask+0x98>)
 8009652:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009656:	601a      	str	r2, [r3, #0]
 8009658:	f3bf 8f4f 	dsb	sy
 800965c:	f3bf 8f6f 	isb	sy
}
 8009660:	e001      	b.n	8009666 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009662:	f7ff fa09 	bl	8008a78 <xTaskResumeAll>
}
 8009666:	bf00      	nop
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000fc8 	.word	0x20000fc8
 8009674:	20000fcc 	.word	0x20000fcc
 8009678:	e000ed04 	.word	0xe000ed04

0800967c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009684:	4b0e      	ldr	r3, [pc, #56]	@ (80096c0 <prvGetNextExpireTime+0x44>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <prvGetNextExpireTime+0x16>
 800968e:	2201      	movs	r2, #1
 8009690:	e000      	b.n	8009694 <prvGetNextExpireTime+0x18>
 8009692:	2200      	movs	r2, #0
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d105      	bne.n	80096ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096a0:	4b07      	ldr	r3, [pc, #28]	@ (80096c0 <prvGetNextExpireTime+0x44>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	60fb      	str	r3, [r7, #12]
 80096aa:	e001      	b.n	80096b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80096b0:	68fb      	ldr	r3, [r7, #12]
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3714      	adds	r7, #20
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr
 80096be:	bf00      	nop
 80096c0:	20000fc4 	.word	0x20000fc4

080096c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80096cc:	f7ff fa72 	bl	8008bb4 <xTaskGetTickCount>
 80096d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80096d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009700 <prvSampleTimeNow+0x3c>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d205      	bcs.n	80096e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80096dc:	f000 f93a 	bl	8009954 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2201      	movs	r2, #1
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	e002      	b.n	80096ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80096ee:	4a04      	ldr	r2, [pc, #16]	@ (8009700 <prvSampleTimeNow+0x3c>)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80096f4:	68fb      	ldr	r3, [r7, #12]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	20000fd4 	.word	0x20000fd4

08009704 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
 8009710:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009712:	2300      	movs	r3, #0
 8009714:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	68fa      	ldr	r2, [r7, #12]
 8009720:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009722:	68ba      	ldr	r2, [r7, #8]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	429a      	cmp	r2, r3
 8009728:	d812      	bhi.n	8009750 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	1ad2      	subs	r2, r2, r3
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	699b      	ldr	r3, [r3, #24]
 8009734:	429a      	cmp	r2, r3
 8009736:	d302      	bcc.n	800973e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009738:	2301      	movs	r3, #1
 800973a:	617b      	str	r3, [r7, #20]
 800973c:	e01b      	b.n	8009776 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800973e:	4b10      	ldr	r3, [pc, #64]	@ (8009780 <prvInsertTimerInActiveList+0x7c>)
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	3304      	adds	r3, #4
 8009746:	4619      	mov	r1, r3
 8009748:	4610      	mov	r0, r2
 800974a:	f7fe f9e6 	bl	8007b1a <vListInsert>
 800974e:	e012      	b.n	8009776 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009750:	687a      	ldr	r2, [r7, #4]
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d206      	bcs.n	8009766 <prvInsertTimerInActiveList+0x62>
 8009758:	68ba      	ldr	r2, [r7, #8]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	429a      	cmp	r2, r3
 800975e:	d302      	bcc.n	8009766 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009760:	2301      	movs	r3, #1
 8009762:	617b      	str	r3, [r7, #20]
 8009764:	e007      	b.n	8009776 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009766:	4b07      	ldr	r3, [pc, #28]	@ (8009784 <prvInsertTimerInActiveList+0x80>)
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	3304      	adds	r3, #4
 800976e:	4619      	mov	r1, r3
 8009770:	4610      	mov	r0, r2
 8009772:	f7fe f9d2 	bl	8007b1a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009776:	697b      	ldr	r3, [r7, #20]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3718      	adds	r7, #24
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	20000fc8 	.word	0x20000fc8
 8009784:	20000fc4 	.word	0x20000fc4

08009788 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b08e      	sub	sp, #56	@ 0x38
 800978c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800978e:	e0ce      	b.n	800992e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2b00      	cmp	r3, #0
 8009794:	da19      	bge.n	80097ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009796:	1d3b      	adds	r3, r7, #4
 8009798:	3304      	adds	r3, #4
 800979a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800979c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d10b      	bne.n	80097ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 80097a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a6:	f383 8811 	msr	BASEPRI, r3
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	61fb      	str	r3, [r7, #28]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80097ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097c0:	6850      	ldr	r0, [r2, #4]
 80097c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097c4:	6892      	ldr	r2, [r2, #8]
 80097c6:	4611      	mov	r1, r2
 80097c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	f2c0 80ae 	blt.w	800992e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80097d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d8:	695b      	ldr	r3, [r3, #20]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d004      	beq.n	80097e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e0:	3304      	adds	r3, #4
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fe f9d2 	bl	8007b8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80097e8:	463b      	mov	r3, r7
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7ff ff6a 	bl	80096c4 <prvSampleTimeNow>
 80097f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2b09      	cmp	r3, #9
 80097f6:	f200 8097 	bhi.w	8009928 <prvProcessReceivedCommands+0x1a0>
 80097fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009800 <prvProcessReceivedCommands+0x78>)
 80097fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009800:	08009829 	.word	0x08009829
 8009804:	08009829 	.word	0x08009829
 8009808:	08009829 	.word	0x08009829
 800980c:	0800989f 	.word	0x0800989f
 8009810:	080098b3 	.word	0x080098b3
 8009814:	080098ff 	.word	0x080098ff
 8009818:	08009829 	.word	0x08009829
 800981c:	08009829 	.word	0x08009829
 8009820:	0800989f 	.word	0x0800989f
 8009824:	080098b3 	.word	0x080098b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800982e:	f043 0301 	orr.w	r3, r3, #1
 8009832:	b2da      	uxtb	r2, r3
 8009834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009836:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	699b      	ldr	r3, [r3, #24]
 8009840:	18d1      	adds	r1, r2, r3
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009846:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009848:	f7ff ff5c 	bl	8009704 <prvInsertTimerInActiveList>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d06c      	beq.n	800992c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009854:	6a1b      	ldr	r3, [r3, #32]
 8009856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009858:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800985a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009860:	f003 0304 	and.w	r3, r3, #4
 8009864:	2b00      	cmp	r3, #0
 8009866:	d061      	beq.n	800992c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009868:	68ba      	ldr	r2, [r7, #8]
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986c:	699b      	ldr	r3, [r3, #24]
 800986e:	441a      	add	r2, r3
 8009870:	2300      	movs	r3, #0
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	2300      	movs	r3, #0
 8009876:	2100      	movs	r1, #0
 8009878:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800987a:	f7ff fe01 	bl	8009480 <xTimerGenericCommand>
 800987e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009880:	6a3b      	ldr	r3, [r7, #32]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d152      	bne.n	800992c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800988a:	f383 8811 	msr	BASEPRI, r3
 800988e:	f3bf 8f6f 	isb	sy
 8009892:	f3bf 8f4f 	dsb	sy
 8009896:	61bb      	str	r3, [r7, #24]
}
 8009898:	bf00      	nop
 800989a:	bf00      	nop
 800989c:	e7fd      	b.n	800989a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800989e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098a4:	f023 0301 	bic.w	r3, r3, #1
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80098b0:	e03d      	b.n	800992e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098b8:	f043 0301 	orr.w	r3, r3, #1
 80098bc:	b2da      	uxtb	r2, r3
 80098be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80098c4:	68ba      	ldr	r2, [r7, #8]
 80098c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80098ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098cc:	699b      	ldr	r3, [r3, #24]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10b      	bne.n	80098ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 80098d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d6:	f383 8811 	msr	BASEPRI, r3
 80098da:	f3bf 8f6f 	isb	sy
 80098de:	f3bf 8f4f 	dsb	sy
 80098e2:	617b      	str	r3, [r7, #20]
}
 80098e4:	bf00      	nop
 80098e6:	bf00      	nop
 80098e8:	e7fd      	b.n	80098e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80098ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ec:	699a      	ldr	r2, [r3, #24]
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	18d1      	adds	r1, r2, r3
 80098f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098f8:	f7ff ff04 	bl	8009704 <prvInsertTimerInActiveList>
					break;
 80098fc:	e017      	b.n	800992e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80098fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009900:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009904:	f003 0302 	and.w	r3, r3, #2
 8009908:	2b00      	cmp	r3, #0
 800990a:	d103      	bne.n	8009914 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800990c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800990e:	f000 fbeb 	bl	800a0e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009912:	e00c      	b.n	800992e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009916:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800991a:	f023 0301 	bic.w	r3, r3, #1
 800991e:	b2da      	uxtb	r2, r3
 8009920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009922:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009926:	e002      	b.n	800992e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009928:	bf00      	nop
 800992a:	e000      	b.n	800992e <prvProcessReceivedCommands+0x1a6>
					break;
 800992c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800992e:	4b08      	ldr	r3, [pc, #32]	@ (8009950 <prvProcessReceivedCommands+0x1c8>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	1d39      	adds	r1, r7, #4
 8009934:	2200      	movs	r2, #0
 8009936:	4618      	mov	r0, r3
 8009938:	f7fe fbfc 	bl	8008134 <xQueueReceive>
 800993c:	4603      	mov	r3, r0
 800993e:	2b00      	cmp	r3, #0
 8009940:	f47f af26 	bne.w	8009790 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009944:	bf00      	nop
 8009946:	bf00      	nop
 8009948:	3730      	adds	r7, #48	@ 0x30
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20000fcc 	.word	0x20000fcc

08009954 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b088      	sub	sp, #32
 8009958:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800995a:	e049      	b.n	80099f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800995c:	4b2e      	ldr	r3, [pc, #184]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	68db      	ldr	r3, [r3, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009966:	4b2c      	ldr	r3, [pc, #176]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	68db      	ldr	r3, [r3, #12]
 800996e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	3304      	adds	r3, #4
 8009974:	4618      	mov	r0, r3
 8009976:	f7fe f909 	bl	8007b8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	68f8      	ldr	r0, [r7, #12]
 8009980:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009988:	f003 0304 	and.w	r3, r3, #4
 800998c:	2b00      	cmp	r3, #0
 800998e:	d02f      	beq.n	80099f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	699b      	ldr	r3, [r3, #24]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	4413      	add	r3, r2
 8009998:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800999a:	68ba      	ldr	r2, [r7, #8]
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	429a      	cmp	r2, r3
 80099a0:	d90e      	bls.n	80099c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099ae:	4b1a      	ldr	r3, [pc, #104]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3304      	adds	r3, #4
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f7fe f8ae 	bl	8007b1a <vListInsert>
 80099be:	e017      	b.n	80099f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099c0:	2300      	movs	r3, #0
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	2300      	movs	r3, #0
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	2100      	movs	r1, #0
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f7ff fd58 	bl	8009480 <xTimerGenericCommand>
 80099d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d10b      	bne.n	80099f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80099d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099dc:	f383 8811 	msr	BASEPRI, r3
 80099e0:	f3bf 8f6f 	isb	sy
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	603b      	str	r3, [r7, #0]
}
 80099ea:	bf00      	nop
 80099ec:	bf00      	nop
 80099ee:	e7fd      	b.n	80099ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80099f0:	4b09      	ldr	r3, [pc, #36]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1b0      	bne.n	800995c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80099fa:	4b07      	ldr	r3, [pc, #28]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a00:	4b06      	ldr	r3, [pc, #24]	@ (8009a1c <prvSwitchTimerLists+0xc8>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a04      	ldr	r2, [pc, #16]	@ (8009a18 <prvSwitchTimerLists+0xc4>)
 8009a06:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a08:	4a04      	ldr	r2, [pc, #16]	@ (8009a1c <prvSwitchTimerLists+0xc8>)
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	6013      	str	r3, [r2, #0]
}
 8009a0e:	bf00      	nop
 8009a10:	3718      	adds	r7, #24
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	20000fc4 	.word	0x20000fc4
 8009a1c:	20000fc8 	.word	0x20000fc8

08009a20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a26:	f000 f96f 	bl	8009d08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a2a:	4b15      	ldr	r3, [pc, #84]	@ (8009a80 <prvCheckForValidListAndQueue+0x60>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d120      	bne.n	8009a74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009a32:	4814      	ldr	r0, [pc, #80]	@ (8009a84 <prvCheckForValidListAndQueue+0x64>)
 8009a34:	f7fe f820 	bl	8007a78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a38:	4813      	ldr	r0, [pc, #76]	@ (8009a88 <prvCheckForValidListAndQueue+0x68>)
 8009a3a:	f7fe f81d 	bl	8007a78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009a3e:	4b13      	ldr	r3, [pc, #76]	@ (8009a8c <prvCheckForValidListAndQueue+0x6c>)
 8009a40:	4a10      	ldr	r2, [pc, #64]	@ (8009a84 <prvCheckForValidListAndQueue+0x64>)
 8009a42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009a44:	4b12      	ldr	r3, [pc, #72]	@ (8009a90 <prvCheckForValidListAndQueue+0x70>)
 8009a46:	4a10      	ldr	r2, [pc, #64]	@ (8009a88 <prvCheckForValidListAndQueue+0x68>)
 8009a48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	9300      	str	r3, [sp, #0]
 8009a4e:	4b11      	ldr	r3, [pc, #68]	@ (8009a94 <prvCheckForValidListAndQueue+0x74>)
 8009a50:	4a11      	ldr	r2, [pc, #68]	@ (8009a98 <prvCheckForValidListAndQueue+0x78>)
 8009a52:	2110      	movs	r1, #16
 8009a54:	200a      	movs	r0, #10
 8009a56:	f7fe f92d 	bl	8007cb4 <xQueueGenericCreateStatic>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	4a08      	ldr	r2, [pc, #32]	@ (8009a80 <prvCheckForValidListAndQueue+0x60>)
 8009a5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009a60:	4b07      	ldr	r3, [pc, #28]	@ (8009a80 <prvCheckForValidListAndQueue+0x60>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d005      	beq.n	8009a74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009a68:	4b05      	ldr	r3, [pc, #20]	@ (8009a80 <prvCheckForValidListAndQueue+0x60>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	490b      	ldr	r1, [pc, #44]	@ (8009a9c <prvCheckForValidListAndQueue+0x7c>)
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7fe fd52 	bl	8008518 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a74:	f000 f97a 	bl	8009d6c <vPortExitCritical>
}
 8009a78:	bf00      	nop
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
 8009a7e:	bf00      	nop
 8009a80:	20000fcc 	.word	0x20000fcc
 8009a84:	20000f9c 	.word	0x20000f9c
 8009a88:	20000fb0 	.word	0x20000fb0
 8009a8c:	20000fc4 	.word	0x20000fc4
 8009a90:	20000fc8 	.word	0x20000fc8
 8009a94:	20001078 	.word	0x20001078
 8009a98:	20000fd8 	.word	0x20000fd8
 8009a9c:	0800cca0 	.word	0x0800cca0

08009aa0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	3b04      	subs	r3, #4
 8009ab0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3b04      	subs	r3, #4
 8009abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f023 0201 	bic.w	r2, r3, #1
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3b04      	subs	r3, #4
 8009ace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8009b04 <pxPortInitialiseStack+0x64>)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3b14      	subs	r3, #20
 8009ada:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	3b04      	subs	r3, #4
 8009ae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f06f 0202 	mvn.w	r2, #2
 8009aee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	3b20      	subs	r3, #32
 8009af4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009af6:	68fb      	ldr	r3, [r7, #12]
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3714      	adds	r7, #20
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr
 8009b04:	08009b09 	.word	0x08009b09

08009b08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b12:	4b13      	ldr	r3, [pc, #76]	@ (8009b60 <prvTaskExitError+0x58>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1a:	d00b      	beq.n	8009b34 <prvTaskExitError+0x2c>
	__asm volatile
 8009b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	60fb      	str	r3, [r7, #12]
}
 8009b2e:	bf00      	nop
 8009b30:	bf00      	nop
 8009b32:	e7fd      	b.n	8009b30 <prvTaskExitError+0x28>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b38:	f383 8811 	msr	BASEPRI, r3
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	f3bf 8f4f 	dsb	sy
 8009b44:	60bb      	str	r3, [r7, #8]
}
 8009b46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b48:	bf00      	nop
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d0fc      	beq.n	8009b4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b50:	bf00      	nop
 8009b52:	bf00      	nop
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	2000000c 	.word	0x2000000c
	...

08009b70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009b70:	4b07      	ldr	r3, [pc, #28]	@ (8009b90 <pxCurrentTCBConst2>)
 8009b72:	6819      	ldr	r1, [r3, #0]
 8009b74:	6808      	ldr	r0, [r1, #0]
 8009b76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7a:	f380 8809 	msr	PSP, r0
 8009b7e:	f3bf 8f6f 	isb	sy
 8009b82:	f04f 0000 	mov.w	r0, #0
 8009b86:	f380 8811 	msr	BASEPRI, r0
 8009b8a:	4770      	bx	lr
 8009b8c:	f3af 8000 	nop.w

08009b90 <pxCurrentTCBConst2>:
 8009b90:	20000a9c 	.word	0x20000a9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop

08009b98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009b98:	4808      	ldr	r0, [pc, #32]	@ (8009bbc <prvPortStartFirstTask+0x24>)
 8009b9a:	6800      	ldr	r0, [r0, #0]
 8009b9c:	6800      	ldr	r0, [r0, #0]
 8009b9e:	f380 8808 	msr	MSP, r0
 8009ba2:	f04f 0000 	mov.w	r0, #0
 8009ba6:	f380 8814 	msr	CONTROL, r0
 8009baa:	b662      	cpsie	i
 8009bac:	b661      	cpsie	f
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	f3bf 8f6f 	isb	sy
 8009bb6:	df00      	svc	0
 8009bb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bba:	bf00      	nop
 8009bbc:	e000ed08 	.word	0xe000ed08

08009bc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009bc6:	4b47      	ldr	r3, [pc, #284]	@ (8009ce4 <xPortStartScheduler+0x124>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a47      	ldr	r2, [pc, #284]	@ (8009ce8 <xPortStartScheduler+0x128>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d10b      	bne.n	8009be8 <xPortStartScheduler+0x28>
	__asm volatile
 8009bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd4:	f383 8811 	msr	BASEPRI, r3
 8009bd8:	f3bf 8f6f 	isb	sy
 8009bdc:	f3bf 8f4f 	dsb	sy
 8009be0:	60fb      	str	r3, [r7, #12]
}
 8009be2:	bf00      	nop
 8009be4:	bf00      	nop
 8009be6:	e7fd      	b.n	8009be4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009be8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ce4 <xPortStartScheduler+0x124>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a3f      	ldr	r2, [pc, #252]	@ (8009cec <xPortStartScheduler+0x12c>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d10b      	bne.n	8009c0a <xPortStartScheduler+0x4a>
	__asm volatile
 8009bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf6:	f383 8811 	msr	BASEPRI, r3
 8009bfa:	f3bf 8f6f 	isb	sy
 8009bfe:	f3bf 8f4f 	dsb	sy
 8009c02:	613b      	str	r3, [r7, #16]
}
 8009c04:	bf00      	nop
 8009c06:	bf00      	nop
 8009c08:	e7fd      	b.n	8009c06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c0a:	4b39      	ldr	r3, [pc, #228]	@ (8009cf0 <xPortStartScheduler+0x130>)
 8009c0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	22ff      	movs	r2, #255	@ 0xff
 8009c1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c24:	78fb      	ldrb	r3, [r7, #3]
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009c2c:	b2da      	uxtb	r2, r3
 8009c2e:	4b31      	ldr	r3, [pc, #196]	@ (8009cf4 <xPortStartScheduler+0x134>)
 8009c30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c32:	4b31      	ldr	r3, [pc, #196]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c34:	2207      	movs	r2, #7
 8009c36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c38:	e009      	b.n	8009c4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009c3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	4a2d      	ldr	r2, [pc, #180]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c44:	78fb      	ldrb	r3, [r7, #3]
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	005b      	lsls	r3, r3, #1
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c4e:	78fb      	ldrb	r3, [r7, #3]
 8009c50:	b2db      	uxtb	r3, r3
 8009c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c56:	2b80      	cmp	r3, #128	@ 0x80
 8009c58:	d0ef      	beq.n	8009c3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c5a:	4b27      	ldr	r3, [pc, #156]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f1c3 0307 	rsb	r3, r3, #7
 8009c62:	2b04      	cmp	r3, #4
 8009c64:	d00b      	beq.n	8009c7e <xPortStartScheduler+0xbe>
	__asm volatile
 8009c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c6a:	f383 8811 	msr	BASEPRI, r3
 8009c6e:	f3bf 8f6f 	isb	sy
 8009c72:	f3bf 8f4f 	dsb	sy
 8009c76:	60bb      	str	r3, [r7, #8]
}
 8009c78:	bf00      	nop
 8009c7a:	bf00      	nop
 8009c7c:	e7fd      	b.n	8009c7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	021b      	lsls	r3, r3, #8
 8009c84:	4a1c      	ldr	r2, [pc, #112]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009c88:	4b1b      	ldr	r3, [pc, #108]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009c90:	4a19      	ldr	r2, [pc, #100]	@ (8009cf8 <xPortStartScheduler+0x138>)
 8009c92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	b2da      	uxtb	r2, r3
 8009c98:	697b      	ldr	r3, [r7, #20]
 8009c9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009c9c:	4b17      	ldr	r3, [pc, #92]	@ (8009cfc <xPortStartScheduler+0x13c>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a16      	ldr	r2, [pc, #88]	@ (8009cfc <xPortStartScheduler+0x13c>)
 8009ca2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ca6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ca8:	4b14      	ldr	r3, [pc, #80]	@ (8009cfc <xPortStartScheduler+0x13c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a13      	ldr	r2, [pc, #76]	@ (8009cfc <xPortStartScheduler+0x13c>)
 8009cae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009cb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009cb4:	f000 f8da 	bl	8009e6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009cb8:	4b11      	ldr	r3, [pc, #68]	@ (8009d00 <xPortStartScheduler+0x140>)
 8009cba:	2200      	movs	r2, #0
 8009cbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009cbe:	f000 f8f9 	bl	8009eb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009cc2:	4b10      	ldr	r3, [pc, #64]	@ (8009d04 <xPortStartScheduler+0x144>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a0f      	ldr	r2, [pc, #60]	@ (8009d04 <xPortStartScheduler+0x144>)
 8009cc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009ccc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009cce:	f7ff ff63 	bl	8009b98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009cd2:	f7ff f839 	bl	8008d48 <vTaskSwitchContext>
	prvTaskExitError();
 8009cd6:	f7ff ff17 	bl	8009b08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3718      	adds	r7, #24
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	e000ed00 	.word	0xe000ed00
 8009ce8:	410fc271 	.word	0x410fc271
 8009cec:	410fc270 	.word	0x410fc270
 8009cf0:	e000e400 	.word	0xe000e400
 8009cf4:	200010c8 	.word	0x200010c8
 8009cf8:	200010cc 	.word	0x200010cc
 8009cfc:	e000ed20 	.word	0xe000ed20
 8009d00:	2000000c 	.word	0x2000000c
 8009d04:	e000ef34 	.word	0xe000ef34

08009d08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	607b      	str	r3, [r7, #4]
}
 8009d20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d22:	4b10      	ldr	r3, [pc, #64]	@ (8009d64 <vPortEnterCritical+0x5c>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	3301      	adds	r3, #1
 8009d28:	4a0e      	ldr	r2, [pc, #56]	@ (8009d64 <vPortEnterCritical+0x5c>)
 8009d2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009d64 <vPortEnterCritical+0x5c>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d110      	bne.n	8009d56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d34:	4b0c      	ldr	r3, [pc, #48]	@ (8009d68 <vPortEnterCritical+0x60>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00b      	beq.n	8009d56 <vPortEnterCritical+0x4e>
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	603b      	str	r3, [r7, #0]
}
 8009d50:	bf00      	nop
 8009d52:	bf00      	nop
 8009d54:	e7fd      	b.n	8009d52 <vPortEnterCritical+0x4a>
	}
}
 8009d56:	bf00      	nop
 8009d58:	370c      	adds	r7, #12
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr
 8009d62:	bf00      	nop
 8009d64:	2000000c 	.word	0x2000000c
 8009d68:	e000ed04 	.word	0xe000ed04

08009d6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d72:	4b12      	ldr	r3, [pc, #72]	@ (8009dbc <vPortExitCritical+0x50>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d10b      	bne.n	8009d92 <vPortExitCritical+0x26>
	__asm volatile
 8009d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d7e:	f383 8811 	msr	BASEPRI, r3
 8009d82:	f3bf 8f6f 	isb	sy
 8009d86:	f3bf 8f4f 	dsb	sy
 8009d8a:	607b      	str	r3, [r7, #4]
}
 8009d8c:	bf00      	nop
 8009d8e:	bf00      	nop
 8009d90:	e7fd      	b.n	8009d8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009d92:	4b0a      	ldr	r3, [pc, #40]	@ (8009dbc <vPortExitCritical+0x50>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	3b01      	subs	r3, #1
 8009d98:	4a08      	ldr	r2, [pc, #32]	@ (8009dbc <vPortExitCritical+0x50>)
 8009d9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009d9c:	4b07      	ldr	r3, [pc, #28]	@ (8009dbc <vPortExitCritical+0x50>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d105      	bne.n	8009db0 <vPortExitCritical+0x44>
 8009da4:	2300      	movs	r3, #0
 8009da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	f383 8811 	msr	BASEPRI, r3
}
 8009dae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009db0:	bf00      	nop
 8009db2:	370c      	adds	r7, #12
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	2000000c 	.word	0x2000000c

08009dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009dc0:	f3ef 8009 	mrs	r0, PSP
 8009dc4:	f3bf 8f6f 	isb	sy
 8009dc8:	4b15      	ldr	r3, [pc, #84]	@ (8009e20 <pxCurrentTCBConst>)
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	f01e 0f10 	tst.w	lr, #16
 8009dd0:	bf08      	it	eq
 8009dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dda:	6010      	str	r0, [r2, #0]
 8009ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009de0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009de4:	f380 8811 	msr	BASEPRI, r0
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	f7fe ffaa 	bl	8008d48 <vTaskSwitchContext>
 8009df4:	f04f 0000 	mov.w	r0, #0
 8009df8:	f380 8811 	msr	BASEPRI, r0
 8009dfc:	bc09      	pop	{r0, r3}
 8009dfe:	6819      	ldr	r1, [r3, #0]
 8009e00:	6808      	ldr	r0, [r1, #0]
 8009e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e06:	f01e 0f10 	tst.w	lr, #16
 8009e0a:	bf08      	it	eq
 8009e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009e10:	f380 8809 	msr	PSP, r0
 8009e14:	f3bf 8f6f 	isb	sy
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	f3af 8000 	nop.w

08009e20 <pxCurrentTCBConst>:
 8009e20:	20000a9c 	.word	0x20000a9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop

08009e28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	607b      	str	r3, [r7, #4]
}
 8009e40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e42:	f7fe fec7 	bl	8008bd4 <xTaskIncrementTick>
 8009e46:	4603      	mov	r3, r0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d003      	beq.n	8009e54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e4c:	4b06      	ldr	r3, [pc, #24]	@ (8009e68 <xPortSysTickHandler+0x40>)
 8009e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e52:	601a      	str	r2, [r3, #0]
 8009e54:	2300      	movs	r3, #0
 8009e56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	f383 8811 	msr	BASEPRI, r3
}
 8009e5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e60:	bf00      	nop
 8009e62:	3708      	adds	r7, #8
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	e000ed04 	.word	0xe000ed04

08009e6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009e70:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea0 <vPortSetupTimerInterrupt+0x34>)
 8009e72:	2200      	movs	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009e76:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea4 <vPortSetupTimerInterrupt+0x38>)
 8009e78:	2200      	movs	r2, #0
 8009e7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ea8 <vPortSetupTimerInterrupt+0x3c>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a0a      	ldr	r2, [pc, #40]	@ (8009eac <vPortSetupTimerInterrupt+0x40>)
 8009e82:	fba2 2303 	umull	r2, r3, r2, r3
 8009e86:	099b      	lsrs	r3, r3, #6
 8009e88:	4a09      	ldr	r2, [pc, #36]	@ (8009eb0 <vPortSetupTimerInterrupt+0x44>)
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009e8e:	4b04      	ldr	r3, [pc, #16]	@ (8009ea0 <vPortSetupTimerInterrupt+0x34>)
 8009e90:	2207      	movs	r2, #7
 8009e92:	601a      	str	r2, [r3, #0]
}
 8009e94:	bf00      	nop
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	e000e010 	.word	0xe000e010
 8009ea4:	e000e018 	.word	0xe000e018
 8009ea8:	20000000 	.word	0x20000000
 8009eac:	10624dd3 	.word	0x10624dd3
 8009eb0:	e000e014 	.word	0xe000e014

08009eb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009eb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009ec4 <vPortEnableVFP+0x10>
 8009eb8:	6801      	ldr	r1, [r0, #0]
 8009eba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009ebe:	6001      	str	r1, [r0, #0]
 8009ec0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ec2:	bf00      	nop
 8009ec4:	e000ed88 	.word	0xe000ed88

08009ec8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009ece:	f3ef 8305 	mrs	r3, IPSR
 8009ed2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2b0f      	cmp	r3, #15
 8009ed8:	d915      	bls.n	8009f06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009eda:	4a18      	ldr	r2, [pc, #96]	@ (8009f3c <vPortValidateInterruptPriority+0x74>)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	4413      	add	r3, r2
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009ee4:	4b16      	ldr	r3, [pc, #88]	@ (8009f40 <vPortValidateInterruptPriority+0x78>)
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	7afa      	ldrb	r2, [r7, #11]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d20b      	bcs.n	8009f06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef2:	f383 8811 	msr	BASEPRI, r3
 8009ef6:	f3bf 8f6f 	isb	sy
 8009efa:	f3bf 8f4f 	dsb	sy
 8009efe:	607b      	str	r3, [r7, #4]
}
 8009f00:	bf00      	nop
 8009f02:	bf00      	nop
 8009f04:	e7fd      	b.n	8009f02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f06:	4b0f      	ldr	r3, [pc, #60]	@ (8009f44 <vPortValidateInterruptPriority+0x7c>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f48 <vPortValidateInterruptPriority+0x80>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d90b      	bls.n	8009f2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1a:	f383 8811 	msr	BASEPRI, r3
 8009f1e:	f3bf 8f6f 	isb	sy
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	603b      	str	r3, [r7, #0]
}
 8009f28:	bf00      	nop
 8009f2a:	bf00      	nop
 8009f2c:	e7fd      	b.n	8009f2a <vPortValidateInterruptPriority+0x62>
	}
 8009f2e:	bf00      	nop
 8009f30:	3714      	adds	r7, #20
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	e000e3f0 	.word	0xe000e3f0
 8009f40:	200010c8 	.word	0x200010c8
 8009f44:	e000ed0c 	.word	0xe000ed0c
 8009f48:	200010cc 	.word	0x200010cc

08009f4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b08a      	sub	sp, #40	@ 0x28
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f54:	2300      	movs	r3, #0
 8009f56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f58:	f7fe fd80 	bl	8008a5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f5c:	4b5c      	ldr	r3, [pc, #368]	@ (800a0d0 <pvPortMalloc+0x184>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d101      	bne.n	8009f68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f64:	f000 f924 	bl	800a1b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f68:	4b5a      	ldr	r3, [pc, #360]	@ (800a0d4 <pvPortMalloc+0x188>)
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4013      	ands	r3, r2
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	f040 8095 	bne.w	800a0a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d01e      	beq.n	8009fba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009f7c:	2208      	movs	r2, #8
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4413      	add	r3, r2
 8009f82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f003 0307 	and.w	r3, r3, #7
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d015      	beq.n	8009fba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f023 0307 	bic.w	r3, r3, #7
 8009f94:	3308      	adds	r3, #8
 8009f96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f003 0307 	and.w	r3, r3, #7
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d00b      	beq.n	8009fba <pvPortMalloc+0x6e>
	__asm volatile
 8009fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa6:	f383 8811 	msr	BASEPRI, r3
 8009faa:	f3bf 8f6f 	isb	sy
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	617b      	str	r3, [r7, #20]
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop
 8009fb8:	e7fd      	b.n	8009fb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d06f      	beq.n	800a0a0 <pvPortMalloc+0x154>
 8009fc0:	4b45      	ldr	r3, [pc, #276]	@ (800a0d8 <pvPortMalloc+0x18c>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d86a      	bhi.n	800a0a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009fca:	4b44      	ldr	r3, [pc, #272]	@ (800a0dc <pvPortMalloc+0x190>)
 8009fcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009fce:	4b43      	ldr	r3, [pc, #268]	@ (800a0dc <pvPortMalloc+0x190>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fd4:	e004      	b.n	8009fe0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d903      	bls.n	8009ff2 <pvPortMalloc+0xa6>
 8009fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1f1      	bne.n	8009fd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ff2:	4b37      	ldr	r3, [pc, #220]	@ (800a0d0 <pvPortMalloc+0x184>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d051      	beq.n	800a0a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009ffc:	6a3b      	ldr	r3, [r7, #32]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2208      	movs	r2, #8
 800a002:	4413      	add	r3, r2
 800a004:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	6a3b      	ldr	r3, [r7, #32]
 800a00c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a010:	685a      	ldr	r2, [r3, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	1ad2      	subs	r2, r2, r3
 800a016:	2308      	movs	r3, #8
 800a018:	005b      	lsls	r3, r3, #1
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d920      	bls.n	800a060 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a01e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4413      	add	r3, r2
 800a024:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a026:	69bb      	ldr	r3, [r7, #24]
 800a028:	f003 0307 	and.w	r3, r3, #7
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d00b      	beq.n	800a048 <pvPortMalloc+0xfc>
	__asm volatile
 800a030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	613b      	str	r3, [r7, #16]
}
 800a042:	bf00      	nop
 800a044:	bf00      	nop
 800a046:	e7fd      	b.n	800a044 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04a:	685a      	ldr	r2, [r3, #4]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	1ad2      	subs	r2, r2, r3
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a05a:	69b8      	ldr	r0, [r7, #24]
 800a05c:	f000 f90a 	bl	800a274 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a060:	4b1d      	ldr	r3, [pc, #116]	@ (800a0d8 <pvPortMalloc+0x18c>)
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	1ad3      	subs	r3, r2, r3
 800a06a:	4a1b      	ldr	r2, [pc, #108]	@ (800a0d8 <pvPortMalloc+0x18c>)
 800a06c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a06e:	4b1a      	ldr	r3, [pc, #104]	@ (800a0d8 <pvPortMalloc+0x18c>)
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	4b1b      	ldr	r3, [pc, #108]	@ (800a0e0 <pvPortMalloc+0x194>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	429a      	cmp	r2, r3
 800a078:	d203      	bcs.n	800a082 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a07a:	4b17      	ldr	r3, [pc, #92]	@ (800a0d8 <pvPortMalloc+0x18c>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a18      	ldr	r2, [pc, #96]	@ (800a0e0 <pvPortMalloc+0x194>)
 800a080:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a084:	685a      	ldr	r2, [r3, #4]
 800a086:	4b13      	ldr	r3, [pc, #76]	@ (800a0d4 <pvPortMalloc+0x188>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	431a      	orrs	r2, r3
 800a08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a092:	2200      	movs	r2, #0
 800a094:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a096:	4b13      	ldr	r3, [pc, #76]	@ (800a0e4 <pvPortMalloc+0x198>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	3301      	adds	r3, #1
 800a09c:	4a11      	ldr	r2, [pc, #68]	@ (800a0e4 <pvPortMalloc+0x198>)
 800a09e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0a0:	f7fe fcea 	bl	8008a78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	f003 0307 	and.w	r3, r3, #7
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00b      	beq.n	800a0c6 <pvPortMalloc+0x17a>
	__asm volatile
 800a0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b2:	f383 8811 	msr	BASEPRI, r3
 800a0b6:	f3bf 8f6f 	isb	sy
 800a0ba:	f3bf 8f4f 	dsb	sy
 800a0be:	60fb      	str	r3, [r7, #12]
}
 800a0c0:	bf00      	nop
 800a0c2:	bf00      	nop
 800a0c4:	e7fd      	b.n	800a0c2 <pvPortMalloc+0x176>
	return pvReturn;
 800a0c6:	69fb      	ldr	r3, [r7, #28]
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3728      	adds	r7, #40	@ 0x28
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	20001c90 	.word	0x20001c90
 800a0d4:	20001ca4 	.word	0x20001ca4
 800a0d8:	20001c94 	.word	0x20001c94
 800a0dc:	20001c88 	.word	0x20001c88
 800a0e0:	20001c98 	.word	0x20001c98
 800a0e4:	20001c9c 	.word	0x20001c9c

0800a0e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b086      	sub	sp, #24
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d04f      	beq.n	800a19a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a0fa:	2308      	movs	r3, #8
 800a0fc:	425b      	negs	r3, r3
 800a0fe:	697a      	ldr	r2, [r7, #20]
 800a100:	4413      	add	r3, r2
 800a102:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	685a      	ldr	r2, [r3, #4]
 800a10c:	4b25      	ldr	r3, [pc, #148]	@ (800a1a4 <vPortFree+0xbc>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4013      	ands	r3, r2
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <vPortFree+0x46>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	60fb      	str	r3, [r7, #12]
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00b      	beq.n	800a14e <vPortFree+0x66>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	60bb      	str	r3, [r7, #8]
}
 800a148:	bf00      	nop
 800a14a:	bf00      	nop
 800a14c:	e7fd      	b.n	800a14a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	4b14      	ldr	r3, [pc, #80]	@ (800a1a4 <vPortFree+0xbc>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4013      	ands	r3, r2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d01e      	beq.n	800a19a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d11a      	bne.n	800a19a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	685a      	ldr	r2, [r3, #4]
 800a168:	4b0e      	ldr	r3, [pc, #56]	@ (800a1a4 <vPortFree+0xbc>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	43db      	mvns	r3, r3
 800a16e:	401a      	ands	r2, r3
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a174:	f7fe fc72 	bl	8008a5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	685a      	ldr	r2, [r3, #4]
 800a17c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a8 <vPortFree+0xc0>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4413      	add	r3, r2
 800a182:	4a09      	ldr	r2, [pc, #36]	@ (800a1a8 <vPortFree+0xc0>)
 800a184:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a186:	6938      	ldr	r0, [r7, #16]
 800a188:	f000 f874 	bl	800a274 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a18c:	4b07      	ldr	r3, [pc, #28]	@ (800a1ac <vPortFree+0xc4>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	3301      	adds	r3, #1
 800a192:	4a06      	ldr	r2, [pc, #24]	@ (800a1ac <vPortFree+0xc4>)
 800a194:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a196:	f7fe fc6f 	bl	8008a78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a19a:	bf00      	nop
 800a19c:	3718      	adds	r7, #24
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	20001ca4 	.word	0x20001ca4
 800a1a8:	20001c94 	.word	0x20001c94
 800a1ac:	20001ca0 	.word	0x20001ca0

0800a1b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1b6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a1ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1bc:	4b27      	ldr	r3, [pc, #156]	@ (800a25c <prvHeapInit+0xac>)
 800a1be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f003 0307 	and.w	r3, r3, #7
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00c      	beq.n	800a1e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	3307      	adds	r3, #7
 800a1ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f023 0307 	bic.w	r3, r3, #7
 800a1d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1d8:	68ba      	ldr	r2, [r7, #8]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	1ad3      	subs	r3, r2, r3
 800a1de:	4a1f      	ldr	r2, [pc, #124]	@ (800a25c <prvHeapInit+0xac>)
 800a1e0:	4413      	add	r3, r2
 800a1e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a1e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a260 <prvHeapInit+0xb0>)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a1ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a260 <prvHeapInit+0xb0>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	68ba      	ldr	r2, [r7, #8]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a1fc:	2208      	movs	r2, #8
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	1a9b      	subs	r3, r3, r2
 800a202:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f023 0307 	bic.w	r3, r3, #7
 800a20a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	4a15      	ldr	r2, [pc, #84]	@ (800a264 <prvHeapInit+0xb4>)
 800a210:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a212:	4b14      	ldr	r3, [pc, #80]	@ (800a264 <prvHeapInit+0xb4>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2200      	movs	r2, #0
 800a218:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a21a:	4b12      	ldr	r3, [pc, #72]	@ (800a264 <prvHeapInit+0xb4>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	2200      	movs	r2, #0
 800a220:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	68fa      	ldr	r2, [r7, #12]
 800a22a:	1ad2      	subs	r2, r2, r3
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a230:	4b0c      	ldr	r3, [pc, #48]	@ (800a264 <prvHeapInit+0xb4>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	4a0a      	ldr	r2, [pc, #40]	@ (800a268 <prvHeapInit+0xb8>)
 800a23e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	4a09      	ldr	r2, [pc, #36]	@ (800a26c <prvHeapInit+0xbc>)
 800a246:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a248:	4b09      	ldr	r3, [pc, #36]	@ (800a270 <prvHeapInit+0xc0>)
 800a24a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a24e:	601a      	str	r2, [r3, #0]
}
 800a250:	bf00      	nop
 800a252:	3714      	adds	r7, #20
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr
 800a25c:	200010d0 	.word	0x200010d0
 800a260:	20001c88 	.word	0x20001c88
 800a264:	20001c90 	.word	0x20001c90
 800a268:	20001c98 	.word	0x20001c98
 800a26c:	20001c94 	.word	0x20001c94
 800a270:	20001ca4 	.word	0x20001ca4

0800a274 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a274:	b480      	push	{r7}
 800a276:	b085      	sub	sp, #20
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a27c:	4b28      	ldr	r3, [pc, #160]	@ (800a320 <prvInsertBlockIntoFreeList+0xac>)
 800a27e:	60fb      	str	r3, [r7, #12]
 800a280:	e002      	b.n	800a288 <prvInsertBlockIntoFreeList+0x14>
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	60fb      	str	r3, [r7, #12]
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d8f7      	bhi.n	800a282 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	68ba      	ldr	r2, [r7, #8]
 800a29c:	4413      	add	r3, r2
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d108      	bne.n	800a2b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	685a      	ldr	r2, [r3, #4]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	441a      	add	r2, r3
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	68ba      	ldr	r2, [r7, #8]
 800a2c0:	441a      	add	r2, r3
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d118      	bne.n	800a2fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	4b15      	ldr	r3, [pc, #84]	@ (800a324 <prvInsertBlockIntoFreeList+0xb0>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d00d      	beq.n	800a2f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	685a      	ldr	r2, [r3, #4]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	441a      	add	r2, r3
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	601a      	str	r2, [r3, #0]
 800a2f0:	e008      	b.n	800a304 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a2f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a324 <prvInsertBlockIntoFreeList+0xb0>)
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	601a      	str	r2, [r3, #0]
 800a2fa:	e003      	b.n	800a304 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a304:	68fa      	ldr	r2, [r7, #12]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	429a      	cmp	r2, r3
 800a30a:	d002      	beq.n	800a312 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a312:	bf00      	nop
 800a314:	3714      	adds	r7, #20
 800a316:	46bd      	mov	sp, r7
 800a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31c:	4770      	bx	lr
 800a31e:	bf00      	nop
 800a320:	20001c88 	.word	0x20001c88
 800a324:	20001c90 	.word	0x20001c90

0800a328 <__cvt>:
 800a328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a32c:	ec57 6b10 	vmov	r6, r7, d0
 800a330:	2f00      	cmp	r7, #0
 800a332:	460c      	mov	r4, r1
 800a334:	4619      	mov	r1, r3
 800a336:	463b      	mov	r3, r7
 800a338:	bfbb      	ittet	lt
 800a33a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a33e:	461f      	movlt	r7, r3
 800a340:	2300      	movge	r3, #0
 800a342:	232d      	movlt	r3, #45	@ 0x2d
 800a344:	700b      	strb	r3, [r1, #0]
 800a346:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a348:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a34c:	4691      	mov	r9, r2
 800a34e:	f023 0820 	bic.w	r8, r3, #32
 800a352:	bfbc      	itt	lt
 800a354:	4632      	movlt	r2, r6
 800a356:	4616      	movlt	r6, r2
 800a358:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a35c:	d005      	beq.n	800a36a <__cvt+0x42>
 800a35e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a362:	d100      	bne.n	800a366 <__cvt+0x3e>
 800a364:	3401      	adds	r4, #1
 800a366:	2102      	movs	r1, #2
 800a368:	e000      	b.n	800a36c <__cvt+0x44>
 800a36a:	2103      	movs	r1, #3
 800a36c:	ab03      	add	r3, sp, #12
 800a36e:	9301      	str	r3, [sp, #4]
 800a370:	ab02      	add	r3, sp, #8
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	ec47 6b10 	vmov	d0, r6, r7
 800a378:	4653      	mov	r3, sl
 800a37a:	4622      	mov	r2, r4
 800a37c:	f000 fe58 	bl	800b030 <_dtoa_r>
 800a380:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a384:	4605      	mov	r5, r0
 800a386:	d119      	bne.n	800a3bc <__cvt+0x94>
 800a388:	f019 0f01 	tst.w	r9, #1
 800a38c:	d00e      	beq.n	800a3ac <__cvt+0x84>
 800a38e:	eb00 0904 	add.w	r9, r0, r4
 800a392:	2200      	movs	r2, #0
 800a394:	2300      	movs	r3, #0
 800a396:	4630      	mov	r0, r6
 800a398:	4639      	mov	r1, r7
 800a39a:	f7f6 fb95 	bl	8000ac8 <__aeabi_dcmpeq>
 800a39e:	b108      	cbz	r0, 800a3a4 <__cvt+0x7c>
 800a3a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3a4:	2230      	movs	r2, #48	@ 0x30
 800a3a6:	9b03      	ldr	r3, [sp, #12]
 800a3a8:	454b      	cmp	r3, r9
 800a3aa:	d31e      	bcc.n	800a3ea <__cvt+0xc2>
 800a3ac:	9b03      	ldr	r3, [sp, #12]
 800a3ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3b0:	1b5b      	subs	r3, r3, r5
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	6013      	str	r3, [r2, #0]
 800a3b6:	b004      	add	sp, #16
 800a3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3c0:	eb00 0904 	add.w	r9, r0, r4
 800a3c4:	d1e5      	bne.n	800a392 <__cvt+0x6a>
 800a3c6:	7803      	ldrb	r3, [r0, #0]
 800a3c8:	2b30      	cmp	r3, #48	@ 0x30
 800a3ca:	d10a      	bne.n	800a3e2 <__cvt+0xba>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	4639      	mov	r1, r7
 800a3d4:	f7f6 fb78 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3d8:	b918      	cbnz	r0, 800a3e2 <__cvt+0xba>
 800a3da:	f1c4 0401 	rsb	r4, r4, #1
 800a3de:	f8ca 4000 	str.w	r4, [sl]
 800a3e2:	f8da 3000 	ldr.w	r3, [sl]
 800a3e6:	4499      	add	r9, r3
 800a3e8:	e7d3      	b.n	800a392 <__cvt+0x6a>
 800a3ea:	1c59      	adds	r1, r3, #1
 800a3ec:	9103      	str	r1, [sp, #12]
 800a3ee:	701a      	strb	r2, [r3, #0]
 800a3f0:	e7d9      	b.n	800a3a6 <__cvt+0x7e>

0800a3f2 <__exponent>:
 800a3f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3f4:	2900      	cmp	r1, #0
 800a3f6:	bfba      	itte	lt
 800a3f8:	4249      	neglt	r1, r1
 800a3fa:	232d      	movlt	r3, #45	@ 0x2d
 800a3fc:	232b      	movge	r3, #43	@ 0x2b
 800a3fe:	2909      	cmp	r1, #9
 800a400:	7002      	strb	r2, [r0, #0]
 800a402:	7043      	strb	r3, [r0, #1]
 800a404:	dd29      	ble.n	800a45a <__exponent+0x68>
 800a406:	f10d 0307 	add.w	r3, sp, #7
 800a40a:	461d      	mov	r5, r3
 800a40c:	270a      	movs	r7, #10
 800a40e:	461a      	mov	r2, r3
 800a410:	fbb1 f6f7 	udiv	r6, r1, r7
 800a414:	fb07 1416 	mls	r4, r7, r6, r1
 800a418:	3430      	adds	r4, #48	@ 0x30
 800a41a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a41e:	460c      	mov	r4, r1
 800a420:	2c63      	cmp	r4, #99	@ 0x63
 800a422:	f103 33ff 	add.w	r3, r3, #4294967295
 800a426:	4631      	mov	r1, r6
 800a428:	dcf1      	bgt.n	800a40e <__exponent+0x1c>
 800a42a:	3130      	adds	r1, #48	@ 0x30
 800a42c:	1e94      	subs	r4, r2, #2
 800a42e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a432:	1c41      	adds	r1, r0, #1
 800a434:	4623      	mov	r3, r4
 800a436:	42ab      	cmp	r3, r5
 800a438:	d30a      	bcc.n	800a450 <__exponent+0x5e>
 800a43a:	f10d 0309 	add.w	r3, sp, #9
 800a43e:	1a9b      	subs	r3, r3, r2
 800a440:	42ac      	cmp	r4, r5
 800a442:	bf88      	it	hi
 800a444:	2300      	movhi	r3, #0
 800a446:	3302      	adds	r3, #2
 800a448:	4403      	add	r3, r0
 800a44a:	1a18      	subs	r0, r3, r0
 800a44c:	b003      	add	sp, #12
 800a44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a450:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a454:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a458:	e7ed      	b.n	800a436 <__exponent+0x44>
 800a45a:	2330      	movs	r3, #48	@ 0x30
 800a45c:	3130      	adds	r1, #48	@ 0x30
 800a45e:	7083      	strb	r3, [r0, #2]
 800a460:	70c1      	strb	r1, [r0, #3]
 800a462:	1d03      	adds	r3, r0, #4
 800a464:	e7f1      	b.n	800a44a <__exponent+0x58>
	...

0800a468 <_printf_float>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	b08d      	sub	sp, #52	@ 0x34
 800a46e:	460c      	mov	r4, r1
 800a470:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a474:	4616      	mov	r6, r2
 800a476:	461f      	mov	r7, r3
 800a478:	4605      	mov	r5, r0
 800a47a:	f000 fccb 	bl	800ae14 <_localeconv_r>
 800a47e:	6803      	ldr	r3, [r0, #0]
 800a480:	9304      	str	r3, [sp, #16]
 800a482:	4618      	mov	r0, r3
 800a484:	f7f5 fef4 	bl	8000270 <strlen>
 800a488:	2300      	movs	r3, #0
 800a48a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a48c:	f8d8 3000 	ldr.w	r3, [r8]
 800a490:	9005      	str	r0, [sp, #20]
 800a492:	3307      	adds	r3, #7
 800a494:	f023 0307 	bic.w	r3, r3, #7
 800a498:	f103 0208 	add.w	r2, r3, #8
 800a49c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a4a4:	f8c8 2000 	str.w	r2, [r8]
 800a4a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4b0:	9307      	str	r3, [sp, #28]
 800a4b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4be:	4b9c      	ldr	r3, [pc, #624]	@ (800a730 <_printf_float+0x2c8>)
 800a4c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c4:	f7f6 fb32 	bl	8000b2c <__aeabi_dcmpun>
 800a4c8:	bb70      	cbnz	r0, 800a528 <_printf_float+0xc0>
 800a4ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ce:	4b98      	ldr	r3, [pc, #608]	@ (800a730 <_printf_float+0x2c8>)
 800a4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d4:	f7f6 fb0c 	bl	8000af0 <__aeabi_dcmple>
 800a4d8:	bb30      	cbnz	r0, 800a528 <_printf_float+0xc0>
 800a4da:	2200      	movs	r2, #0
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4640      	mov	r0, r8
 800a4e0:	4649      	mov	r1, r9
 800a4e2:	f7f6 fafb 	bl	8000adc <__aeabi_dcmplt>
 800a4e6:	b110      	cbz	r0, 800a4ee <_printf_float+0x86>
 800a4e8:	232d      	movs	r3, #45	@ 0x2d
 800a4ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ee:	4a91      	ldr	r2, [pc, #580]	@ (800a734 <_printf_float+0x2cc>)
 800a4f0:	4b91      	ldr	r3, [pc, #580]	@ (800a738 <_printf_float+0x2d0>)
 800a4f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4f6:	bf8c      	ite	hi
 800a4f8:	4690      	movhi	r8, r2
 800a4fa:	4698      	movls	r8, r3
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	6123      	str	r3, [r4, #16]
 800a500:	f02b 0304 	bic.w	r3, fp, #4
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	f04f 0900 	mov.w	r9, #0
 800a50a:	9700      	str	r7, [sp, #0]
 800a50c:	4633      	mov	r3, r6
 800a50e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a510:	4621      	mov	r1, r4
 800a512:	4628      	mov	r0, r5
 800a514:	f000 f9d2 	bl	800a8bc <_printf_common>
 800a518:	3001      	adds	r0, #1
 800a51a:	f040 808d 	bne.w	800a638 <_printf_float+0x1d0>
 800a51e:	f04f 30ff 	mov.w	r0, #4294967295
 800a522:	b00d      	add	sp, #52	@ 0x34
 800a524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a528:	4642      	mov	r2, r8
 800a52a:	464b      	mov	r3, r9
 800a52c:	4640      	mov	r0, r8
 800a52e:	4649      	mov	r1, r9
 800a530:	f7f6 fafc 	bl	8000b2c <__aeabi_dcmpun>
 800a534:	b140      	cbz	r0, 800a548 <_printf_float+0xe0>
 800a536:	464b      	mov	r3, r9
 800a538:	2b00      	cmp	r3, #0
 800a53a:	bfbc      	itt	lt
 800a53c:	232d      	movlt	r3, #45	@ 0x2d
 800a53e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a542:	4a7e      	ldr	r2, [pc, #504]	@ (800a73c <_printf_float+0x2d4>)
 800a544:	4b7e      	ldr	r3, [pc, #504]	@ (800a740 <_printf_float+0x2d8>)
 800a546:	e7d4      	b.n	800a4f2 <_printf_float+0x8a>
 800a548:	6863      	ldr	r3, [r4, #4]
 800a54a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a54e:	9206      	str	r2, [sp, #24]
 800a550:	1c5a      	adds	r2, r3, #1
 800a552:	d13b      	bne.n	800a5cc <_printf_float+0x164>
 800a554:	2306      	movs	r3, #6
 800a556:	6063      	str	r3, [r4, #4]
 800a558:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a55c:	2300      	movs	r3, #0
 800a55e:	6022      	str	r2, [r4, #0]
 800a560:	9303      	str	r3, [sp, #12]
 800a562:	ab0a      	add	r3, sp, #40	@ 0x28
 800a564:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a568:	ab09      	add	r3, sp, #36	@ 0x24
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	ec49 8b10 	vmov	d0, r8, r9
 800a572:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a576:	4628      	mov	r0, r5
 800a578:	f7ff fed6 	bl	800a328 <__cvt>
 800a57c:	9b06      	ldr	r3, [sp, #24]
 800a57e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a580:	2b47      	cmp	r3, #71	@ 0x47
 800a582:	4680      	mov	r8, r0
 800a584:	d129      	bne.n	800a5da <_printf_float+0x172>
 800a586:	1cc8      	adds	r0, r1, #3
 800a588:	db02      	blt.n	800a590 <_printf_float+0x128>
 800a58a:	6863      	ldr	r3, [r4, #4]
 800a58c:	4299      	cmp	r1, r3
 800a58e:	dd41      	ble.n	800a614 <_printf_float+0x1ac>
 800a590:	f1aa 0a02 	sub.w	sl, sl, #2
 800a594:	fa5f fa8a 	uxtb.w	sl, sl
 800a598:	3901      	subs	r1, #1
 800a59a:	4652      	mov	r2, sl
 800a59c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a5a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a5a2:	f7ff ff26 	bl	800a3f2 <__exponent>
 800a5a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5a8:	1813      	adds	r3, r2, r0
 800a5aa:	2a01      	cmp	r2, #1
 800a5ac:	4681      	mov	r9, r0
 800a5ae:	6123      	str	r3, [r4, #16]
 800a5b0:	dc02      	bgt.n	800a5b8 <_printf_float+0x150>
 800a5b2:	6822      	ldr	r2, [r4, #0]
 800a5b4:	07d2      	lsls	r2, r2, #31
 800a5b6:	d501      	bpl.n	800a5bc <_printf_float+0x154>
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	6123      	str	r3, [r4, #16]
 800a5bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d0a2      	beq.n	800a50a <_printf_float+0xa2>
 800a5c4:	232d      	movs	r3, #45	@ 0x2d
 800a5c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5ca:	e79e      	b.n	800a50a <_printf_float+0xa2>
 800a5cc:	9a06      	ldr	r2, [sp, #24]
 800a5ce:	2a47      	cmp	r2, #71	@ 0x47
 800a5d0:	d1c2      	bne.n	800a558 <_printf_float+0xf0>
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d1c0      	bne.n	800a558 <_printf_float+0xf0>
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e7bd      	b.n	800a556 <_printf_float+0xee>
 800a5da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5de:	d9db      	bls.n	800a598 <_printf_float+0x130>
 800a5e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5e4:	d118      	bne.n	800a618 <_printf_float+0x1b0>
 800a5e6:	2900      	cmp	r1, #0
 800a5e8:	6863      	ldr	r3, [r4, #4]
 800a5ea:	dd0b      	ble.n	800a604 <_printf_float+0x19c>
 800a5ec:	6121      	str	r1, [r4, #16]
 800a5ee:	b913      	cbnz	r3, 800a5f6 <_printf_float+0x18e>
 800a5f0:	6822      	ldr	r2, [r4, #0]
 800a5f2:	07d0      	lsls	r0, r2, #31
 800a5f4:	d502      	bpl.n	800a5fc <_printf_float+0x194>
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	440b      	add	r3, r1
 800a5fa:	6123      	str	r3, [r4, #16]
 800a5fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5fe:	f04f 0900 	mov.w	r9, #0
 800a602:	e7db      	b.n	800a5bc <_printf_float+0x154>
 800a604:	b913      	cbnz	r3, 800a60c <_printf_float+0x1a4>
 800a606:	6822      	ldr	r2, [r4, #0]
 800a608:	07d2      	lsls	r2, r2, #31
 800a60a:	d501      	bpl.n	800a610 <_printf_float+0x1a8>
 800a60c:	3302      	adds	r3, #2
 800a60e:	e7f4      	b.n	800a5fa <_printf_float+0x192>
 800a610:	2301      	movs	r3, #1
 800a612:	e7f2      	b.n	800a5fa <_printf_float+0x192>
 800a614:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a61a:	4299      	cmp	r1, r3
 800a61c:	db05      	blt.n	800a62a <_printf_float+0x1c2>
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	6121      	str	r1, [r4, #16]
 800a622:	07d8      	lsls	r0, r3, #31
 800a624:	d5ea      	bpl.n	800a5fc <_printf_float+0x194>
 800a626:	1c4b      	adds	r3, r1, #1
 800a628:	e7e7      	b.n	800a5fa <_printf_float+0x192>
 800a62a:	2900      	cmp	r1, #0
 800a62c:	bfd4      	ite	le
 800a62e:	f1c1 0202 	rsble	r2, r1, #2
 800a632:	2201      	movgt	r2, #1
 800a634:	4413      	add	r3, r2
 800a636:	e7e0      	b.n	800a5fa <_printf_float+0x192>
 800a638:	6823      	ldr	r3, [r4, #0]
 800a63a:	055a      	lsls	r2, r3, #21
 800a63c:	d407      	bmi.n	800a64e <_printf_float+0x1e6>
 800a63e:	6923      	ldr	r3, [r4, #16]
 800a640:	4642      	mov	r2, r8
 800a642:	4631      	mov	r1, r6
 800a644:	4628      	mov	r0, r5
 800a646:	47b8      	blx	r7
 800a648:	3001      	adds	r0, #1
 800a64a:	d12b      	bne.n	800a6a4 <_printf_float+0x23c>
 800a64c:	e767      	b.n	800a51e <_printf_float+0xb6>
 800a64e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a652:	f240 80dd 	bls.w	800a810 <_printf_float+0x3a8>
 800a656:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a65a:	2200      	movs	r2, #0
 800a65c:	2300      	movs	r3, #0
 800a65e:	f7f6 fa33 	bl	8000ac8 <__aeabi_dcmpeq>
 800a662:	2800      	cmp	r0, #0
 800a664:	d033      	beq.n	800a6ce <_printf_float+0x266>
 800a666:	4a37      	ldr	r2, [pc, #220]	@ (800a744 <_printf_float+0x2dc>)
 800a668:	2301      	movs	r3, #1
 800a66a:	4631      	mov	r1, r6
 800a66c:	4628      	mov	r0, r5
 800a66e:	47b8      	blx	r7
 800a670:	3001      	adds	r0, #1
 800a672:	f43f af54 	beq.w	800a51e <_printf_float+0xb6>
 800a676:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a67a:	4543      	cmp	r3, r8
 800a67c:	db02      	blt.n	800a684 <_printf_float+0x21c>
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	07d8      	lsls	r0, r3, #31
 800a682:	d50f      	bpl.n	800a6a4 <_printf_float+0x23c>
 800a684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a688:	4631      	mov	r1, r6
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b8      	blx	r7
 800a68e:	3001      	adds	r0, #1
 800a690:	f43f af45 	beq.w	800a51e <_printf_float+0xb6>
 800a694:	f04f 0900 	mov.w	r9, #0
 800a698:	f108 38ff 	add.w	r8, r8, #4294967295
 800a69c:	f104 0a1a 	add.w	sl, r4, #26
 800a6a0:	45c8      	cmp	r8, r9
 800a6a2:	dc09      	bgt.n	800a6b8 <_printf_float+0x250>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	079b      	lsls	r3, r3, #30
 800a6a8:	f100 8103 	bmi.w	800a8b2 <_printf_float+0x44a>
 800a6ac:	68e0      	ldr	r0, [r4, #12]
 800a6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6b0:	4298      	cmp	r0, r3
 800a6b2:	bfb8      	it	lt
 800a6b4:	4618      	movlt	r0, r3
 800a6b6:	e734      	b.n	800a522 <_printf_float+0xba>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	4652      	mov	r2, sl
 800a6bc:	4631      	mov	r1, r6
 800a6be:	4628      	mov	r0, r5
 800a6c0:	47b8      	blx	r7
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	f43f af2b 	beq.w	800a51e <_printf_float+0xb6>
 800a6c8:	f109 0901 	add.w	r9, r9, #1
 800a6cc:	e7e8      	b.n	800a6a0 <_printf_float+0x238>
 800a6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	dc39      	bgt.n	800a748 <_printf_float+0x2e0>
 800a6d4:	4a1b      	ldr	r2, [pc, #108]	@ (800a744 <_printf_float+0x2dc>)
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4631      	mov	r1, r6
 800a6da:	4628      	mov	r0, r5
 800a6dc:	47b8      	blx	r7
 800a6de:	3001      	adds	r0, #1
 800a6e0:	f43f af1d 	beq.w	800a51e <_printf_float+0xb6>
 800a6e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6e8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6ec:	d102      	bne.n	800a6f4 <_printf_float+0x28c>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	07d9      	lsls	r1, r3, #31
 800a6f2:	d5d7      	bpl.n	800a6a4 <_printf_float+0x23c>
 800a6f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6f8:	4631      	mov	r1, r6
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	47b8      	blx	r7
 800a6fe:	3001      	adds	r0, #1
 800a700:	f43f af0d 	beq.w	800a51e <_printf_float+0xb6>
 800a704:	f04f 0a00 	mov.w	sl, #0
 800a708:	f104 0b1a 	add.w	fp, r4, #26
 800a70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70e:	425b      	negs	r3, r3
 800a710:	4553      	cmp	r3, sl
 800a712:	dc01      	bgt.n	800a718 <_printf_float+0x2b0>
 800a714:	464b      	mov	r3, r9
 800a716:	e793      	b.n	800a640 <_printf_float+0x1d8>
 800a718:	2301      	movs	r3, #1
 800a71a:	465a      	mov	r2, fp
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	f43f aefb 	beq.w	800a51e <_printf_float+0xb6>
 800a728:	f10a 0a01 	add.w	sl, sl, #1
 800a72c:	e7ee      	b.n	800a70c <_printf_float+0x2a4>
 800a72e:	bf00      	nop
 800a730:	7fefffff 	.word	0x7fefffff
 800a734:	0800cd4c 	.word	0x0800cd4c
 800a738:	0800cd48 	.word	0x0800cd48
 800a73c:	0800cd54 	.word	0x0800cd54
 800a740:	0800cd50 	.word	0x0800cd50
 800a744:	0800cd58 	.word	0x0800cd58
 800a748:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a74a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a74e:	4553      	cmp	r3, sl
 800a750:	bfa8      	it	ge
 800a752:	4653      	movge	r3, sl
 800a754:	2b00      	cmp	r3, #0
 800a756:	4699      	mov	r9, r3
 800a758:	dc36      	bgt.n	800a7c8 <_printf_float+0x360>
 800a75a:	f04f 0b00 	mov.w	fp, #0
 800a75e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a762:	f104 021a 	add.w	r2, r4, #26
 800a766:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a768:	9306      	str	r3, [sp, #24]
 800a76a:	eba3 0309 	sub.w	r3, r3, r9
 800a76e:	455b      	cmp	r3, fp
 800a770:	dc31      	bgt.n	800a7d6 <_printf_float+0x36e>
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	459a      	cmp	sl, r3
 800a776:	dc3a      	bgt.n	800a7ee <_printf_float+0x386>
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	07da      	lsls	r2, r3, #31
 800a77c:	d437      	bmi.n	800a7ee <_printf_float+0x386>
 800a77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a780:	ebaa 0903 	sub.w	r9, sl, r3
 800a784:	9b06      	ldr	r3, [sp, #24]
 800a786:	ebaa 0303 	sub.w	r3, sl, r3
 800a78a:	4599      	cmp	r9, r3
 800a78c:	bfa8      	it	ge
 800a78e:	4699      	movge	r9, r3
 800a790:	f1b9 0f00 	cmp.w	r9, #0
 800a794:	dc33      	bgt.n	800a7fe <_printf_float+0x396>
 800a796:	f04f 0800 	mov.w	r8, #0
 800a79a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a79e:	f104 0b1a 	add.w	fp, r4, #26
 800a7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a7a8:	eba3 0309 	sub.w	r3, r3, r9
 800a7ac:	4543      	cmp	r3, r8
 800a7ae:	f77f af79 	ble.w	800a6a4 <_printf_float+0x23c>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	465a      	mov	r2, fp
 800a7b6:	4631      	mov	r1, r6
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b8      	blx	r7
 800a7bc:	3001      	adds	r0, #1
 800a7be:	f43f aeae 	beq.w	800a51e <_printf_float+0xb6>
 800a7c2:	f108 0801 	add.w	r8, r8, #1
 800a7c6:	e7ec      	b.n	800a7a2 <_printf_float+0x33a>
 800a7c8:	4642      	mov	r2, r8
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	47b8      	blx	r7
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	d1c2      	bne.n	800a75a <_printf_float+0x2f2>
 800a7d4:	e6a3      	b.n	800a51e <_printf_float+0xb6>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	4631      	mov	r1, r6
 800a7da:	4628      	mov	r0, r5
 800a7dc:	9206      	str	r2, [sp, #24]
 800a7de:	47b8      	blx	r7
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	f43f ae9c 	beq.w	800a51e <_printf_float+0xb6>
 800a7e6:	9a06      	ldr	r2, [sp, #24]
 800a7e8:	f10b 0b01 	add.w	fp, fp, #1
 800a7ec:	e7bb      	b.n	800a766 <_printf_float+0x2fe>
 800a7ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	d1c0      	bne.n	800a77e <_printf_float+0x316>
 800a7fc:	e68f      	b.n	800a51e <_printf_float+0xb6>
 800a7fe:	9a06      	ldr	r2, [sp, #24]
 800a800:	464b      	mov	r3, r9
 800a802:	4442      	add	r2, r8
 800a804:	4631      	mov	r1, r6
 800a806:	4628      	mov	r0, r5
 800a808:	47b8      	blx	r7
 800a80a:	3001      	adds	r0, #1
 800a80c:	d1c3      	bne.n	800a796 <_printf_float+0x32e>
 800a80e:	e686      	b.n	800a51e <_printf_float+0xb6>
 800a810:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a814:	f1ba 0f01 	cmp.w	sl, #1
 800a818:	dc01      	bgt.n	800a81e <_printf_float+0x3b6>
 800a81a:	07db      	lsls	r3, r3, #31
 800a81c:	d536      	bpl.n	800a88c <_printf_float+0x424>
 800a81e:	2301      	movs	r3, #1
 800a820:	4642      	mov	r2, r8
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	f43f ae78 	beq.w	800a51e <_printf_float+0xb6>
 800a82e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a832:	4631      	mov	r1, r6
 800a834:	4628      	mov	r0, r5
 800a836:	47b8      	blx	r7
 800a838:	3001      	adds	r0, #1
 800a83a:	f43f ae70 	beq.w	800a51e <_printf_float+0xb6>
 800a83e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a842:	2200      	movs	r2, #0
 800a844:	2300      	movs	r3, #0
 800a846:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a84a:	f7f6 f93d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a84e:	b9c0      	cbnz	r0, 800a882 <_printf_float+0x41a>
 800a850:	4653      	mov	r3, sl
 800a852:	f108 0201 	add.w	r2, r8, #1
 800a856:	4631      	mov	r1, r6
 800a858:	4628      	mov	r0, r5
 800a85a:	47b8      	blx	r7
 800a85c:	3001      	adds	r0, #1
 800a85e:	d10c      	bne.n	800a87a <_printf_float+0x412>
 800a860:	e65d      	b.n	800a51e <_printf_float+0xb6>
 800a862:	2301      	movs	r3, #1
 800a864:	465a      	mov	r2, fp
 800a866:	4631      	mov	r1, r6
 800a868:	4628      	mov	r0, r5
 800a86a:	47b8      	blx	r7
 800a86c:	3001      	adds	r0, #1
 800a86e:	f43f ae56 	beq.w	800a51e <_printf_float+0xb6>
 800a872:	f108 0801 	add.w	r8, r8, #1
 800a876:	45d0      	cmp	r8, sl
 800a878:	dbf3      	blt.n	800a862 <_printf_float+0x3fa>
 800a87a:	464b      	mov	r3, r9
 800a87c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a880:	e6df      	b.n	800a642 <_printf_float+0x1da>
 800a882:	f04f 0800 	mov.w	r8, #0
 800a886:	f104 0b1a 	add.w	fp, r4, #26
 800a88a:	e7f4      	b.n	800a876 <_printf_float+0x40e>
 800a88c:	2301      	movs	r3, #1
 800a88e:	4642      	mov	r2, r8
 800a890:	e7e1      	b.n	800a856 <_printf_float+0x3ee>
 800a892:	2301      	movs	r3, #1
 800a894:	464a      	mov	r2, r9
 800a896:	4631      	mov	r1, r6
 800a898:	4628      	mov	r0, r5
 800a89a:	47b8      	blx	r7
 800a89c:	3001      	adds	r0, #1
 800a89e:	f43f ae3e 	beq.w	800a51e <_printf_float+0xb6>
 800a8a2:	f108 0801 	add.w	r8, r8, #1
 800a8a6:	68e3      	ldr	r3, [r4, #12]
 800a8a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8aa:	1a5b      	subs	r3, r3, r1
 800a8ac:	4543      	cmp	r3, r8
 800a8ae:	dcf0      	bgt.n	800a892 <_printf_float+0x42a>
 800a8b0:	e6fc      	b.n	800a6ac <_printf_float+0x244>
 800a8b2:	f04f 0800 	mov.w	r8, #0
 800a8b6:	f104 0919 	add.w	r9, r4, #25
 800a8ba:	e7f4      	b.n	800a8a6 <_printf_float+0x43e>

0800a8bc <_printf_common>:
 800a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c0:	4616      	mov	r6, r2
 800a8c2:	4698      	mov	r8, r3
 800a8c4:	688a      	ldr	r2, [r1, #8]
 800a8c6:	690b      	ldr	r3, [r1, #16]
 800a8c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	bfb8      	it	lt
 800a8d0:	4613      	movlt	r3, r2
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8d8:	4607      	mov	r7, r0
 800a8da:	460c      	mov	r4, r1
 800a8dc:	b10a      	cbz	r2, 800a8e2 <_printf_common+0x26>
 800a8de:	3301      	adds	r3, #1
 800a8e0:	6033      	str	r3, [r6, #0]
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	0699      	lsls	r1, r3, #26
 800a8e6:	bf42      	ittt	mi
 800a8e8:	6833      	ldrmi	r3, [r6, #0]
 800a8ea:	3302      	addmi	r3, #2
 800a8ec:	6033      	strmi	r3, [r6, #0]
 800a8ee:	6825      	ldr	r5, [r4, #0]
 800a8f0:	f015 0506 	ands.w	r5, r5, #6
 800a8f4:	d106      	bne.n	800a904 <_printf_common+0x48>
 800a8f6:	f104 0a19 	add.w	sl, r4, #25
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	6832      	ldr	r2, [r6, #0]
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	42ab      	cmp	r3, r5
 800a902:	dc26      	bgt.n	800a952 <_printf_common+0x96>
 800a904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	3b00      	subs	r3, #0
 800a90c:	bf18      	it	ne
 800a90e:	2301      	movne	r3, #1
 800a910:	0692      	lsls	r2, r2, #26
 800a912:	d42b      	bmi.n	800a96c <_printf_common+0xb0>
 800a914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a918:	4641      	mov	r1, r8
 800a91a:	4638      	mov	r0, r7
 800a91c:	47c8      	blx	r9
 800a91e:	3001      	adds	r0, #1
 800a920:	d01e      	beq.n	800a960 <_printf_common+0xa4>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	6922      	ldr	r2, [r4, #16]
 800a926:	f003 0306 	and.w	r3, r3, #6
 800a92a:	2b04      	cmp	r3, #4
 800a92c:	bf02      	ittt	eq
 800a92e:	68e5      	ldreq	r5, [r4, #12]
 800a930:	6833      	ldreq	r3, [r6, #0]
 800a932:	1aed      	subeq	r5, r5, r3
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	bf0c      	ite	eq
 800a938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a93c:	2500      	movne	r5, #0
 800a93e:	4293      	cmp	r3, r2
 800a940:	bfc4      	itt	gt
 800a942:	1a9b      	subgt	r3, r3, r2
 800a944:	18ed      	addgt	r5, r5, r3
 800a946:	2600      	movs	r6, #0
 800a948:	341a      	adds	r4, #26
 800a94a:	42b5      	cmp	r5, r6
 800a94c:	d11a      	bne.n	800a984 <_printf_common+0xc8>
 800a94e:	2000      	movs	r0, #0
 800a950:	e008      	b.n	800a964 <_printf_common+0xa8>
 800a952:	2301      	movs	r3, #1
 800a954:	4652      	mov	r2, sl
 800a956:	4641      	mov	r1, r8
 800a958:	4638      	mov	r0, r7
 800a95a:	47c8      	blx	r9
 800a95c:	3001      	adds	r0, #1
 800a95e:	d103      	bne.n	800a968 <_printf_common+0xac>
 800a960:	f04f 30ff 	mov.w	r0, #4294967295
 800a964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a968:	3501      	adds	r5, #1
 800a96a:	e7c6      	b.n	800a8fa <_printf_common+0x3e>
 800a96c:	18e1      	adds	r1, r4, r3
 800a96e:	1c5a      	adds	r2, r3, #1
 800a970:	2030      	movs	r0, #48	@ 0x30
 800a972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a976:	4422      	add	r2, r4
 800a978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a97c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a980:	3302      	adds	r3, #2
 800a982:	e7c7      	b.n	800a914 <_printf_common+0x58>
 800a984:	2301      	movs	r3, #1
 800a986:	4622      	mov	r2, r4
 800a988:	4641      	mov	r1, r8
 800a98a:	4638      	mov	r0, r7
 800a98c:	47c8      	blx	r9
 800a98e:	3001      	adds	r0, #1
 800a990:	d0e6      	beq.n	800a960 <_printf_common+0xa4>
 800a992:	3601      	adds	r6, #1
 800a994:	e7d9      	b.n	800a94a <_printf_common+0x8e>
	...

0800a998 <_printf_i>:
 800a998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a99c:	7e0f      	ldrb	r7, [r1, #24]
 800a99e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9a0:	2f78      	cmp	r7, #120	@ 0x78
 800a9a2:	4691      	mov	r9, r2
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	469a      	mov	sl, r3
 800a9aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9ae:	d807      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9b0:	2f62      	cmp	r7, #98	@ 0x62
 800a9b2:	d80a      	bhi.n	800a9ca <_printf_i+0x32>
 800a9b4:	2f00      	cmp	r7, #0
 800a9b6:	f000 80d1 	beq.w	800ab5c <_printf_i+0x1c4>
 800a9ba:	2f58      	cmp	r7, #88	@ 0x58
 800a9bc:	f000 80b8 	beq.w	800ab30 <_printf_i+0x198>
 800a9c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9c8:	e03a      	b.n	800aa40 <_printf_i+0xa8>
 800a9ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9ce:	2b15      	cmp	r3, #21
 800a9d0:	d8f6      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9d8 <_printf_i+0x40>)
 800a9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9d8:	0800aa31 	.word	0x0800aa31
 800a9dc:	0800aa45 	.word	0x0800aa45
 800a9e0:	0800a9c1 	.word	0x0800a9c1
 800a9e4:	0800a9c1 	.word	0x0800a9c1
 800a9e8:	0800a9c1 	.word	0x0800a9c1
 800a9ec:	0800a9c1 	.word	0x0800a9c1
 800a9f0:	0800aa45 	.word	0x0800aa45
 800a9f4:	0800a9c1 	.word	0x0800a9c1
 800a9f8:	0800a9c1 	.word	0x0800a9c1
 800a9fc:	0800a9c1 	.word	0x0800a9c1
 800aa00:	0800a9c1 	.word	0x0800a9c1
 800aa04:	0800ab43 	.word	0x0800ab43
 800aa08:	0800aa6f 	.word	0x0800aa6f
 800aa0c:	0800aafd 	.word	0x0800aafd
 800aa10:	0800a9c1 	.word	0x0800a9c1
 800aa14:	0800a9c1 	.word	0x0800a9c1
 800aa18:	0800ab65 	.word	0x0800ab65
 800aa1c:	0800a9c1 	.word	0x0800a9c1
 800aa20:	0800aa6f 	.word	0x0800aa6f
 800aa24:	0800a9c1 	.word	0x0800a9c1
 800aa28:	0800a9c1 	.word	0x0800a9c1
 800aa2c:	0800ab05 	.word	0x0800ab05
 800aa30:	6833      	ldr	r3, [r6, #0]
 800aa32:	1d1a      	adds	r2, r3, #4
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	6032      	str	r2, [r6, #0]
 800aa38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa40:	2301      	movs	r3, #1
 800aa42:	e09c      	b.n	800ab7e <_printf_i+0x1e6>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	6820      	ldr	r0, [r4, #0]
 800aa48:	1d19      	adds	r1, r3, #4
 800aa4a:	6031      	str	r1, [r6, #0]
 800aa4c:	0606      	lsls	r6, r0, #24
 800aa4e:	d501      	bpl.n	800aa54 <_printf_i+0xbc>
 800aa50:	681d      	ldr	r5, [r3, #0]
 800aa52:	e003      	b.n	800aa5c <_printf_i+0xc4>
 800aa54:	0645      	lsls	r5, r0, #25
 800aa56:	d5fb      	bpl.n	800aa50 <_printf_i+0xb8>
 800aa58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa5c:	2d00      	cmp	r5, #0
 800aa5e:	da03      	bge.n	800aa68 <_printf_i+0xd0>
 800aa60:	232d      	movs	r3, #45	@ 0x2d
 800aa62:	426d      	negs	r5, r5
 800aa64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa68:	4858      	ldr	r0, [pc, #352]	@ (800abcc <_printf_i+0x234>)
 800aa6a:	230a      	movs	r3, #10
 800aa6c:	e011      	b.n	800aa92 <_printf_i+0xfa>
 800aa6e:	6821      	ldr	r1, [r4, #0]
 800aa70:	6833      	ldr	r3, [r6, #0]
 800aa72:	0608      	lsls	r0, r1, #24
 800aa74:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa78:	d402      	bmi.n	800aa80 <_printf_i+0xe8>
 800aa7a:	0649      	lsls	r1, r1, #25
 800aa7c:	bf48      	it	mi
 800aa7e:	b2ad      	uxthmi	r5, r5
 800aa80:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa82:	4852      	ldr	r0, [pc, #328]	@ (800abcc <_printf_i+0x234>)
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	bf14      	ite	ne
 800aa88:	230a      	movne	r3, #10
 800aa8a:	2308      	moveq	r3, #8
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa92:	6866      	ldr	r6, [r4, #4]
 800aa94:	60a6      	str	r6, [r4, #8]
 800aa96:	2e00      	cmp	r6, #0
 800aa98:	db05      	blt.n	800aaa6 <_printf_i+0x10e>
 800aa9a:	6821      	ldr	r1, [r4, #0]
 800aa9c:	432e      	orrs	r6, r5
 800aa9e:	f021 0104 	bic.w	r1, r1, #4
 800aaa2:	6021      	str	r1, [r4, #0]
 800aaa4:	d04b      	beq.n	800ab3e <_printf_i+0x1a6>
 800aaa6:	4616      	mov	r6, r2
 800aaa8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aaac:	fb03 5711 	mls	r7, r3, r1, r5
 800aab0:	5dc7      	ldrb	r7, [r0, r7]
 800aab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aab6:	462f      	mov	r7, r5
 800aab8:	42bb      	cmp	r3, r7
 800aaba:	460d      	mov	r5, r1
 800aabc:	d9f4      	bls.n	800aaa8 <_printf_i+0x110>
 800aabe:	2b08      	cmp	r3, #8
 800aac0:	d10b      	bne.n	800aada <_printf_i+0x142>
 800aac2:	6823      	ldr	r3, [r4, #0]
 800aac4:	07df      	lsls	r7, r3, #31
 800aac6:	d508      	bpl.n	800aada <_printf_i+0x142>
 800aac8:	6923      	ldr	r3, [r4, #16]
 800aaca:	6861      	ldr	r1, [r4, #4]
 800aacc:	4299      	cmp	r1, r3
 800aace:	bfde      	ittt	le
 800aad0:	2330      	movle	r3, #48	@ 0x30
 800aad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aad6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aada:	1b92      	subs	r2, r2, r6
 800aadc:	6122      	str	r2, [r4, #16]
 800aade:	f8cd a000 	str.w	sl, [sp]
 800aae2:	464b      	mov	r3, r9
 800aae4:	aa03      	add	r2, sp, #12
 800aae6:	4621      	mov	r1, r4
 800aae8:	4640      	mov	r0, r8
 800aaea:	f7ff fee7 	bl	800a8bc <_printf_common>
 800aaee:	3001      	adds	r0, #1
 800aaf0:	d14a      	bne.n	800ab88 <_printf_i+0x1f0>
 800aaf2:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf6:	b004      	add	sp, #16
 800aaf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	f043 0320 	orr.w	r3, r3, #32
 800ab02:	6023      	str	r3, [r4, #0]
 800ab04:	4832      	ldr	r0, [pc, #200]	@ (800abd0 <_printf_i+0x238>)
 800ab06:	2778      	movs	r7, #120	@ 0x78
 800ab08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab0c:	6823      	ldr	r3, [r4, #0]
 800ab0e:	6831      	ldr	r1, [r6, #0]
 800ab10:	061f      	lsls	r7, r3, #24
 800ab12:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab16:	d402      	bmi.n	800ab1e <_printf_i+0x186>
 800ab18:	065f      	lsls	r7, r3, #25
 800ab1a:	bf48      	it	mi
 800ab1c:	b2ad      	uxthmi	r5, r5
 800ab1e:	6031      	str	r1, [r6, #0]
 800ab20:	07d9      	lsls	r1, r3, #31
 800ab22:	bf44      	itt	mi
 800ab24:	f043 0320 	orrmi.w	r3, r3, #32
 800ab28:	6023      	strmi	r3, [r4, #0]
 800ab2a:	b11d      	cbz	r5, 800ab34 <_printf_i+0x19c>
 800ab2c:	2310      	movs	r3, #16
 800ab2e:	e7ad      	b.n	800aa8c <_printf_i+0xf4>
 800ab30:	4826      	ldr	r0, [pc, #152]	@ (800abcc <_printf_i+0x234>)
 800ab32:	e7e9      	b.n	800ab08 <_printf_i+0x170>
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	f023 0320 	bic.w	r3, r3, #32
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	e7f6      	b.n	800ab2c <_printf_i+0x194>
 800ab3e:	4616      	mov	r6, r2
 800ab40:	e7bd      	b.n	800aabe <_printf_i+0x126>
 800ab42:	6833      	ldr	r3, [r6, #0]
 800ab44:	6825      	ldr	r5, [r4, #0]
 800ab46:	6961      	ldr	r1, [r4, #20]
 800ab48:	1d18      	adds	r0, r3, #4
 800ab4a:	6030      	str	r0, [r6, #0]
 800ab4c:	062e      	lsls	r6, r5, #24
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	d501      	bpl.n	800ab56 <_printf_i+0x1be>
 800ab52:	6019      	str	r1, [r3, #0]
 800ab54:	e002      	b.n	800ab5c <_printf_i+0x1c4>
 800ab56:	0668      	lsls	r0, r5, #25
 800ab58:	d5fb      	bpl.n	800ab52 <_printf_i+0x1ba>
 800ab5a:	8019      	strh	r1, [r3, #0]
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	6123      	str	r3, [r4, #16]
 800ab60:	4616      	mov	r6, r2
 800ab62:	e7bc      	b.n	800aade <_printf_i+0x146>
 800ab64:	6833      	ldr	r3, [r6, #0]
 800ab66:	1d1a      	adds	r2, r3, #4
 800ab68:	6032      	str	r2, [r6, #0]
 800ab6a:	681e      	ldr	r6, [r3, #0]
 800ab6c:	6862      	ldr	r2, [r4, #4]
 800ab6e:	2100      	movs	r1, #0
 800ab70:	4630      	mov	r0, r6
 800ab72:	f7f5 fb2d 	bl	80001d0 <memchr>
 800ab76:	b108      	cbz	r0, 800ab7c <_printf_i+0x1e4>
 800ab78:	1b80      	subs	r0, r0, r6
 800ab7a:	6060      	str	r0, [r4, #4]
 800ab7c:	6863      	ldr	r3, [r4, #4]
 800ab7e:	6123      	str	r3, [r4, #16]
 800ab80:	2300      	movs	r3, #0
 800ab82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab86:	e7aa      	b.n	800aade <_printf_i+0x146>
 800ab88:	6923      	ldr	r3, [r4, #16]
 800ab8a:	4632      	mov	r2, r6
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	4640      	mov	r0, r8
 800ab90:	47d0      	blx	sl
 800ab92:	3001      	adds	r0, #1
 800ab94:	d0ad      	beq.n	800aaf2 <_printf_i+0x15a>
 800ab96:	6823      	ldr	r3, [r4, #0]
 800ab98:	079b      	lsls	r3, r3, #30
 800ab9a:	d413      	bmi.n	800abc4 <_printf_i+0x22c>
 800ab9c:	68e0      	ldr	r0, [r4, #12]
 800ab9e:	9b03      	ldr	r3, [sp, #12]
 800aba0:	4298      	cmp	r0, r3
 800aba2:	bfb8      	it	lt
 800aba4:	4618      	movlt	r0, r3
 800aba6:	e7a6      	b.n	800aaf6 <_printf_i+0x15e>
 800aba8:	2301      	movs	r3, #1
 800abaa:	4632      	mov	r2, r6
 800abac:	4649      	mov	r1, r9
 800abae:	4640      	mov	r0, r8
 800abb0:	47d0      	blx	sl
 800abb2:	3001      	adds	r0, #1
 800abb4:	d09d      	beq.n	800aaf2 <_printf_i+0x15a>
 800abb6:	3501      	adds	r5, #1
 800abb8:	68e3      	ldr	r3, [r4, #12]
 800abba:	9903      	ldr	r1, [sp, #12]
 800abbc:	1a5b      	subs	r3, r3, r1
 800abbe:	42ab      	cmp	r3, r5
 800abc0:	dcf2      	bgt.n	800aba8 <_printf_i+0x210>
 800abc2:	e7eb      	b.n	800ab9c <_printf_i+0x204>
 800abc4:	2500      	movs	r5, #0
 800abc6:	f104 0619 	add.w	r6, r4, #25
 800abca:	e7f5      	b.n	800abb8 <_printf_i+0x220>
 800abcc:	0800cd5a 	.word	0x0800cd5a
 800abd0:	0800cd6b 	.word	0x0800cd6b

0800abd4 <std>:
 800abd4:	2300      	movs	r3, #0
 800abd6:	b510      	push	{r4, lr}
 800abd8:	4604      	mov	r4, r0
 800abda:	e9c0 3300 	strd	r3, r3, [r0]
 800abde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abe2:	6083      	str	r3, [r0, #8]
 800abe4:	8181      	strh	r1, [r0, #12]
 800abe6:	6643      	str	r3, [r0, #100]	@ 0x64
 800abe8:	81c2      	strh	r2, [r0, #14]
 800abea:	6183      	str	r3, [r0, #24]
 800abec:	4619      	mov	r1, r3
 800abee:	2208      	movs	r2, #8
 800abf0:	305c      	adds	r0, #92	@ 0x5c
 800abf2:	f000 f906 	bl	800ae02 <memset>
 800abf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac2c <std+0x58>)
 800abf8:	6263      	str	r3, [r4, #36]	@ 0x24
 800abfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ac30 <std+0x5c>)
 800abfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ac34 <std+0x60>)
 800ac00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac02:	4b0d      	ldr	r3, [pc, #52]	@ (800ac38 <std+0x64>)
 800ac04:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac06:	4b0d      	ldr	r3, [pc, #52]	@ (800ac3c <std+0x68>)
 800ac08:	6224      	str	r4, [r4, #32]
 800ac0a:	429c      	cmp	r4, r3
 800ac0c:	d006      	beq.n	800ac1c <std+0x48>
 800ac0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac12:	4294      	cmp	r4, r2
 800ac14:	d002      	beq.n	800ac1c <std+0x48>
 800ac16:	33d0      	adds	r3, #208	@ 0xd0
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	d105      	bne.n	800ac28 <std+0x54>
 800ac1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac24:	f000 b96a 	b.w	800aefc <__retarget_lock_init_recursive>
 800ac28:	bd10      	pop	{r4, pc}
 800ac2a:	bf00      	nop
 800ac2c:	0800ad7d 	.word	0x0800ad7d
 800ac30:	0800ad9f 	.word	0x0800ad9f
 800ac34:	0800add7 	.word	0x0800add7
 800ac38:	0800adfb 	.word	0x0800adfb
 800ac3c:	20001ca8 	.word	0x20001ca8

0800ac40 <stdio_exit_handler>:
 800ac40:	4a02      	ldr	r2, [pc, #8]	@ (800ac4c <stdio_exit_handler+0xc>)
 800ac42:	4903      	ldr	r1, [pc, #12]	@ (800ac50 <stdio_exit_handler+0x10>)
 800ac44:	4803      	ldr	r0, [pc, #12]	@ (800ac54 <stdio_exit_handler+0x14>)
 800ac46:	f000 b869 	b.w	800ad1c <_fwalk_sglue>
 800ac4a:	bf00      	nop
 800ac4c:	20000010 	.word	0x20000010
 800ac50:	0800c851 	.word	0x0800c851
 800ac54:	20000020 	.word	0x20000020

0800ac58 <cleanup_stdio>:
 800ac58:	6841      	ldr	r1, [r0, #4]
 800ac5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ac8c <cleanup_stdio+0x34>)
 800ac5c:	4299      	cmp	r1, r3
 800ac5e:	b510      	push	{r4, lr}
 800ac60:	4604      	mov	r4, r0
 800ac62:	d001      	beq.n	800ac68 <cleanup_stdio+0x10>
 800ac64:	f001 fdf4 	bl	800c850 <_fflush_r>
 800ac68:	68a1      	ldr	r1, [r4, #8]
 800ac6a:	4b09      	ldr	r3, [pc, #36]	@ (800ac90 <cleanup_stdio+0x38>)
 800ac6c:	4299      	cmp	r1, r3
 800ac6e:	d002      	beq.n	800ac76 <cleanup_stdio+0x1e>
 800ac70:	4620      	mov	r0, r4
 800ac72:	f001 fded 	bl	800c850 <_fflush_r>
 800ac76:	68e1      	ldr	r1, [r4, #12]
 800ac78:	4b06      	ldr	r3, [pc, #24]	@ (800ac94 <cleanup_stdio+0x3c>)
 800ac7a:	4299      	cmp	r1, r3
 800ac7c:	d004      	beq.n	800ac88 <cleanup_stdio+0x30>
 800ac7e:	4620      	mov	r0, r4
 800ac80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac84:	f001 bde4 	b.w	800c850 <_fflush_r>
 800ac88:	bd10      	pop	{r4, pc}
 800ac8a:	bf00      	nop
 800ac8c:	20001ca8 	.word	0x20001ca8
 800ac90:	20001d10 	.word	0x20001d10
 800ac94:	20001d78 	.word	0x20001d78

0800ac98 <global_stdio_init.part.0>:
 800ac98:	b510      	push	{r4, lr}
 800ac9a:	4b0b      	ldr	r3, [pc, #44]	@ (800acc8 <global_stdio_init.part.0+0x30>)
 800ac9c:	4c0b      	ldr	r4, [pc, #44]	@ (800accc <global_stdio_init.part.0+0x34>)
 800ac9e:	4a0c      	ldr	r2, [pc, #48]	@ (800acd0 <global_stdio_init.part.0+0x38>)
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	4620      	mov	r0, r4
 800aca4:	2200      	movs	r2, #0
 800aca6:	2104      	movs	r1, #4
 800aca8:	f7ff ff94 	bl	800abd4 <std>
 800acac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acb0:	2201      	movs	r2, #1
 800acb2:	2109      	movs	r1, #9
 800acb4:	f7ff ff8e 	bl	800abd4 <std>
 800acb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acbc:	2202      	movs	r2, #2
 800acbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acc2:	2112      	movs	r1, #18
 800acc4:	f7ff bf86 	b.w	800abd4 <std>
 800acc8:	20001de0 	.word	0x20001de0
 800accc:	20001ca8 	.word	0x20001ca8
 800acd0:	0800ac41 	.word	0x0800ac41

0800acd4 <__sfp_lock_acquire>:
 800acd4:	4801      	ldr	r0, [pc, #4]	@ (800acdc <__sfp_lock_acquire+0x8>)
 800acd6:	f000 b912 	b.w	800aefe <__retarget_lock_acquire_recursive>
 800acda:	bf00      	nop
 800acdc:	20001de9 	.word	0x20001de9

0800ace0 <__sfp_lock_release>:
 800ace0:	4801      	ldr	r0, [pc, #4]	@ (800ace8 <__sfp_lock_release+0x8>)
 800ace2:	f000 b90d 	b.w	800af00 <__retarget_lock_release_recursive>
 800ace6:	bf00      	nop
 800ace8:	20001de9 	.word	0x20001de9

0800acec <__sinit>:
 800acec:	b510      	push	{r4, lr}
 800acee:	4604      	mov	r4, r0
 800acf0:	f7ff fff0 	bl	800acd4 <__sfp_lock_acquire>
 800acf4:	6a23      	ldr	r3, [r4, #32]
 800acf6:	b11b      	cbz	r3, 800ad00 <__sinit+0x14>
 800acf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acfc:	f7ff bff0 	b.w	800ace0 <__sfp_lock_release>
 800ad00:	4b04      	ldr	r3, [pc, #16]	@ (800ad14 <__sinit+0x28>)
 800ad02:	6223      	str	r3, [r4, #32]
 800ad04:	4b04      	ldr	r3, [pc, #16]	@ (800ad18 <__sinit+0x2c>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d1f5      	bne.n	800acf8 <__sinit+0xc>
 800ad0c:	f7ff ffc4 	bl	800ac98 <global_stdio_init.part.0>
 800ad10:	e7f2      	b.n	800acf8 <__sinit+0xc>
 800ad12:	bf00      	nop
 800ad14:	0800ac59 	.word	0x0800ac59
 800ad18:	20001de0 	.word	0x20001de0

0800ad1c <_fwalk_sglue>:
 800ad1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad20:	4607      	mov	r7, r0
 800ad22:	4688      	mov	r8, r1
 800ad24:	4614      	mov	r4, r2
 800ad26:	2600      	movs	r6, #0
 800ad28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad2c:	f1b9 0901 	subs.w	r9, r9, #1
 800ad30:	d505      	bpl.n	800ad3e <_fwalk_sglue+0x22>
 800ad32:	6824      	ldr	r4, [r4, #0]
 800ad34:	2c00      	cmp	r4, #0
 800ad36:	d1f7      	bne.n	800ad28 <_fwalk_sglue+0xc>
 800ad38:	4630      	mov	r0, r6
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	89ab      	ldrh	r3, [r5, #12]
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d907      	bls.n	800ad54 <_fwalk_sglue+0x38>
 800ad44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	d003      	beq.n	800ad54 <_fwalk_sglue+0x38>
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	4638      	mov	r0, r7
 800ad50:	47c0      	blx	r8
 800ad52:	4306      	orrs	r6, r0
 800ad54:	3568      	adds	r5, #104	@ 0x68
 800ad56:	e7e9      	b.n	800ad2c <_fwalk_sglue+0x10>

0800ad58 <iprintf>:
 800ad58:	b40f      	push	{r0, r1, r2, r3}
 800ad5a:	b507      	push	{r0, r1, r2, lr}
 800ad5c:	4906      	ldr	r1, [pc, #24]	@ (800ad78 <iprintf+0x20>)
 800ad5e:	ab04      	add	r3, sp, #16
 800ad60:	6808      	ldr	r0, [r1, #0]
 800ad62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad66:	6881      	ldr	r1, [r0, #8]
 800ad68:	9301      	str	r3, [sp, #4]
 800ad6a:	f001 fbd5 	bl	800c518 <_vfiprintf_r>
 800ad6e:	b003      	add	sp, #12
 800ad70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad74:	b004      	add	sp, #16
 800ad76:	4770      	bx	lr
 800ad78:	2000001c 	.word	0x2000001c

0800ad7c <__sread>:
 800ad7c:	b510      	push	{r4, lr}
 800ad7e:	460c      	mov	r4, r1
 800ad80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad84:	f000 f86c 	bl	800ae60 <_read_r>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	bfab      	itete	ge
 800ad8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad8e:	89a3      	ldrhlt	r3, [r4, #12]
 800ad90:	181b      	addge	r3, r3, r0
 800ad92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad96:	bfac      	ite	ge
 800ad98:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad9a:	81a3      	strhlt	r3, [r4, #12]
 800ad9c:	bd10      	pop	{r4, pc}

0800ad9e <__swrite>:
 800ad9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ada2:	461f      	mov	r7, r3
 800ada4:	898b      	ldrh	r3, [r1, #12]
 800ada6:	05db      	lsls	r3, r3, #23
 800ada8:	4605      	mov	r5, r0
 800adaa:	460c      	mov	r4, r1
 800adac:	4616      	mov	r6, r2
 800adae:	d505      	bpl.n	800adbc <__swrite+0x1e>
 800adb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb4:	2302      	movs	r3, #2
 800adb6:	2200      	movs	r2, #0
 800adb8:	f000 f840 	bl	800ae3c <_lseek_r>
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adc6:	81a3      	strh	r3, [r4, #12]
 800adc8:	4632      	mov	r2, r6
 800adca:	463b      	mov	r3, r7
 800adcc:	4628      	mov	r0, r5
 800adce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800add2:	f000 b857 	b.w	800ae84 <_write_r>

0800add6 <__sseek>:
 800add6:	b510      	push	{r4, lr}
 800add8:	460c      	mov	r4, r1
 800adda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adde:	f000 f82d 	bl	800ae3c <_lseek_r>
 800ade2:	1c43      	adds	r3, r0, #1
 800ade4:	89a3      	ldrh	r3, [r4, #12]
 800ade6:	bf15      	itete	ne
 800ade8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adf2:	81a3      	strheq	r3, [r4, #12]
 800adf4:	bf18      	it	ne
 800adf6:	81a3      	strhne	r3, [r4, #12]
 800adf8:	bd10      	pop	{r4, pc}

0800adfa <__sclose>:
 800adfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adfe:	f000 b80d 	b.w	800ae1c <_close_r>

0800ae02 <memset>:
 800ae02:	4402      	add	r2, r0
 800ae04:	4603      	mov	r3, r0
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d100      	bne.n	800ae0c <memset+0xa>
 800ae0a:	4770      	bx	lr
 800ae0c:	f803 1b01 	strb.w	r1, [r3], #1
 800ae10:	e7f9      	b.n	800ae06 <memset+0x4>
	...

0800ae14 <_localeconv_r>:
 800ae14:	4800      	ldr	r0, [pc, #0]	@ (800ae18 <_localeconv_r+0x4>)
 800ae16:	4770      	bx	lr
 800ae18:	2000015c 	.word	0x2000015c

0800ae1c <_close_r>:
 800ae1c:	b538      	push	{r3, r4, r5, lr}
 800ae1e:	4d06      	ldr	r5, [pc, #24]	@ (800ae38 <_close_r+0x1c>)
 800ae20:	2300      	movs	r3, #0
 800ae22:	4604      	mov	r4, r0
 800ae24:	4608      	mov	r0, r1
 800ae26:	602b      	str	r3, [r5, #0]
 800ae28:	f7f6 ff8e 	bl	8001d48 <_close>
 800ae2c:	1c43      	adds	r3, r0, #1
 800ae2e:	d102      	bne.n	800ae36 <_close_r+0x1a>
 800ae30:	682b      	ldr	r3, [r5, #0]
 800ae32:	b103      	cbz	r3, 800ae36 <_close_r+0x1a>
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	bd38      	pop	{r3, r4, r5, pc}
 800ae38:	20001de4 	.word	0x20001de4

0800ae3c <_lseek_r>:
 800ae3c:	b538      	push	{r3, r4, r5, lr}
 800ae3e:	4d07      	ldr	r5, [pc, #28]	@ (800ae5c <_lseek_r+0x20>)
 800ae40:	4604      	mov	r4, r0
 800ae42:	4608      	mov	r0, r1
 800ae44:	4611      	mov	r1, r2
 800ae46:	2200      	movs	r2, #0
 800ae48:	602a      	str	r2, [r5, #0]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f7f6 ffa3 	bl	8001d96 <_lseek>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_lseek_r+0x1e>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_lseek_r+0x1e>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	20001de4 	.word	0x20001de4

0800ae60 <_read_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4d07      	ldr	r5, [pc, #28]	@ (800ae80 <_read_r+0x20>)
 800ae64:	4604      	mov	r4, r0
 800ae66:	4608      	mov	r0, r1
 800ae68:	4611      	mov	r1, r2
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	602a      	str	r2, [r5, #0]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	f7f6 ff31 	bl	8001cd6 <_read>
 800ae74:	1c43      	adds	r3, r0, #1
 800ae76:	d102      	bne.n	800ae7e <_read_r+0x1e>
 800ae78:	682b      	ldr	r3, [r5, #0]
 800ae7a:	b103      	cbz	r3, 800ae7e <_read_r+0x1e>
 800ae7c:	6023      	str	r3, [r4, #0]
 800ae7e:	bd38      	pop	{r3, r4, r5, pc}
 800ae80:	20001de4 	.word	0x20001de4

0800ae84 <_write_r>:
 800ae84:	b538      	push	{r3, r4, r5, lr}
 800ae86:	4d07      	ldr	r5, [pc, #28]	@ (800aea4 <_write_r+0x20>)
 800ae88:	4604      	mov	r4, r0
 800ae8a:	4608      	mov	r0, r1
 800ae8c:	4611      	mov	r1, r2
 800ae8e:	2200      	movs	r2, #0
 800ae90:	602a      	str	r2, [r5, #0]
 800ae92:	461a      	mov	r2, r3
 800ae94:	f7f6 ff3c 	bl	8001d10 <_write>
 800ae98:	1c43      	adds	r3, r0, #1
 800ae9a:	d102      	bne.n	800aea2 <_write_r+0x1e>
 800ae9c:	682b      	ldr	r3, [r5, #0]
 800ae9e:	b103      	cbz	r3, 800aea2 <_write_r+0x1e>
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	bd38      	pop	{r3, r4, r5, pc}
 800aea4:	20001de4 	.word	0x20001de4

0800aea8 <__errno>:
 800aea8:	4b01      	ldr	r3, [pc, #4]	@ (800aeb0 <__errno+0x8>)
 800aeaa:	6818      	ldr	r0, [r3, #0]
 800aeac:	4770      	bx	lr
 800aeae:	bf00      	nop
 800aeb0:	2000001c 	.word	0x2000001c

0800aeb4 <__libc_init_array>:
 800aeb4:	b570      	push	{r4, r5, r6, lr}
 800aeb6:	4d0d      	ldr	r5, [pc, #52]	@ (800aeec <__libc_init_array+0x38>)
 800aeb8:	4c0d      	ldr	r4, [pc, #52]	@ (800aef0 <__libc_init_array+0x3c>)
 800aeba:	1b64      	subs	r4, r4, r5
 800aebc:	10a4      	asrs	r4, r4, #2
 800aebe:	2600      	movs	r6, #0
 800aec0:	42a6      	cmp	r6, r4
 800aec2:	d109      	bne.n	800aed8 <__libc_init_array+0x24>
 800aec4:	4d0b      	ldr	r5, [pc, #44]	@ (800aef4 <__libc_init_array+0x40>)
 800aec6:	4c0c      	ldr	r4, [pc, #48]	@ (800aef8 <__libc_init_array+0x44>)
 800aec8:	f001 fec2 	bl	800cc50 <_init>
 800aecc:	1b64      	subs	r4, r4, r5
 800aece:	10a4      	asrs	r4, r4, #2
 800aed0:	2600      	movs	r6, #0
 800aed2:	42a6      	cmp	r6, r4
 800aed4:	d105      	bne.n	800aee2 <__libc_init_array+0x2e>
 800aed6:	bd70      	pop	{r4, r5, r6, pc}
 800aed8:	f855 3b04 	ldr.w	r3, [r5], #4
 800aedc:	4798      	blx	r3
 800aede:	3601      	adds	r6, #1
 800aee0:	e7ee      	b.n	800aec0 <__libc_init_array+0xc>
 800aee2:	f855 3b04 	ldr.w	r3, [r5], #4
 800aee6:	4798      	blx	r3
 800aee8:	3601      	adds	r6, #1
 800aeea:	e7f2      	b.n	800aed2 <__libc_init_array+0x1e>
 800aeec:	0800d0c4 	.word	0x0800d0c4
 800aef0:	0800d0c4 	.word	0x0800d0c4
 800aef4:	0800d0c4 	.word	0x0800d0c4
 800aef8:	0800d0c8 	.word	0x0800d0c8

0800aefc <__retarget_lock_init_recursive>:
 800aefc:	4770      	bx	lr

0800aefe <__retarget_lock_acquire_recursive>:
 800aefe:	4770      	bx	lr

0800af00 <__retarget_lock_release_recursive>:
 800af00:	4770      	bx	lr

0800af02 <memcpy>:
 800af02:	440a      	add	r2, r1
 800af04:	4291      	cmp	r1, r2
 800af06:	f100 33ff 	add.w	r3, r0, #4294967295
 800af0a:	d100      	bne.n	800af0e <memcpy+0xc>
 800af0c:	4770      	bx	lr
 800af0e:	b510      	push	{r4, lr}
 800af10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af18:	4291      	cmp	r1, r2
 800af1a:	d1f9      	bne.n	800af10 <memcpy+0xe>
 800af1c:	bd10      	pop	{r4, pc}

0800af1e <quorem>:
 800af1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af22:	6903      	ldr	r3, [r0, #16]
 800af24:	690c      	ldr	r4, [r1, #16]
 800af26:	42a3      	cmp	r3, r4
 800af28:	4607      	mov	r7, r0
 800af2a:	db7e      	blt.n	800b02a <quorem+0x10c>
 800af2c:	3c01      	subs	r4, #1
 800af2e:	f101 0814 	add.w	r8, r1, #20
 800af32:	00a3      	lsls	r3, r4, #2
 800af34:	f100 0514 	add.w	r5, r0, #20
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af3e:	9301      	str	r3, [sp, #4]
 800af40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af48:	3301      	adds	r3, #1
 800af4a:	429a      	cmp	r2, r3
 800af4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af50:	fbb2 f6f3 	udiv	r6, r2, r3
 800af54:	d32e      	bcc.n	800afb4 <quorem+0x96>
 800af56:	f04f 0a00 	mov.w	sl, #0
 800af5a:	46c4      	mov	ip, r8
 800af5c:	46ae      	mov	lr, r5
 800af5e:	46d3      	mov	fp, sl
 800af60:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af64:	b298      	uxth	r0, r3
 800af66:	fb06 a000 	mla	r0, r6, r0, sl
 800af6a:	0c02      	lsrs	r2, r0, #16
 800af6c:	0c1b      	lsrs	r3, r3, #16
 800af6e:	fb06 2303 	mla	r3, r6, r3, r2
 800af72:	f8de 2000 	ldr.w	r2, [lr]
 800af76:	b280      	uxth	r0, r0
 800af78:	b292      	uxth	r2, r2
 800af7a:	1a12      	subs	r2, r2, r0
 800af7c:	445a      	add	r2, fp
 800af7e:	f8de 0000 	ldr.w	r0, [lr]
 800af82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af86:	b29b      	uxth	r3, r3
 800af88:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af90:	b292      	uxth	r2, r2
 800af92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af96:	45e1      	cmp	r9, ip
 800af98:	f84e 2b04 	str.w	r2, [lr], #4
 800af9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800afa0:	d2de      	bcs.n	800af60 <quorem+0x42>
 800afa2:	9b00      	ldr	r3, [sp, #0]
 800afa4:	58eb      	ldr	r3, [r5, r3]
 800afa6:	b92b      	cbnz	r3, 800afb4 <quorem+0x96>
 800afa8:	9b01      	ldr	r3, [sp, #4]
 800afaa:	3b04      	subs	r3, #4
 800afac:	429d      	cmp	r5, r3
 800afae:	461a      	mov	r2, r3
 800afb0:	d32f      	bcc.n	800b012 <quorem+0xf4>
 800afb2:	613c      	str	r4, [r7, #16]
 800afb4:	4638      	mov	r0, r7
 800afb6:	f001 f97d 	bl	800c2b4 <__mcmp>
 800afba:	2800      	cmp	r0, #0
 800afbc:	db25      	blt.n	800b00a <quorem+0xec>
 800afbe:	4629      	mov	r1, r5
 800afc0:	2000      	movs	r0, #0
 800afc2:	f858 2b04 	ldr.w	r2, [r8], #4
 800afc6:	f8d1 c000 	ldr.w	ip, [r1]
 800afca:	fa1f fe82 	uxth.w	lr, r2
 800afce:	fa1f f38c 	uxth.w	r3, ip
 800afd2:	eba3 030e 	sub.w	r3, r3, lr
 800afd6:	4403      	add	r3, r0
 800afd8:	0c12      	lsrs	r2, r2, #16
 800afda:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afde:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afe2:	b29b      	uxth	r3, r3
 800afe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afe8:	45c1      	cmp	r9, r8
 800afea:	f841 3b04 	str.w	r3, [r1], #4
 800afee:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aff2:	d2e6      	bcs.n	800afc2 <quorem+0xa4>
 800aff4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aff8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800affc:	b922      	cbnz	r2, 800b008 <quorem+0xea>
 800affe:	3b04      	subs	r3, #4
 800b000:	429d      	cmp	r5, r3
 800b002:	461a      	mov	r2, r3
 800b004:	d30b      	bcc.n	800b01e <quorem+0x100>
 800b006:	613c      	str	r4, [r7, #16]
 800b008:	3601      	adds	r6, #1
 800b00a:	4630      	mov	r0, r6
 800b00c:	b003      	add	sp, #12
 800b00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b012:	6812      	ldr	r2, [r2, #0]
 800b014:	3b04      	subs	r3, #4
 800b016:	2a00      	cmp	r2, #0
 800b018:	d1cb      	bne.n	800afb2 <quorem+0x94>
 800b01a:	3c01      	subs	r4, #1
 800b01c:	e7c6      	b.n	800afac <quorem+0x8e>
 800b01e:	6812      	ldr	r2, [r2, #0]
 800b020:	3b04      	subs	r3, #4
 800b022:	2a00      	cmp	r2, #0
 800b024:	d1ef      	bne.n	800b006 <quorem+0xe8>
 800b026:	3c01      	subs	r4, #1
 800b028:	e7ea      	b.n	800b000 <quorem+0xe2>
 800b02a:	2000      	movs	r0, #0
 800b02c:	e7ee      	b.n	800b00c <quorem+0xee>
	...

0800b030 <_dtoa_r>:
 800b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	69c7      	ldr	r7, [r0, #28]
 800b036:	b097      	sub	sp, #92	@ 0x5c
 800b038:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b03c:	ec55 4b10 	vmov	r4, r5, d0
 800b040:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b042:	9107      	str	r1, [sp, #28]
 800b044:	4681      	mov	r9, r0
 800b046:	920c      	str	r2, [sp, #48]	@ 0x30
 800b048:	9311      	str	r3, [sp, #68]	@ 0x44
 800b04a:	b97f      	cbnz	r7, 800b06c <_dtoa_r+0x3c>
 800b04c:	2010      	movs	r0, #16
 800b04e:	f000 fe09 	bl	800bc64 <malloc>
 800b052:	4602      	mov	r2, r0
 800b054:	f8c9 001c 	str.w	r0, [r9, #28]
 800b058:	b920      	cbnz	r0, 800b064 <_dtoa_r+0x34>
 800b05a:	4ba9      	ldr	r3, [pc, #676]	@ (800b300 <_dtoa_r+0x2d0>)
 800b05c:	21ef      	movs	r1, #239	@ 0xef
 800b05e:	48a9      	ldr	r0, [pc, #676]	@ (800b304 <_dtoa_r+0x2d4>)
 800b060:	f001 fcc2 	bl	800c9e8 <__assert_func>
 800b064:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b068:	6007      	str	r7, [r0, #0]
 800b06a:	60c7      	str	r7, [r0, #12]
 800b06c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b070:	6819      	ldr	r1, [r3, #0]
 800b072:	b159      	cbz	r1, 800b08c <_dtoa_r+0x5c>
 800b074:	685a      	ldr	r2, [r3, #4]
 800b076:	604a      	str	r2, [r1, #4]
 800b078:	2301      	movs	r3, #1
 800b07a:	4093      	lsls	r3, r2
 800b07c:	608b      	str	r3, [r1, #8]
 800b07e:	4648      	mov	r0, r9
 800b080:	f000 fee6 	bl	800be50 <_Bfree>
 800b084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b088:	2200      	movs	r2, #0
 800b08a:	601a      	str	r2, [r3, #0]
 800b08c:	1e2b      	subs	r3, r5, #0
 800b08e:	bfb9      	ittee	lt
 800b090:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b094:	9305      	strlt	r3, [sp, #20]
 800b096:	2300      	movge	r3, #0
 800b098:	6033      	strge	r3, [r6, #0]
 800b09a:	9f05      	ldr	r7, [sp, #20]
 800b09c:	4b9a      	ldr	r3, [pc, #616]	@ (800b308 <_dtoa_r+0x2d8>)
 800b09e:	bfbc      	itt	lt
 800b0a0:	2201      	movlt	r2, #1
 800b0a2:	6032      	strlt	r2, [r6, #0]
 800b0a4:	43bb      	bics	r3, r7
 800b0a6:	d112      	bne.n	800b0ce <_dtoa_r+0x9e>
 800b0a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b0ae:	6013      	str	r3, [r2, #0]
 800b0b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b0b4:	4323      	orrs	r3, r4
 800b0b6:	f000 855a 	beq.w	800bb6e <_dtoa_r+0xb3e>
 800b0ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b31c <_dtoa_r+0x2ec>
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f000 855c 	beq.w	800bb7e <_dtoa_r+0xb4e>
 800b0c6:	f10a 0303 	add.w	r3, sl, #3
 800b0ca:	f000 bd56 	b.w	800bb7a <_dtoa_r+0xb4a>
 800b0ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	ec51 0b17 	vmov	r0, r1, d7
 800b0d8:	2300      	movs	r3, #0
 800b0da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b0de:	f7f5 fcf3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0e2:	4680      	mov	r8, r0
 800b0e4:	b158      	cbz	r0, 800b0fe <_dtoa_r+0xce>
 800b0e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	6013      	str	r3, [r2, #0]
 800b0ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0ee:	b113      	cbz	r3, 800b0f6 <_dtoa_r+0xc6>
 800b0f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0f2:	4b86      	ldr	r3, [pc, #536]	@ (800b30c <_dtoa_r+0x2dc>)
 800b0f4:	6013      	str	r3, [r2, #0]
 800b0f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b320 <_dtoa_r+0x2f0>
 800b0fa:	f000 bd40 	b.w	800bb7e <_dtoa_r+0xb4e>
 800b0fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b102:	aa14      	add	r2, sp, #80	@ 0x50
 800b104:	a915      	add	r1, sp, #84	@ 0x54
 800b106:	4648      	mov	r0, r9
 800b108:	f001 f984 	bl	800c414 <__d2b>
 800b10c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b110:	9002      	str	r0, [sp, #8]
 800b112:	2e00      	cmp	r6, #0
 800b114:	d078      	beq.n	800b208 <_dtoa_r+0x1d8>
 800b116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b118:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b11c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b120:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b124:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b128:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b12c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b130:	4619      	mov	r1, r3
 800b132:	2200      	movs	r2, #0
 800b134:	4b76      	ldr	r3, [pc, #472]	@ (800b310 <_dtoa_r+0x2e0>)
 800b136:	f7f5 f8a7 	bl	8000288 <__aeabi_dsub>
 800b13a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b2e8 <_dtoa_r+0x2b8>)
 800b13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b140:	f7f5 fa5a 	bl	80005f8 <__aeabi_dmul>
 800b144:	a36a      	add	r3, pc, #424	@ (adr r3, 800b2f0 <_dtoa_r+0x2c0>)
 800b146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14a:	f7f5 f89f 	bl	800028c <__adddf3>
 800b14e:	4604      	mov	r4, r0
 800b150:	4630      	mov	r0, r6
 800b152:	460d      	mov	r5, r1
 800b154:	f7f5 f9e6 	bl	8000524 <__aeabi_i2d>
 800b158:	a367      	add	r3, pc, #412	@ (adr r3, 800b2f8 <_dtoa_r+0x2c8>)
 800b15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15e:	f7f5 fa4b 	bl	80005f8 <__aeabi_dmul>
 800b162:	4602      	mov	r2, r0
 800b164:	460b      	mov	r3, r1
 800b166:	4620      	mov	r0, r4
 800b168:	4629      	mov	r1, r5
 800b16a:	f7f5 f88f 	bl	800028c <__adddf3>
 800b16e:	4604      	mov	r4, r0
 800b170:	460d      	mov	r5, r1
 800b172:	f7f5 fcf1 	bl	8000b58 <__aeabi_d2iz>
 800b176:	2200      	movs	r2, #0
 800b178:	4607      	mov	r7, r0
 800b17a:	2300      	movs	r3, #0
 800b17c:	4620      	mov	r0, r4
 800b17e:	4629      	mov	r1, r5
 800b180:	f7f5 fcac 	bl	8000adc <__aeabi_dcmplt>
 800b184:	b140      	cbz	r0, 800b198 <_dtoa_r+0x168>
 800b186:	4638      	mov	r0, r7
 800b188:	f7f5 f9cc 	bl	8000524 <__aeabi_i2d>
 800b18c:	4622      	mov	r2, r4
 800b18e:	462b      	mov	r3, r5
 800b190:	f7f5 fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b194:	b900      	cbnz	r0, 800b198 <_dtoa_r+0x168>
 800b196:	3f01      	subs	r7, #1
 800b198:	2f16      	cmp	r7, #22
 800b19a:	d852      	bhi.n	800b242 <_dtoa_r+0x212>
 800b19c:	4b5d      	ldr	r3, [pc, #372]	@ (800b314 <_dtoa_r+0x2e4>)
 800b19e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b1aa:	f7f5 fc97 	bl	8000adc <__aeabi_dcmplt>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	d049      	beq.n	800b246 <_dtoa_r+0x216>
 800b1b2:	3f01      	subs	r7, #1
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b1b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b1ba:	1b9b      	subs	r3, r3, r6
 800b1bc:	1e5a      	subs	r2, r3, #1
 800b1be:	bf45      	ittet	mi
 800b1c0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b1c4:	9300      	strmi	r3, [sp, #0]
 800b1c6:	2300      	movpl	r3, #0
 800b1c8:	2300      	movmi	r3, #0
 800b1ca:	9206      	str	r2, [sp, #24]
 800b1cc:	bf54      	ite	pl
 800b1ce:	9300      	strpl	r3, [sp, #0]
 800b1d0:	9306      	strmi	r3, [sp, #24]
 800b1d2:	2f00      	cmp	r7, #0
 800b1d4:	db39      	blt.n	800b24a <_dtoa_r+0x21a>
 800b1d6:	9b06      	ldr	r3, [sp, #24]
 800b1d8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b1da:	443b      	add	r3, r7
 800b1dc:	9306      	str	r3, [sp, #24]
 800b1de:	2300      	movs	r3, #0
 800b1e0:	9308      	str	r3, [sp, #32]
 800b1e2:	9b07      	ldr	r3, [sp, #28]
 800b1e4:	2b09      	cmp	r3, #9
 800b1e6:	d863      	bhi.n	800b2b0 <_dtoa_r+0x280>
 800b1e8:	2b05      	cmp	r3, #5
 800b1ea:	bfc4      	itt	gt
 800b1ec:	3b04      	subgt	r3, #4
 800b1ee:	9307      	strgt	r3, [sp, #28]
 800b1f0:	9b07      	ldr	r3, [sp, #28]
 800b1f2:	f1a3 0302 	sub.w	r3, r3, #2
 800b1f6:	bfcc      	ite	gt
 800b1f8:	2400      	movgt	r4, #0
 800b1fa:	2401      	movle	r4, #1
 800b1fc:	2b03      	cmp	r3, #3
 800b1fe:	d863      	bhi.n	800b2c8 <_dtoa_r+0x298>
 800b200:	e8df f003 	tbb	[pc, r3]
 800b204:	2b375452 	.word	0x2b375452
 800b208:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b20c:	441e      	add	r6, r3
 800b20e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b212:	2b20      	cmp	r3, #32
 800b214:	bfc1      	itttt	gt
 800b216:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b21a:	409f      	lslgt	r7, r3
 800b21c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b220:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b224:	bfd6      	itet	le
 800b226:	f1c3 0320 	rsble	r3, r3, #32
 800b22a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b22e:	fa04 f003 	lslle.w	r0, r4, r3
 800b232:	f7f5 f967 	bl	8000504 <__aeabi_ui2d>
 800b236:	2201      	movs	r2, #1
 800b238:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b23c:	3e01      	subs	r6, #1
 800b23e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b240:	e776      	b.n	800b130 <_dtoa_r+0x100>
 800b242:	2301      	movs	r3, #1
 800b244:	e7b7      	b.n	800b1b6 <_dtoa_r+0x186>
 800b246:	9010      	str	r0, [sp, #64]	@ 0x40
 800b248:	e7b6      	b.n	800b1b8 <_dtoa_r+0x188>
 800b24a:	9b00      	ldr	r3, [sp, #0]
 800b24c:	1bdb      	subs	r3, r3, r7
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	427b      	negs	r3, r7
 800b252:	9308      	str	r3, [sp, #32]
 800b254:	2300      	movs	r3, #0
 800b256:	930d      	str	r3, [sp, #52]	@ 0x34
 800b258:	e7c3      	b.n	800b1e2 <_dtoa_r+0x1b2>
 800b25a:	2301      	movs	r3, #1
 800b25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b25e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b260:	eb07 0b03 	add.w	fp, r7, r3
 800b264:	f10b 0301 	add.w	r3, fp, #1
 800b268:	2b01      	cmp	r3, #1
 800b26a:	9303      	str	r3, [sp, #12]
 800b26c:	bfb8      	it	lt
 800b26e:	2301      	movlt	r3, #1
 800b270:	e006      	b.n	800b280 <_dtoa_r+0x250>
 800b272:	2301      	movs	r3, #1
 800b274:	9309      	str	r3, [sp, #36]	@ 0x24
 800b276:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b278:	2b00      	cmp	r3, #0
 800b27a:	dd28      	ble.n	800b2ce <_dtoa_r+0x29e>
 800b27c:	469b      	mov	fp, r3
 800b27e:	9303      	str	r3, [sp, #12]
 800b280:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b284:	2100      	movs	r1, #0
 800b286:	2204      	movs	r2, #4
 800b288:	f102 0514 	add.w	r5, r2, #20
 800b28c:	429d      	cmp	r5, r3
 800b28e:	d926      	bls.n	800b2de <_dtoa_r+0x2ae>
 800b290:	6041      	str	r1, [r0, #4]
 800b292:	4648      	mov	r0, r9
 800b294:	f000 fd9c 	bl	800bdd0 <_Balloc>
 800b298:	4682      	mov	sl, r0
 800b29a:	2800      	cmp	r0, #0
 800b29c:	d142      	bne.n	800b324 <_dtoa_r+0x2f4>
 800b29e:	4b1e      	ldr	r3, [pc, #120]	@ (800b318 <_dtoa_r+0x2e8>)
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b2a6:	e6da      	b.n	800b05e <_dtoa_r+0x2e>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	e7e3      	b.n	800b274 <_dtoa_r+0x244>
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	e7d5      	b.n	800b25c <_dtoa_r+0x22c>
 800b2b0:	2401      	movs	r4, #1
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	9307      	str	r3, [sp, #28]
 800b2b6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b2b8:	f04f 3bff 	mov.w	fp, #4294967295
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2c2:	2312      	movs	r3, #18
 800b2c4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b2c6:	e7db      	b.n	800b280 <_dtoa_r+0x250>
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2cc:	e7f4      	b.n	800b2b8 <_dtoa_r+0x288>
 800b2ce:	f04f 0b01 	mov.w	fp, #1
 800b2d2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2d6:	465b      	mov	r3, fp
 800b2d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b2dc:	e7d0      	b.n	800b280 <_dtoa_r+0x250>
 800b2de:	3101      	adds	r1, #1
 800b2e0:	0052      	lsls	r2, r2, #1
 800b2e2:	e7d1      	b.n	800b288 <_dtoa_r+0x258>
 800b2e4:	f3af 8000 	nop.w
 800b2e8:	636f4361 	.word	0x636f4361
 800b2ec:	3fd287a7 	.word	0x3fd287a7
 800b2f0:	8b60c8b3 	.word	0x8b60c8b3
 800b2f4:	3fc68a28 	.word	0x3fc68a28
 800b2f8:	509f79fb 	.word	0x509f79fb
 800b2fc:	3fd34413 	.word	0x3fd34413
 800b300:	0800cd89 	.word	0x0800cd89
 800b304:	0800cda0 	.word	0x0800cda0
 800b308:	7ff00000 	.word	0x7ff00000
 800b30c:	0800cd59 	.word	0x0800cd59
 800b310:	3ff80000 	.word	0x3ff80000
 800b314:	0800cef0 	.word	0x0800cef0
 800b318:	0800cdf8 	.word	0x0800cdf8
 800b31c:	0800cd85 	.word	0x0800cd85
 800b320:	0800cd58 	.word	0x0800cd58
 800b324:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b328:	6018      	str	r0, [r3, #0]
 800b32a:	9b03      	ldr	r3, [sp, #12]
 800b32c:	2b0e      	cmp	r3, #14
 800b32e:	f200 80a1 	bhi.w	800b474 <_dtoa_r+0x444>
 800b332:	2c00      	cmp	r4, #0
 800b334:	f000 809e 	beq.w	800b474 <_dtoa_r+0x444>
 800b338:	2f00      	cmp	r7, #0
 800b33a:	dd33      	ble.n	800b3a4 <_dtoa_r+0x374>
 800b33c:	4b9c      	ldr	r3, [pc, #624]	@ (800b5b0 <_dtoa_r+0x580>)
 800b33e:	f007 020f 	and.w	r2, r7, #15
 800b342:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b346:	ed93 7b00 	vldr	d7, [r3]
 800b34a:	05f8      	lsls	r0, r7, #23
 800b34c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b350:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b354:	d516      	bpl.n	800b384 <_dtoa_r+0x354>
 800b356:	4b97      	ldr	r3, [pc, #604]	@ (800b5b4 <_dtoa_r+0x584>)
 800b358:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b35c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b360:	f7f5 fa74 	bl	800084c <__aeabi_ddiv>
 800b364:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b368:	f004 040f 	and.w	r4, r4, #15
 800b36c:	2603      	movs	r6, #3
 800b36e:	4d91      	ldr	r5, [pc, #580]	@ (800b5b4 <_dtoa_r+0x584>)
 800b370:	b954      	cbnz	r4, 800b388 <_dtoa_r+0x358>
 800b372:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b376:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b37a:	f7f5 fa67 	bl	800084c <__aeabi_ddiv>
 800b37e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b382:	e028      	b.n	800b3d6 <_dtoa_r+0x3a6>
 800b384:	2602      	movs	r6, #2
 800b386:	e7f2      	b.n	800b36e <_dtoa_r+0x33e>
 800b388:	07e1      	lsls	r1, r4, #31
 800b38a:	d508      	bpl.n	800b39e <_dtoa_r+0x36e>
 800b38c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b390:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b394:	f7f5 f930 	bl	80005f8 <__aeabi_dmul>
 800b398:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b39c:	3601      	adds	r6, #1
 800b39e:	1064      	asrs	r4, r4, #1
 800b3a0:	3508      	adds	r5, #8
 800b3a2:	e7e5      	b.n	800b370 <_dtoa_r+0x340>
 800b3a4:	f000 80af 	beq.w	800b506 <_dtoa_r+0x4d6>
 800b3a8:	427c      	negs	r4, r7
 800b3aa:	4b81      	ldr	r3, [pc, #516]	@ (800b5b0 <_dtoa_r+0x580>)
 800b3ac:	4d81      	ldr	r5, [pc, #516]	@ (800b5b4 <_dtoa_r+0x584>)
 800b3ae:	f004 020f 	and.w	r2, r4, #15
 800b3b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b3be:	f7f5 f91b 	bl	80005f8 <__aeabi_dmul>
 800b3c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3c6:	1124      	asrs	r4, r4, #4
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	2602      	movs	r6, #2
 800b3cc:	2c00      	cmp	r4, #0
 800b3ce:	f040 808f 	bne.w	800b4f0 <_dtoa_r+0x4c0>
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d1d3      	bne.n	800b37e <_dtoa_r+0x34e>
 800b3d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	f000 8094 	beq.w	800b50a <_dtoa_r+0x4da>
 800b3e2:	4b75      	ldr	r3, [pc, #468]	@ (800b5b8 <_dtoa_r+0x588>)
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	4629      	mov	r1, r5
 800b3ea:	f7f5 fb77 	bl	8000adc <__aeabi_dcmplt>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	f000 808b 	beq.w	800b50a <_dtoa_r+0x4da>
 800b3f4:	9b03      	ldr	r3, [sp, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	f000 8087 	beq.w	800b50a <_dtoa_r+0x4da>
 800b3fc:	f1bb 0f00 	cmp.w	fp, #0
 800b400:	dd34      	ble.n	800b46c <_dtoa_r+0x43c>
 800b402:	4620      	mov	r0, r4
 800b404:	4b6d      	ldr	r3, [pc, #436]	@ (800b5bc <_dtoa_r+0x58c>)
 800b406:	2200      	movs	r2, #0
 800b408:	4629      	mov	r1, r5
 800b40a:	f7f5 f8f5 	bl	80005f8 <__aeabi_dmul>
 800b40e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b412:	f107 38ff 	add.w	r8, r7, #4294967295
 800b416:	3601      	adds	r6, #1
 800b418:	465c      	mov	r4, fp
 800b41a:	4630      	mov	r0, r6
 800b41c:	f7f5 f882 	bl	8000524 <__aeabi_i2d>
 800b420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b424:	f7f5 f8e8 	bl	80005f8 <__aeabi_dmul>
 800b428:	4b65      	ldr	r3, [pc, #404]	@ (800b5c0 <_dtoa_r+0x590>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	f7f4 ff2e 	bl	800028c <__adddf3>
 800b430:	4605      	mov	r5, r0
 800b432:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b436:	2c00      	cmp	r4, #0
 800b438:	d16a      	bne.n	800b510 <_dtoa_r+0x4e0>
 800b43a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b43e:	4b61      	ldr	r3, [pc, #388]	@ (800b5c4 <_dtoa_r+0x594>)
 800b440:	2200      	movs	r2, #0
 800b442:	f7f4 ff21 	bl	8000288 <__aeabi_dsub>
 800b446:	4602      	mov	r2, r0
 800b448:	460b      	mov	r3, r1
 800b44a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b44e:	462a      	mov	r2, r5
 800b450:	4633      	mov	r3, r6
 800b452:	f7f5 fb61 	bl	8000b18 <__aeabi_dcmpgt>
 800b456:	2800      	cmp	r0, #0
 800b458:	f040 8298 	bne.w	800b98c <_dtoa_r+0x95c>
 800b45c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b460:	462a      	mov	r2, r5
 800b462:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b466:	f7f5 fb39 	bl	8000adc <__aeabi_dcmplt>
 800b46a:	bb38      	cbnz	r0, 800b4bc <_dtoa_r+0x48c>
 800b46c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b470:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b474:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b476:	2b00      	cmp	r3, #0
 800b478:	f2c0 8157 	blt.w	800b72a <_dtoa_r+0x6fa>
 800b47c:	2f0e      	cmp	r7, #14
 800b47e:	f300 8154 	bgt.w	800b72a <_dtoa_r+0x6fa>
 800b482:	4b4b      	ldr	r3, [pc, #300]	@ (800b5b0 <_dtoa_r+0x580>)
 800b484:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b488:	ed93 7b00 	vldr	d7, [r3]
 800b48c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b48e:	2b00      	cmp	r3, #0
 800b490:	ed8d 7b00 	vstr	d7, [sp]
 800b494:	f280 80e5 	bge.w	800b662 <_dtoa_r+0x632>
 800b498:	9b03      	ldr	r3, [sp, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f300 80e1 	bgt.w	800b662 <_dtoa_r+0x632>
 800b4a0:	d10c      	bne.n	800b4bc <_dtoa_r+0x48c>
 800b4a2:	4b48      	ldr	r3, [pc, #288]	@ (800b5c4 <_dtoa_r+0x594>)
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	ec51 0b17 	vmov	r0, r1, d7
 800b4aa:	f7f5 f8a5 	bl	80005f8 <__aeabi_dmul>
 800b4ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4b2:	f7f5 fb27 	bl	8000b04 <__aeabi_dcmpge>
 800b4b6:	2800      	cmp	r0, #0
 800b4b8:	f000 8266 	beq.w	800b988 <_dtoa_r+0x958>
 800b4bc:	2400      	movs	r4, #0
 800b4be:	4625      	mov	r5, r4
 800b4c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4c2:	4656      	mov	r6, sl
 800b4c4:	ea6f 0803 	mvn.w	r8, r3
 800b4c8:	2700      	movs	r7, #0
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	4648      	mov	r0, r9
 800b4ce:	f000 fcbf 	bl	800be50 <_Bfree>
 800b4d2:	2d00      	cmp	r5, #0
 800b4d4:	f000 80bd 	beq.w	800b652 <_dtoa_r+0x622>
 800b4d8:	b12f      	cbz	r7, 800b4e6 <_dtoa_r+0x4b6>
 800b4da:	42af      	cmp	r7, r5
 800b4dc:	d003      	beq.n	800b4e6 <_dtoa_r+0x4b6>
 800b4de:	4639      	mov	r1, r7
 800b4e0:	4648      	mov	r0, r9
 800b4e2:	f000 fcb5 	bl	800be50 <_Bfree>
 800b4e6:	4629      	mov	r1, r5
 800b4e8:	4648      	mov	r0, r9
 800b4ea:	f000 fcb1 	bl	800be50 <_Bfree>
 800b4ee:	e0b0      	b.n	800b652 <_dtoa_r+0x622>
 800b4f0:	07e2      	lsls	r2, r4, #31
 800b4f2:	d505      	bpl.n	800b500 <_dtoa_r+0x4d0>
 800b4f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4f8:	f7f5 f87e 	bl	80005f8 <__aeabi_dmul>
 800b4fc:	3601      	adds	r6, #1
 800b4fe:	2301      	movs	r3, #1
 800b500:	1064      	asrs	r4, r4, #1
 800b502:	3508      	adds	r5, #8
 800b504:	e762      	b.n	800b3cc <_dtoa_r+0x39c>
 800b506:	2602      	movs	r6, #2
 800b508:	e765      	b.n	800b3d6 <_dtoa_r+0x3a6>
 800b50a:	9c03      	ldr	r4, [sp, #12]
 800b50c:	46b8      	mov	r8, r7
 800b50e:	e784      	b.n	800b41a <_dtoa_r+0x3ea>
 800b510:	4b27      	ldr	r3, [pc, #156]	@ (800b5b0 <_dtoa_r+0x580>)
 800b512:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b514:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b518:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b51c:	4454      	add	r4, sl
 800b51e:	2900      	cmp	r1, #0
 800b520:	d054      	beq.n	800b5cc <_dtoa_r+0x59c>
 800b522:	4929      	ldr	r1, [pc, #164]	@ (800b5c8 <_dtoa_r+0x598>)
 800b524:	2000      	movs	r0, #0
 800b526:	f7f5 f991 	bl	800084c <__aeabi_ddiv>
 800b52a:	4633      	mov	r3, r6
 800b52c:	462a      	mov	r2, r5
 800b52e:	f7f4 feab 	bl	8000288 <__aeabi_dsub>
 800b532:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b536:	4656      	mov	r6, sl
 800b538:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b53c:	f7f5 fb0c 	bl	8000b58 <__aeabi_d2iz>
 800b540:	4605      	mov	r5, r0
 800b542:	f7f4 ffef 	bl	8000524 <__aeabi_i2d>
 800b546:	4602      	mov	r2, r0
 800b548:	460b      	mov	r3, r1
 800b54a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b54e:	f7f4 fe9b 	bl	8000288 <__aeabi_dsub>
 800b552:	3530      	adds	r5, #48	@ 0x30
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b55c:	f806 5b01 	strb.w	r5, [r6], #1
 800b560:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b564:	f7f5 faba 	bl	8000adc <__aeabi_dcmplt>
 800b568:	2800      	cmp	r0, #0
 800b56a:	d172      	bne.n	800b652 <_dtoa_r+0x622>
 800b56c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b570:	4911      	ldr	r1, [pc, #68]	@ (800b5b8 <_dtoa_r+0x588>)
 800b572:	2000      	movs	r0, #0
 800b574:	f7f4 fe88 	bl	8000288 <__aeabi_dsub>
 800b578:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b57c:	f7f5 faae 	bl	8000adc <__aeabi_dcmplt>
 800b580:	2800      	cmp	r0, #0
 800b582:	f040 80b4 	bne.w	800b6ee <_dtoa_r+0x6be>
 800b586:	42a6      	cmp	r6, r4
 800b588:	f43f af70 	beq.w	800b46c <_dtoa_r+0x43c>
 800b58c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b590:	4b0a      	ldr	r3, [pc, #40]	@ (800b5bc <_dtoa_r+0x58c>)
 800b592:	2200      	movs	r2, #0
 800b594:	f7f5 f830 	bl	80005f8 <__aeabi_dmul>
 800b598:	4b08      	ldr	r3, [pc, #32]	@ (800b5bc <_dtoa_r+0x58c>)
 800b59a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b59e:	2200      	movs	r2, #0
 800b5a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5a4:	f7f5 f828 	bl	80005f8 <__aeabi_dmul>
 800b5a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5ac:	e7c4      	b.n	800b538 <_dtoa_r+0x508>
 800b5ae:	bf00      	nop
 800b5b0:	0800cef0 	.word	0x0800cef0
 800b5b4:	0800cec8 	.word	0x0800cec8
 800b5b8:	3ff00000 	.word	0x3ff00000
 800b5bc:	40240000 	.word	0x40240000
 800b5c0:	401c0000 	.word	0x401c0000
 800b5c4:	40140000 	.word	0x40140000
 800b5c8:	3fe00000 	.word	0x3fe00000
 800b5cc:	4631      	mov	r1, r6
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	f7f5 f812 	bl	80005f8 <__aeabi_dmul>
 800b5d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b5da:	4656      	mov	r6, sl
 800b5dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5e0:	f7f5 faba 	bl	8000b58 <__aeabi_d2iz>
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	f7f4 ff9d 	bl	8000524 <__aeabi_i2d>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f2:	f7f4 fe49 	bl	8000288 <__aeabi_dsub>
 800b5f6:	3530      	adds	r5, #48	@ 0x30
 800b5f8:	f806 5b01 	strb.w	r5, [r6], #1
 800b5fc:	4602      	mov	r2, r0
 800b5fe:	460b      	mov	r3, r1
 800b600:	42a6      	cmp	r6, r4
 800b602:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b606:	f04f 0200 	mov.w	r2, #0
 800b60a:	d124      	bne.n	800b656 <_dtoa_r+0x626>
 800b60c:	4baf      	ldr	r3, [pc, #700]	@ (800b8cc <_dtoa_r+0x89c>)
 800b60e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b612:	f7f4 fe3b 	bl	800028c <__adddf3>
 800b616:	4602      	mov	r2, r0
 800b618:	460b      	mov	r3, r1
 800b61a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b61e:	f7f5 fa7b 	bl	8000b18 <__aeabi_dcmpgt>
 800b622:	2800      	cmp	r0, #0
 800b624:	d163      	bne.n	800b6ee <_dtoa_r+0x6be>
 800b626:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b62a:	49a8      	ldr	r1, [pc, #672]	@ (800b8cc <_dtoa_r+0x89c>)
 800b62c:	2000      	movs	r0, #0
 800b62e:	f7f4 fe2b 	bl	8000288 <__aeabi_dsub>
 800b632:	4602      	mov	r2, r0
 800b634:	460b      	mov	r3, r1
 800b636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b63a:	f7f5 fa4f 	bl	8000adc <__aeabi_dcmplt>
 800b63e:	2800      	cmp	r0, #0
 800b640:	f43f af14 	beq.w	800b46c <_dtoa_r+0x43c>
 800b644:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b646:	1e73      	subs	r3, r6, #1
 800b648:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b64a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b64e:	2b30      	cmp	r3, #48	@ 0x30
 800b650:	d0f8      	beq.n	800b644 <_dtoa_r+0x614>
 800b652:	4647      	mov	r7, r8
 800b654:	e03b      	b.n	800b6ce <_dtoa_r+0x69e>
 800b656:	4b9e      	ldr	r3, [pc, #632]	@ (800b8d0 <_dtoa_r+0x8a0>)
 800b658:	f7f4 ffce 	bl	80005f8 <__aeabi_dmul>
 800b65c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b660:	e7bc      	b.n	800b5dc <_dtoa_r+0x5ac>
 800b662:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b666:	4656      	mov	r6, sl
 800b668:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b66c:	4620      	mov	r0, r4
 800b66e:	4629      	mov	r1, r5
 800b670:	f7f5 f8ec 	bl	800084c <__aeabi_ddiv>
 800b674:	f7f5 fa70 	bl	8000b58 <__aeabi_d2iz>
 800b678:	4680      	mov	r8, r0
 800b67a:	f7f4 ff53 	bl	8000524 <__aeabi_i2d>
 800b67e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b682:	f7f4 ffb9 	bl	80005f8 <__aeabi_dmul>
 800b686:	4602      	mov	r2, r0
 800b688:	460b      	mov	r3, r1
 800b68a:	4620      	mov	r0, r4
 800b68c:	4629      	mov	r1, r5
 800b68e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b692:	f7f4 fdf9 	bl	8000288 <__aeabi_dsub>
 800b696:	f806 4b01 	strb.w	r4, [r6], #1
 800b69a:	9d03      	ldr	r5, [sp, #12]
 800b69c:	eba6 040a 	sub.w	r4, r6, sl
 800b6a0:	42a5      	cmp	r5, r4
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	d133      	bne.n	800b710 <_dtoa_r+0x6e0>
 800b6a8:	f7f4 fdf0 	bl	800028c <__adddf3>
 800b6ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	460d      	mov	r5, r1
 800b6b4:	f7f5 fa30 	bl	8000b18 <__aeabi_dcmpgt>
 800b6b8:	b9c0      	cbnz	r0, 800b6ec <_dtoa_r+0x6bc>
 800b6ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6be:	4620      	mov	r0, r4
 800b6c0:	4629      	mov	r1, r5
 800b6c2:	f7f5 fa01 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6c6:	b110      	cbz	r0, 800b6ce <_dtoa_r+0x69e>
 800b6c8:	f018 0f01 	tst.w	r8, #1
 800b6cc:	d10e      	bne.n	800b6ec <_dtoa_r+0x6bc>
 800b6ce:	9902      	ldr	r1, [sp, #8]
 800b6d0:	4648      	mov	r0, r9
 800b6d2:	f000 fbbd 	bl	800be50 <_Bfree>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	7033      	strb	r3, [r6, #0]
 800b6da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6dc:	3701      	adds	r7, #1
 800b6de:	601f      	str	r7, [r3, #0]
 800b6e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f000 824b 	beq.w	800bb7e <_dtoa_r+0xb4e>
 800b6e8:	601e      	str	r6, [r3, #0]
 800b6ea:	e248      	b.n	800bb7e <_dtoa_r+0xb4e>
 800b6ec:	46b8      	mov	r8, r7
 800b6ee:	4633      	mov	r3, r6
 800b6f0:	461e      	mov	r6, r3
 800b6f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6f6:	2a39      	cmp	r2, #57	@ 0x39
 800b6f8:	d106      	bne.n	800b708 <_dtoa_r+0x6d8>
 800b6fa:	459a      	cmp	sl, r3
 800b6fc:	d1f8      	bne.n	800b6f0 <_dtoa_r+0x6c0>
 800b6fe:	2230      	movs	r2, #48	@ 0x30
 800b700:	f108 0801 	add.w	r8, r8, #1
 800b704:	f88a 2000 	strb.w	r2, [sl]
 800b708:	781a      	ldrb	r2, [r3, #0]
 800b70a:	3201      	adds	r2, #1
 800b70c:	701a      	strb	r2, [r3, #0]
 800b70e:	e7a0      	b.n	800b652 <_dtoa_r+0x622>
 800b710:	4b6f      	ldr	r3, [pc, #444]	@ (800b8d0 <_dtoa_r+0x8a0>)
 800b712:	2200      	movs	r2, #0
 800b714:	f7f4 ff70 	bl	80005f8 <__aeabi_dmul>
 800b718:	2200      	movs	r2, #0
 800b71a:	2300      	movs	r3, #0
 800b71c:	4604      	mov	r4, r0
 800b71e:	460d      	mov	r5, r1
 800b720:	f7f5 f9d2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b724:	2800      	cmp	r0, #0
 800b726:	d09f      	beq.n	800b668 <_dtoa_r+0x638>
 800b728:	e7d1      	b.n	800b6ce <_dtoa_r+0x69e>
 800b72a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b72c:	2a00      	cmp	r2, #0
 800b72e:	f000 80ea 	beq.w	800b906 <_dtoa_r+0x8d6>
 800b732:	9a07      	ldr	r2, [sp, #28]
 800b734:	2a01      	cmp	r2, #1
 800b736:	f300 80cd 	bgt.w	800b8d4 <_dtoa_r+0x8a4>
 800b73a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b73c:	2a00      	cmp	r2, #0
 800b73e:	f000 80c1 	beq.w	800b8c4 <_dtoa_r+0x894>
 800b742:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b746:	9c08      	ldr	r4, [sp, #32]
 800b748:	9e00      	ldr	r6, [sp, #0]
 800b74a:	9a00      	ldr	r2, [sp, #0]
 800b74c:	441a      	add	r2, r3
 800b74e:	9200      	str	r2, [sp, #0]
 800b750:	9a06      	ldr	r2, [sp, #24]
 800b752:	2101      	movs	r1, #1
 800b754:	441a      	add	r2, r3
 800b756:	4648      	mov	r0, r9
 800b758:	9206      	str	r2, [sp, #24]
 800b75a:	f000 fc2d 	bl	800bfb8 <__i2b>
 800b75e:	4605      	mov	r5, r0
 800b760:	b166      	cbz	r6, 800b77c <_dtoa_r+0x74c>
 800b762:	9b06      	ldr	r3, [sp, #24]
 800b764:	2b00      	cmp	r3, #0
 800b766:	dd09      	ble.n	800b77c <_dtoa_r+0x74c>
 800b768:	42b3      	cmp	r3, r6
 800b76a:	9a00      	ldr	r2, [sp, #0]
 800b76c:	bfa8      	it	ge
 800b76e:	4633      	movge	r3, r6
 800b770:	1ad2      	subs	r2, r2, r3
 800b772:	9200      	str	r2, [sp, #0]
 800b774:	9a06      	ldr	r2, [sp, #24]
 800b776:	1af6      	subs	r6, r6, r3
 800b778:	1ad3      	subs	r3, r2, r3
 800b77a:	9306      	str	r3, [sp, #24]
 800b77c:	9b08      	ldr	r3, [sp, #32]
 800b77e:	b30b      	cbz	r3, 800b7c4 <_dtoa_r+0x794>
 800b780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b782:	2b00      	cmp	r3, #0
 800b784:	f000 80c6 	beq.w	800b914 <_dtoa_r+0x8e4>
 800b788:	2c00      	cmp	r4, #0
 800b78a:	f000 80c0 	beq.w	800b90e <_dtoa_r+0x8de>
 800b78e:	4629      	mov	r1, r5
 800b790:	4622      	mov	r2, r4
 800b792:	4648      	mov	r0, r9
 800b794:	f000 fcc8 	bl	800c128 <__pow5mult>
 800b798:	9a02      	ldr	r2, [sp, #8]
 800b79a:	4601      	mov	r1, r0
 800b79c:	4605      	mov	r5, r0
 800b79e:	4648      	mov	r0, r9
 800b7a0:	f000 fc20 	bl	800bfe4 <__multiply>
 800b7a4:	9902      	ldr	r1, [sp, #8]
 800b7a6:	4680      	mov	r8, r0
 800b7a8:	4648      	mov	r0, r9
 800b7aa:	f000 fb51 	bl	800be50 <_Bfree>
 800b7ae:	9b08      	ldr	r3, [sp, #32]
 800b7b0:	1b1b      	subs	r3, r3, r4
 800b7b2:	9308      	str	r3, [sp, #32]
 800b7b4:	f000 80b1 	beq.w	800b91a <_dtoa_r+0x8ea>
 800b7b8:	9a08      	ldr	r2, [sp, #32]
 800b7ba:	4641      	mov	r1, r8
 800b7bc:	4648      	mov	r0, r9
 800b7be:	f000 fcb3 	bl	800c128 <__pow5mult>
 800b7c2:	9002      	str	r0, [sp, #8]
 800b7c4:	2101      	movs	r1, #1
 800b7c6:	4648      	mov	r0, r9
 800b7c8:	f000 fbf6 	bl	800bfb8 <__i2b>
 800b7cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f000 81d8 	beq.w	800bb86 <_dtoa_r+0xb56>
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	4601      	mov	r1, r0
 800b7da:	4648      	mov	r0, r9
 800b7dc:	f000 fca4 	bl	800c128 <__pow5mult>
 800b7e0:	9b07      	ldr	r3, [sp, #28]
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	f300 809f 	bgt.w	800b928 <_dtoa_r+0x8f8>
 800b7ea:	9b04      	ldr	r3, [sp, #16]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	f040 8097 	bne.w	800b920 <_dtoa_r+0x8f0>
 800b7f2:	9b05      	ldr	r3, [sp, #20]
 800b7f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	f040 8093 	bne.w	800b924 <_dtoa_r+0x8f4>
 800b7fe:	9b05      	ldr	r3, [sp, #20]
 800b800:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b804:	0d1b      	lsrs	r3, r3, #20
 800b806:	051b      	lsls	r3, r3, #20
 800b808:	b133      	cbz	r3, 800b818 <_dtoa_r+0x7e8>
 800b80a:	9b00      	ldr	r3, [sp, #0]
 800b80c:	3301      	adds	r3, #1
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	9b06      	ldr	r3, [sp, #24]
 800b812:	3301      	adds	r3, #1
 800b814:	9306      	str	r3, [sp, #24]
 800b816:	2301      	movs	r3, #1
 800b818:	9308      	str	r3, [sp, #32]
 800b81a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f000 81b8 	beq.w	800bb92 <_dtoa_r+0xb62>
 800b822:	6923      	ldr	r3, [r4, #16]
 800b824:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b828:	6918      	ldr	r0, [r3, #16]
 800b82a:	f000 fb79 	bl	800bf20 <__hi0bits>
 800b82e:	f1c0 0020 	rsb	r0, r0, #32
 800b832:	9b06      	ldr	r3, [sp, #24]
 800b834:	4418      	add	r0, r3
 800b836:	f010 001f 	ands.w	r0, r0, #31
 800b83a:	f000 8082 	beq.w	800b942 <_dtoa_r+0x912>
 800b83e:	f1c0 0320 	rsb	r3, r0, #32
 800b842:	2b04      	cmp	r3, #4
 800b844:	dd73      	ble.n	800b92e <_dtoa_r+0x8fe>
 800b846:	9b00      	ldr	r3, [sp, #0]
 800b848:	f1c0 001c 	rsb	r0, r0, #28
 800b84c:	4403      	add	r3, r0
 800b84e:	9300      	str	r3, [sp, #0]
 800b850:	9b06      	ldr	r3, [sp, #24]
 800b852:	4403      	add	r3, r0
 800b854:	4406      	add	r6, r0
 800b856:	9306      	str	r3, [sp, #24]
 800b858:	9b00      	ldr	r3, [sp, #0]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	dd05      	ble.n	800b86a <_dtoa_r+0x83a>
 800b85e:	9902      	ldr	r1, [sp, #8]
 800b860:	461a      	mov	r2, r3
 800b862:	4648      	mov	r0, r9
 800b864:	f000 fcba 	bl	800c1dc <__lshift>
 800b868:	9002      	str	r0, [sp, #8]
 800b86a:	9b06      	ldr	r3, [sp, #24]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	dd05      	ble.n	800b87c <_dtoa_r+0x84c>
 800b870:	4621      	mov	r1, r4
 800b872:	461a      	mov	r2, r3
 800b874:	4648      	mov	r0, r9
 800b876:	f000 fcb1 	bl	800c1dc <__lshift>
 800b87a:	4604      	mov	r4, r0
 800b87c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d061      	beq.n	800b946 <_dtoa_r+0x916>
 800b882:	9802      	ldr	r0, [sp, #8]
 800b884:	4621      	mov	r1, r4
 800b886:	f000 fd15 	bl	800c2b4 <__mcmp>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	da5b      	bge.n	800b946 <_dtoa_r+0x916>
 800b88e:	2300      	movs	r3, #0
 800b890:	9902      	ldr	r1, [sp, #8]
 800b892:	220a      	movs	r2, #10
 800b894:	4648      	mov	r0, r9
 800b896:	f000 fafd 	bl	800be94 <__multadd>
 800b89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b89c:	9002      	str	r0, [sp, #8]
 800b89e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 8177 	beq.w	800bb96 <_dtoa_r+0xb66>
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	220a      	movs	r2, #10
 800b8ae:	4648      	mov	r0, r9
 800b8b0:	f000 faf0 	bl	800be94 <__multadd>
 800b8b4:	f1bb 0f00 	cmp.w	fp, #0
 800b8b8:	4605      	mov	r5, r0
 800b8ba:	dc6f      	bgt.n	800b99c <_dtoa_r+0x96c>
 800b8bc:	9b07      	ldr	r3, [sp, #28]
 800b8be:	2b02      	cmp	r3, #2
 800b8c0:	dc49      	bgt.n	800b956 <_dtoa_r+0x926>
 800b8c2:	e06b      	b.n	800b99c <_dtoa_r+0x96c>
 800b8c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b8c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8ca:	e73c      	b.n	800b746 <_dtoa_r+0x716>
 800b8cc:	3fe00000 	.word	0x3fe00000
 800b8d0:	40240000 	.word	0x40240000
 800b8d4:	9b03      	ldr	r3, [sp, #12]
 800b8d6:	1e5c      	subs	r4, r3, #1
 800b8d8:	9b08      	ldr	r3, [sp, #32]
 800b8da:	42a3      	cmp	r3, r4
 800b8dc:	db09      	blt.n	800b8f2 <_dtoa_r+0x8c2>
 800b8de:	1b1c      	subs	r4, r3, r4
 800b8e0:	9b03      	ldr	r3, [sp, #12]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f6bf af30 	bge.w	800b748 <_dtoa_r+0x718>
 800b8e8:	9b00      	ldr	r3, [sp, #0]
 800b8ea:	9a03      	ldr	r2, [sp, #12]
 800b8ec:	1a9e      	subs	r6, r3, r2
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	e72b      	b.n	800b74a <_dtoa_r+0x71a>
 800b8f2:	9b08      	ldr	r3, [sp, #32]
 800b8f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8f6:	9408      	str	r4, [sp, #32]
 800b8f8:	1ae3      	subs	r3, r4, r3
 800b8fa:	441a      	add	r2, r3
 800b8fc:	9e00      	ldr	r6, [sp, #0]
 800b8fe:	9b03      	ldr	r3, [sp, #12]
 800b900:	920d      	str	r2, [sp, #52]	@ 0x34
 800b902:	2400      	movs	r4, #0
 800b904:	e721      	b.n	800b74a <_dtoa_r+0x71a>
 800b906:	9c08      	ldr	r4, [sp, #32]
 800b908:	9e00      	ldr	r6, [sp, #0]
 800b90a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b90c:	e728      	b.n	800b760 <_dtoa_r+0x730>
 800b90e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b912:	e751      	b.n	800b7b8 <_dtoa_r+0x788>
 800b914:	9a08      	ldr	r2, [sp, #32]
 800b916:	9902      	ldr	r1, [sp, #8]
 800b918:	e750      	b.n	800b7bc <_dtoa_r+0x78c>
 800b91a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b91e:	e751      	b.n	800b7c4 <_dtoa_r+0x794>
 800b920:	2300      	movs	r3, #0
 800b922:	e779      	b.n	800b818 <_dtoa_r+0x7e8>
 800b924:	9b04      	ldr	r3, [sp, #16]
 800b926:	e777      	b.n	800b818 <_dtoa_r+0x7e8>
 800b928:	2300      	movs	r3, #0
 800b92a:	9308      	str	r3, [sp, #32]
 800b92c:	e779      	b.n	800b822 <_dtoa_r+0x7f2>
 800b92e:	d093      	beq.n	800b858 <_dtoa_r+0x828>
 800b930:	9a00      	ldr	r2, [sp, #0]
 800b932:	331c      	adds	r3, #28
 800b934:	441a      	add	r2, r3
 800b936:	9200      	str	r2, [sp, #0]
 800b938:	9a06      	ldr	r2, [sp, #24]
 800b93a:	441a      	add	r2, r3
 800b93c:	441e      	add	r6, r3
 800b93e:	9206      	str	r2, [sp, #24]
 800b940:	e78a      	b.n	800b858 <_dtoa_r+0x828>
 800b942:	4603      	mov	r3, r0
 800b944:	e7f4      	b.n	800b930 <_dtoa_r+0x900>
 800b946:	9b03      	ldr	r3, [sp, #12]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	46b8      	mov	r8, r7
 800b94c:	dc20      	bgt.n	800b990 <_dtoa_r+0x960>
 800b94e:	469b      	mov	fp, r3
 800b950:	9b07      	ldr	r3, [sp, #28]
 800b952:	2b02      	cmp	r3, #2
 800b954:	dd1e      	ble.n	800b994 <_dtoa_r+0x964>
 800b956:	f1bb 0f00 	cmp.w	fp, #0
 800b95a:	f47f adb1 	bne.w	800b4c0 <_dtoa_r+0x490>
 800b95e:	4621      	mov	r1, r4
 800b960:	465b      	mov	r3, fp
 800b962:	2205      	movs	r2, #5
 800b964:	4648      	mov	r0, r9
 800b966:	f000 fa95 	bl	800be94 <__multadd>
 800b96a:	4601      	mov	r1, r0
 800b96c:	4604      	mov	r4, r0
 800b96e:	9802      	ldr	r0, [sp, #8]
 800b970:	f000 fca0 	bl	800c2b4 <__mcmp>
 800b974:	2800      	cmp	r0, #0
 800b976:	f77f ada3 	ble.w	800b4c0 <_dtoa_r+0x490>
 800b97a:	4656      	mov	r6, sl
 800b97c:	2331      	movs	r3, #49	@ 0x31
 800b97e:	f806 3b01 	strb.w	r3, [r6], #1
 800b982:	f108 0801 	add.w	r8, r8, #1
 800b986:	e59f      	b.n	800b4c8 <_dtoa_r+0x498>
 800b988:	9c03      	ldr	r4, [sp, #12]
 800b98a:	46b8      	mov	r8, r7
 800b98c:	4625      	mov	r5, r4
 800b98e:	e7f4      	b.n	800b97a <_dtoa_r+0x94a>
 800b990:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b996:	2b00      	cmp	r3, #0
 800b998:	f000 8101 	beq.w	800bb9e <_dtoa_r+0xb6e>
 800b99c:	2e00      	cmp	r6, #0
 800b99e:	dd05      	ble.n	800b9ac <_dtoa_r+0x97c>
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4632      	mov	r2, r6
 800b9a4:	4648      	mov	r0, r9
 800b9a6:	f000 fc19 	bl	800c1dc <__lshift>
 800b9aa:	4605      	mov	r5, r0
 800b9ac:	9b08      	ldr	r3, [sp, #32]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d05c      	beq.n	800ba6c <_dtoa_r+0xa3c>
 800b9b2:	6869      	ldr	r1, [r5, #4]
 800b9b4:	4648      	mov	r0, r9
 800b9b6:	f000 fa0b 	bl	800bdd0 <_Balloc>
 800b9ba:	4606      	mov	r6, r0
 800b9bc:	b928      	cbnz	r0, 800b9ca <_dtoa_r+0x99a>
 800b9be:	4b82      	ldr	r3, [pc, #520]	@ (800bbc8 <_dtoa_r+0xb98>)
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b9c6:	f7ff bb4a 	b.w	800b05e <_dtoa_r+0x2e>
 800b9ca:	692a      	ldr	r2, [r5, #16]
 800b9cc:	3202      	adds	r2, #2
 800b9ce:	0092      	lsls	r2, r2, #2
 800b9d0:	f105 010c 	add.w	r1, r5, #12
 800b9d4:	300c      	adds	r0, #12
 800b9d6:	f7ff fa94 	bl	800af02 <memcpy>
 800b9da:	2201      	movs	r2, #1
 800b9dc:	4631      	mov	r1, r6
 800b9de:	4648      	mov	r0, r9
 800b9e0:	f000 fbfc 	bl	800c1dc <__lshift>
 800b9e4:	f10a 0301 	add.w	r3, sl, #1
 800b9e8:	9300      	str	r3, [sp, #0]
 800b9ea:	eb0a 030b 	add.w	r3, sl, fp
 800b9ee:	9308      	str	r3, [sp, #32]
 800b9f0:	9b04      	ldr	r3, [sp, #16]
 800b9f2:	f003 0301 	and.w	r3, r3, #1
 800b9f6:	462f      	mov	r7, r5
 800b9f8:	9306      	str	r3, [sp, #24]
 800b9fa:	4605      	mov	r5, r0
 800b9fc:	9b00      	ldr	r3, [sp, #0]
 800b9fe:	9802      	ldr	r0, [sp, #8]
 800ba00:	4621      	mov	r1, r4
 800ba02:	f103 3bff 	add.w	fp, r3, #4294967295
 800ba06:	f7ff fa8a 	bl	800af1e <quorem>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	3330      	adds	r3, #48	@ 0x30
 800ba0e:	9003      	str	r0, [sp, #12]
 800ba10:	4639      	mov	r1, r7
 800ba12:	9802      	ldr	r0, [sp, #8]
 800ba14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba16:	f000 fc4d 	bl	800c2b4 <__mcmp>
 800ba1a:	462a      	mov	r2, r5
 800ba1c:	9004      	str	r0, [sp, #16]
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4648      	mov	r0, r9
 800ba22:	f000 fc63 	bl	800c2ec <__mdiff>
 800ba26:	68c2      	ldr	r2, [r0, #12]
 800ba28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba2a:	4606      	mov	r6, r0
 800ba2c:	bb02      	cbnz	r2, 800ba70 <_dtoa_r+0xa40>
 800ba2e:	4601      	mov	r1, r0
 800ba30:	9802      	ldr	r0, [sp, #8]
 800ba32:	f000 fc3f 	bl	800c2b4 <__mcmp>
 800ba36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba38:	4602      	mov	r2, r0
 800ba3a:	4631      	mov	r1, r6
 800ba3c:	4648      	mov	r0, r9
 800ba3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba40:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba42:	f000 fa05 	bl	800be50 <_Bfree>
 800ba46:	9b07      	ldr	r3, [sp, #28]
 800ba48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba4a:	9e00      	ldr	r6, [sp, #0]
 800ba4c:	ea42 0103 	orr.w	r1, r2, r3
 800ba50:	9b06      	ldr	r3, [sp, #24]
 800ba52:	4319      	orrs	r1, r3
 800ba54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba56:	d10d      	bne.n	800ba74 <_dtoa_r+0xa44>
 800ba58:	2b39      	cmp	r3, #57	@ 0x39
 800ba5a:	d027      	beq.n	800baac <_dtoa_r+0xa7c>
 800ba5c:	9a04      	ldr	r2, [sp, #16]
 800ba5e:	2a00      	cmp	r2, #0
 800ba60:	dd01      	ble.n	800ba66 <_dtoa_r+0xa36>
 800ba62:	9b03      	ldr	r3, [sp, #12]
 800ba64:	3331      	adds	r3, #49	@ 0x31
 800ba66:	f88b 3000 	strb.w	r3, [fp]
 800ba6a:	e52e      	b.n	800b4ca <_dtoa_r+0x49a>
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	e7b9      	b.n	800b9e4 <_dtoa_r+0x9b4>
 800ba70:	2201      	movs	r2, #1
 800ba72:	e7e2      	b.n	800ba3a <_dtoa_r+0xa0a>
 800ba74:	9904      	ldr	r1, [sp, #16]
 800ba76:	2900      	cmp	r1, #0
 800ba78:	db04      	blt.n	800ba84 <_dtoa_r+0xa54>
 800ba7a:	9807      	ldr	r0, [sp, #28]
 800ba7c:	4301      	orrs	r1, r0
 800ba7e:	9806      	ldr	r0, [sp, #24]
 800ba80:	4301      	orrs	r1, r0
 800ba82:	d120      	bne.n	800bac6 <_dtoa_r+0xa96>
 800ba84:	2a00      	cmp	r2, #0
 800ba86:	ddee      	ble.n	800ba66 <_dtoa_r+0xa36>
 800ba88:	9902      	ldr	r1, [sp, #8]
 800ba8a:	9300      	str	r3, [sp, #0]
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	4648      	mov	r0, r9
 800ba90:	f000 fba4 	bl	800c1dc <__lshift>
 800ba94:	4621      	mov	r1, r4
 800ba96:	9002      	str	r0, [sp, #8]
 800ba98:	f000 fc0c 	bl	800c2b4 <__mcmp>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	9b00      	ldr	r3, [sp, #0]
 800baa0:	dc02      	bgt.n	800baa8 <_dtoa_r+0xa78>
 800baa2:	d1e0      	bne.n	800ba66 <_dtoa_r+0xa36>
 800baa4:	07da      	lsls	r2, r3, #31
 800baa6:	d5de      	bpl.n	800ba66 <_dtoa_r+0xa36>
 800baa8:	2b39      	cmp	r3, #57	@ 0x39
 800baaa:	d1da      	bne.n	800ba62 <_dtoa_r+0xa32>
 800baac:	2339      	movs	r3, #57	@ 0x39
 800baae:	f88b 3000 	strb.w	r3, [fp]
 800bab2:	4633      	mov	r3, r6
 800bab4:	461e      	mov	r6, r3
 800bab6:	3b01      	subs	r3, #1
 800bab8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800babc:	2a39      	cmp	r2, #57	@ 0x39
 800babe:	d04e      	beq.n	800bb5e <_dtoa_r+0xb2e>
 800bac0:	3201      	adds	r2, #1
 800bac2:	701a      	strb	r2, [r3, #0]
 800bac4:	e501      	b.n	800b4ca <_dtoa_r+0x49a>
 800bac6:	2a00      	cmp	r2, #0
 800bac8:	dd03      	ble.n	800bad2 <_dtoa_r+0xaa2>
 800baca:	2b39      	cmp	r3, #57	@ 0x39
 800bacc:	d0ee      	beq.n	800baac <_dtoa_r+0xa7c>
 800bace:	3301      	adds	r3, #1
 800bad0:	e7c9      	b.n	800ba66 <_dtoa_r+0xa36>
 800bad2:	9a00      	ldr	r2, [sp, #0]
 800bad4:	9908      	ldr	r1, [sp, #32]
 800bad6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bada:	428a      	cmp	r2, r1
 800badc:	d028      	beq.n	800bb30 <_dtoa_r+0xb00>
 800bade:	9902      	ldr	r1, [sp, #8]
 800bae0:	2300      	movs	r3, #0
 800bae2:	220a      	movs	r2, #10
 800bae4:	4648      	mov	r0, r9
 800bae6:	f000 f9d5 	bl	800be94 <__multadd>
 800baea:	42af      	cmp	r7, r5
 800baec:	9002      	str	r0, [sp, #8]
 800baee:	f04f 0300 	mov.w	r3, #0
 800baf2:	f04f 020a 	mov.w	r2, #10
 800baf6:	4639      	mov	r1, r7
 800baf8:	4648      	mov	r0, r9
 800bafa:	d107      	bne.n	800bb0c <_dtoa_r+0xadc>
 800bafc:	f000 f9ca 	bl	800be94 <__multadd>
 800bb00:	4607      	mov	r7, r0
 800bb02:	4605      	mov	r5, r0
 800bb04:	9b00      	ldr	r3, [sp, #0]
 800bb06:	3301      	adds	r3, #1
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	e777      	b.n	800b9fc <_dtoa_r+0x9cc>
 800bb0c:	f000 f9c2 	bl	800be94 <__multadd>
 800bb10:	4629      	mov	r1, r5
 800bb12:	4607      	mov	r7, r0
 800bb14:	2300      	movs	r3, #0
 800bb16:	220a      	movs	r2, #10
 800bb18:	4648      	mov	r0, r9
 800bb1a:	f000 f9bb 	bl	800be94 <__multadd>
 800bb1e:	4605      	mov	r5, r0
 800bb20:	e7f0      	b.n	800bb04 <_dtoa_r+0xad4>
 800bb22:	f1bb 0f00 	cmp.w	fp, #0
 800bb26:	bfcc      	ite	gt
 800bb28:	465e      	movgt	r6, fp
 800bb2a:	2601      	movle	r6, #1
 800bb2c:	4456      	add	r6, sl
 800bb2e:	2700      	movs	r7, #0
 800bb30:	9902      	ldr	r1, [sp, #8]
 800bb32:	9300      	str	r3, [sp, #0]
 800bb34:	2201      	movs	r2, #1
 800bb36:	4648      	mov	r0, r9
 800bb38:	f000 fb50 	bl	800c1dc <__lshift>
 800bb3c:	4621      	mov	r1, r4
 800bb3e:	9002      	str	r0, [sp, #8]
 800bb40:	f000 fbb8 	bl	800c2b4 <__mcmp>
 800bb44:	2800      	cmp	r0, #0
 800bb46:	dcb4      	bgt.n	800bab2 <_dtoa_r+0xa82>
 800bb48:	d102      	bne.n	800bb50 <_dtoa_r+0xb20>
 800bb4a:	9b00      	ldr	r3, [sp, #0]
 800bb4c:	07db      	lsls	r3, r3, #31
 800bb4e:	d4b0      	bmi.n	800bab2 <_dtoa_r+0xa82>
 800bb50:	4633      	mov	r3, r6
 800bb52:	461e      	mov	r6, r3
 800bb54:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb58:	2a30      	cmp	r2, #48	@ 0x30
 800bb5a:	d0fa      	beq.n	800bb52 <_dtoa_r+0xb22>
 800bb5c:	e4b5      	b.n	800b4ca <_dtoa_r+0x49a>
 800bb5e:	459a      	cmp	sl, r3
 800bb60:	d1a8      	bne.n	800bab4 <_dtoa_r+0xa84>
 800bb62:	2331      	movs	r3, #49	@ 0x31
 800bb64:	f108 0801 	add.w	r8, r8, #1
 800bb68:	f88a 3000 	strb.w	r3, [sl]
 800bb6c:	e4ad      	b.n	800b4ca <_dtoa_r+0x49a>
 800bb6e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb70:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bbcc <_dtoa_r+0xb9c>
 800bb74:	b11b      	cbz	r3, 800bb7e <_dtoa_r+0xb4e>
 800bb76:	f10a 0308 	add.w	r3, sl, #8
 800bb7a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb7c:	6013      	str	r3, [r2, #0]
 800bb7e:	4650      	mov	r0, sl
 800bb80:	b017      	add	sp, #92	@ 0x5c
 800bb82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb86:	9b07      	ldr	r3, [sp, #28]
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	f77f ae2e 	ble.w	800b7ea <_dtoa_r+0x7ba>
 800bb8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb90:	9308      	str	r3, [sp, #32]
 800bb92:	2001      	movs	r0, #1
 800bb94:	e64d      	b.n	800b832 <_dtoa_r+0x802>
 800bb96:	f1bb 0f00 	cmp.w	fp, #0
 800bb9a:	f77f aed9 	ble.w	800b950 <_dtoa_r+0x920>
 800bb9e:	4656      	mov	r6, sl
 800bba0:	9802      	ldr	r0, [sp, #8]
 800bba2:	4621      	mov	r1, r4
 800bba4:	f7ff f9bb 	bl	800af1e <quorem>
 800bba8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bbac:	f806 3b01 	strb.w	r3, [r6], #1
 800bbb0:	eba6 020a 	sub.w	r2, r6, sl
 800bbb4:	4593      	cmp	fp, r2
 800bbb6:	ddb4      	ble.n	800bb22 <_dtoa_r+0xaf2>
 800bbb8:	9902      	ldr	r1, [sp, #8]
 800bbba:	2300      	movs	r3, #0
 800bbbc:	220a      	movs	r2, #10
 800bbbe:	4648      	mov	r0, r9
 800bbc0:	f000 f968 	bl	800be94 <__multadd>
 800bbc4:	9002      	str	r0, [sp, #8]
 800bbc6:	e7eb      	b.n	800bba0 <_dtoa_r+0xb70>
 800bbc8:	0800cdf8 	.word	0x0800cdf8
 800bbcc:	0800cd7c 	.word	0x0800cd7c

0800bbd0 <_free_r>:
 800bbd0:	b538      	push	{r3, r4, r5, lr}
 800bbd2:	4605      	mov	r5, r0
 800bbd4:	2900      	cmp	r1, #0
 800bbd6:	d041      	beq.n	800bc5c <_free_r+0x8c>
 800bbd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbdc:	1f0c      	subs	r4, r1, #4
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	bfb8      	it	lt
 800bbe2:	18e4      	addlt	r4, r4, r3
 800bbe4:	f000 f8e8 	bl	800bdb8 <__malloc_lock>
 800bbe8:	4a1d      	ldr	r2, [pc, #116]	@ (800bc60 <_free_r+0x90>)
 800bbea:	6813      	ldr	r3, [r2, #0]
 800bbec:	b933      	cbnz	r3, 800bbfc <_free_r+0x2c>
 800bbee:	6063      	str	r3, [r4, #4]
 800bbf0:	6014      	str	r4, [r2, #0]
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbf8:	f000 b8e4 	b.w	800bdc4 <__malloc_unlock>
 800bbfc:	42a3      	cmp	r3, r4
 800bbfe:	d908      	bls.n	800bc12 <_free_r+0x42>
 800bc00:	6820      	ldr	r0, [r4, #0]
 800bc02:	1821      	adds	r1, r4, r0
 800bc04:	428b      	cmp	r3, r1
 800bc06:	bf01      	itttt	eq
 800bc08:	6819      	ldreq	r1, [r3, #0]
 800bc0a:	685b      	ldreq	r3, [r3, #4]
 800bc0c:	1809      	addeq	r1, r1, r0
 800bc0e:	6021      	streq	r1, [r4, #0]
 800bc10:	e7ed      	b.n	800bbee <_free_r+0x1e>
 800bc12:	461a      	mov	r2, r3
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	b10b      	cbz	r3, 800bc1c <_free_r+0x4c>
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	d9fa      	bls.n	800bc12 <_free_r+0x42>
 800bc1c:	6811      	ldr	r1, [r2, #0]
 800bc1e:	1850      	adds	r0, r2, r1
 800bc20:	42a0      	cmp	r0, r4
 800bc22:	d10b      	bne.n	800bc3c <_free_r+0x6c>
 800bc24:	6820      	ldr	r0, [r4, #0]
 800bc26:	4401      	add	r1, r0
 800bc28:	1850      	adds	r0, r2, r1
 800bc2a:	4283      	cmp	r3, r0
 800bc2c:	6011      	str	r1, [r2, #0]
 800bc2e:	d1e0      	bne.n	800bbf2 <_free_r+0x22>
 800bc30:	6818      	ldr	r0, [r3, #0]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	6053      	str	r3, [r2, #4]
 800bc36:	4408      	add	r0, r1
 800bc38:	6010      	str	r0, [r2, #0]
 800bc3a:	e7da      	b.n	800bbf2 <_free_r+0x22>
 800bc3c:	d902      	bls.n	800bc44 <_free_r+0x74>
 800bc3e:	230c      	movs	r3, #12
 800bc40:	602b      	str	r3, [r5, #0]
 800bc42:	e7d6      	b.n	800bbf2 <_free_r+0x22>
 800bc44:	6820      	ldr	r0, [r4, #0]
 800bc46:	1821      	adds	r1, r4, r0
 800bc48:	428b      	cmp	r3, r1
 800bc4a:	bf04      	itt	eq
 800bc4c:	6819      	ldreq	r1, [r3, #0]
 800bc4e:	685b      	ldreq	r3, [r3, #4]
 800bc50:	6063      	str	r3, [r4, #4]
 800bc52:	bf04      	itt	eq
 800bc54:	1809      	addeq	r1, r1, r0
 800bc56:	6021      	streq	r1, [r4, #0]
 800bc58:	6054      	str	r4, [r2, #4]
 800bc5a:	e7ca      	b.n	800bbf2 <_free_r+0x22>
 800bc5c:	bd38      	pop	{r3, r4, r5, pc}
 800bc5e:	bf00      	nop
 800bc60:	20001df0 	.word	0x20001df0

0800bc64 <malloc>:
 800bc64:	4b02      	ldr	r3, [pc, #8]	@ (800bc70 <malloc+0xc>)
 800bc66:	4601      	mov	r1, r0
 800bc68:	6818      	ldr	r0, [r3, #0]
 800bc6a:	f000 b825 	b.w	800bcb8 <_malloc_r>
 800bc6e:	bf00      	nop
 800bc70:	2000001c 	.word	0x2000001c

0800bc74 <sbrk_aligned>:
 800bc74:	b570      	push	{r4, r5, r6, lr}
 800bc76:	4e0f      	ldr	r6, [pc, #60]	@ (800bcb4 <sbrk_aligned+0x40>)
 800bc78:	460c      	mov	r4, r1
 800bc7a:	6831      	ldr	r1, [r6, #0]
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	b911      	cbnz	r1, 800bc86 <sbrk_aligned+0x12>
 800bc80:	f000 fea2 	bl	800c9c8 <_sbrk_r>
 800bc84:	6030      	str	r0, [r6, #0]
 800bc86:	4621      	mov	r1, r4
 800bc88:	4628      	mov	r0, r5
 800bc8a:	f000 fe9d 	bl	800c9c8 <_sbrk_r>
 800bc8e:	1c43      	adds	r3, r0, #1
 800bc90:	d103      	bne.n	800bc9a <sbrk_aligned+0x26>
 800bc92:	f04f 34ff 	mov.w	r4, #4294967295
 800bc96:	4620      	mov	r0, r4
 800bc98:	bd70      	pop	{r4, r5, r6, pc}
 800bc9a:	1cc4      	adds	r4, r0, #3
 800bc9c:	f024 0403 	bic.w	r4, r4, #3
 800bca0:	42a0      	cmp	r0, r4
 800bca2:	d0f8      	beq.n	800bc96 <sbrk_aligned+0x22>
 800bca4:	1a21      	subs	r1, r4, r0
 800bca6:	4628      	mov	r0, r5
 800bca8:	f000 fe8e 	bl	800c9c8 <_sbrk_r>
 800bcac:	3001      	adds	r0, #1
 800bcae:	d1f2      	bne.n	800bc96 <sbrk_aligned+0x22>
 800bcb0:	e7ef      	b.n	800bc92 <sbrk_aligned+0x1e>
 800bcb2:	bf00      	nop
 800bcb4:	20001dec 	.word	0x20001dec

0800bcb8 <_malloc_r>:
 800bcb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcbc:	1ccd      	adds	r5, r1, #3
 800bcbe:	f025 0503 	bic.w	r5, r5, #3
 800bcc2:	3508      	adds	r5, #8
 800bcc4:	2d0c      	cmp	r5, #12
 800bcc6:	bf38      	it	cc
 800bcc8:	250c      	movcc	r5, #12
 800bcca:	2d00      	cmp	r5, #0
 800bccc:	4606      	mov	r6, r0
 800bcce:	db01      	blt.n	800bcd4 <_malloc_r+0x1c>
 800bcd0:	42a9      	cmp	r1, r5
 800bcd2:	d904      	bls.n	800bcde <_malloc_r+0x26>
 800bcd4:	230c      	movs	r3, #12
 800bcd6:	6033      	str	r3, [r6, #0]
 800bcd8:	2000      	movs	r0, #0
 800bcda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bdb4 <_malloc_r+0xfc>
 800bce2:	f000 f869 	bl	800bdb8 <__malloc_lock>
 800bce6:	f8d8 3000 	ldr.w	r3, [r8]
 800bcea:	461c      	mov	r4, r3
 800bcec:	bb44      	cbnz	r4, 800bd40 <_malloc_r+0x88>
 800bcee:	4629      	mov	r1, r5
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	f7ff ffbf 	bl	800bc74 <sbrk_aligned>
 800bcf6:	1c43      	adds	r3, r0, #1
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	d158      	bne.n	800bdae <_malloc_r+0xf6>
 800bcfc:	f8d8 4000 	ldr.w	r4, [r8]
 800bd00:	4627      	mov	r7, r4
 800bd02:	2f00      	cmp	r7, #0
 800bd04:	d143      	bne.n	800bd8e <_malloc_r+0xd6>
 800bd06:	2c00      	cmp	r4, #0
 800bd08:	d04b      	beq.n	800bda2 <_malloc_r+0xea>
 800bd0a:	6823      	ldr	r3, [r4, #0]
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	4630      	mov	r0, r6
 800bd10:	eb04 0903 	add.w	r9, r4, r3
 800bd14:	f000 fe58 	bl	800c9c8 <_sbrk_r>
 800bd18:	4581      	cmp	r9, r0
 800bd1a:	d142      	bne.n	800bda2 <_malloc_r+0xea>
 800bd1c:	6821      	ldr	r1, [r4, #0]
 800bd1e:	1a6d      	subs	r5, r5, r1
 800bd20:	4629      	mov	r1, r5
 800bd22:	4630      	mov	r0, r6
 800bd24:	f7ff ffa6 	bl	800bc74 <sbrk_aligned>
 800bd28:	3001      	adds	r0, #1
 800bd2a:	d03a      	beq.n	800bda2 <_malloc_r+0xea>
 800bd2c:	6823      	ldr	r3, [r4, #0]
 800bd2e:	442b      	add	r3, r5
 800bd30:	6023      	str	r3, [r4, #0]
 800bd32:	f8d8 3000 	ldr.w	r3, [r8]
 800bd36:	685a      	ldr	r2, [r3, #4]
 800bd38:	bb62      	cbnz	r2, 800bd94 <_malloc_r+0xdc>
 800bd3a:	f8c8 7000 	str.w	r7, [r8]
 800bd3e:	e00f      	b.n	800bd60 <_malloc_r+0xa8>
 800bd40:	6822      	ldr	r2, [r4, #0]
 800bd42:	1b52      	subs	r2, r2, r5
 800bd44:	d420      	bmi.n	800bd88 <_malloc_r+0xd0>
 800bd46:	2a0b      	cmp	r2, #11
 800bd48:	d917      	bls.n	800bd7a <_malloc_r+0xc2>
 800bd4a:	1961      	adds	r1, r4, r5
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	6025      	str	r5, [r4, #0]
 800bd50:	bf18      	it	ne
 800bd52:	6059      	strne	r1, [r3, #4]
 800bd54:	6863      	ldr	r3, [r4, #4]
 800bd56:	bf08      	it	eq
 800bd58:	f8c8 1000 	streq.w	r1, [r8]
 800bd5c:	5162      	str	r2, [r4, r5]
 800bd5e:	604b      	str	r3, [r1, #4]
 800bd60:	4630      	mov	r0, r6
 800bd62:	f000 f82f 	bl	800bdc4 <__malloc_unlock>
 800bd66:	f104 000b 	add.w	r0, r4, #11
 800bd6a:	1d23      	adds	r3, r4, #4
 800bd6c:	f020 0007 	bic.w	r0, r0, #7
 800bd70:	1ac2      	subs	r2, r0, r3
 800bd72:	bf1c      	itt	ne
 800bd74:	1a1b      	subne	r3, r3, r0
 800bd76:	50a3      	strne	r3, [r4, r2]
 800bd78:	e7af      	b.n	800bcda <_malloc_r+0x22>
 800bd7a:	6862      	ldr	r2, [r4, #4]
 800bd7c:	42a3      	cmp	r3, r4
 800bd7e:	bf0c      	ite	eq
 800bd80:	f8c8 2000 	streq.w	r2, [r8]
 800bd84:	605a      	strne	r2, [r3, #4]
 800bd86:	e7eb      	b.n	800bd60 <_malloc_r+0xa8>
 800bd88:	4623      	mov	r3, r4
 800bd8a:	6864      	ldr	r4, [r4, #4]
 800bd8c:	e7ae      	b.n	800bcec <_malloc_r+0x34>
 800bd8e:	463c      	mov	r4, r7
 800bd90:	687f      	ldr	r7, [r7, #4]
 800bd92:	e7b6      	b.n	800bd02 <_malloc_r+0x4a>
 800bd94:	461a      	mov	r2, r3
 800bd96:	685b      	ldr	r3, [r3, #4]
 800bd98:	42a3      	cmp	r3, r4
 800bd9a:	d1fb      	bne.n	800bd94 <_malloc_r+0xdc>
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	6053      	str	r3, [r2, #4]
 800bda0:	e7de      	b.n	800bd60 <_malloc_r+0xa8>
 800bda2:	230c      	movs	r3, #12
 800bda4:	6033      	str	r3, [r6, #0]
 800bda6:	4630      	mov	r0, r6
 800bda8:	f000 f80c 	bl	800bdc4 <__malloc_unlock>
 800bdac:	e794      	b.n	800bcd8 <_malloc_r+0x20>
 800bdae:	6005      	str	r5, [r0, #0]
 800bdb0:	e7d6      	b.n	800bd60 <_malloc_r+0xa8>
 800bdb2:	bf00      	nop
 800bdb4:	20001df0 	.word	0x20001df0

0800bdb8 <__malloc_lock>:
 800bdb8:	4801      	ldr	r0, [pc, #4]	@ (800bdc0 <__malloc_lock+0x8>)
 800bdba:	f7ff b8a0 	b.w	800aefe <__retarget_lock_acquire_recursive>
 800bdbe:	bf00      	nop
 800bdc0:	20001de8 	.word	0x20001de8

0800bdc4 <__malloc_unlock>:
 800bdc4:	4801      	ldr	r0, [pc, #4]	@ (800bdcc <__malloc_unlock+0x8>)
 800bdc6:	f7ff b89b 	b.w	800af00 <__retarget_lock_release_recursive>
 800bdca:	bf00      	nop
 800bdcc:	20001de8 	.word	0x20001de8

0800bdd0 <_Balloc>:
 800bdd0:	b570      	push	{r4, r5, r6, lr}
 800bdd2:	69c6      	ldr	r6, [r0, #28]
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	460d      	mov	r5, r1
 800bdd8:	b976      	cbnz	r6, 800bdf8 <_Balloc+0x28>
 800bdda:	2010      	movs	r0, #16
 800bddc:	f7ff ff42 	bl	800bc64 <malloc>
 800bde0:	4602      	mov	r2, r0
 800bde2:	61e0      	str	r0, [r4, #28]
 800bde4:	b920      	cbnz	r0, 800bdf0 <_Balloc+0x20>
 800bde6:	4b18      	ldr	r3, [pc, #96]	@ (800be48 <_Balloc+0x78>)
 800bde8:	4818      	ldr	r0, [pc, #96]	@ (800be4c <_Balloc+0x7c>)
 800bdea:	216b      	movs	r1, #107	@ 0x6b
 800bdec:	f000 fdfc 	bl	800c9e8 <__assert_func>
 800bdf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdf4:	6006      	str	r6, [r0, #0]
 800bdf6:	60c6      	str	r6, [r0, #12]
 800bdf8:	69e6      	ldr	r6, [r4, #28]
 800bdfa:	68f3      	ldr	r3, [r6, #12]
 800bdfc:	b183      	cbz	r3, 800be20 <_Balloc+0x50>
 800bdfe:	69e3      	ldr	r3, [r4, #28]
 800be00:	68db      	ldr	r3, [r3, #12]
 800be02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be06:	b9b8      	cbnz	r0, 800be38 <_Balloc+0x68>
 800be08:	2101      	movs	r1, #1
 800be0a:	fa01 f605 	lsl.w	r6, r1, r5
 800be0e:	1d72      	adds	r2, r6, #5
 800be10:	0092      	lsls	r2, r2, #2
 800be12:	4620      	mov	r0, r4
 800be14:	f000 fe06 	bl	800ca24 <_calloc_r>
 800be18:	b160      	cbz	r0, 800be34 <_Balloc+0x64>
 800be1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be1e:	e00e      	b.n	800be3e <_Balloc+0x6e>
 800be20:	2221      	movs	r2, #33	@ 0x21
 800be22:	2104      	movs	r1, #4
 800be24:	4620      	mov	r0, r4
 800be26:	f000 fdfd 	bl	800ca24 <_calloc_r>
 800be2a:	69e3      	ldr	r3, [r4, #28]
 800be2c:	60f0      	str	r0, [r6, #12]
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d1e4      	bne.n	800bdfe <_Balloc+0x2e>
 800be34:	2000      	movs	r0, #0
 800be36:	bd70      	pop	{r4, r5, r6, pc}
 800be38:	6802      	ldr	r2, [r0, #0]
 800be3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be3e:	2300      	movs	r3, #0
 800be40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be44:	e7f7      	b.n	800be36 <_Balloc+0x66>
 800be46:	bf00      	nop
 800be48:	0800cd89 	.word	0x0800cd89
 800be4c:	0800ce09 	.word	0x0800ce09

0800be50 <_Bfree>:
 800be50:	b570      	push	{r4, r5, r6, lr}
 800be52:	69c6      	ldr	r6, [r0, #28]
 800be54:	4605      	mov	r5, r0
 800be56:	460c      	mov	r4, r1
 800be58:	b976      	cbnz	r6, 800be78 <_Bfree+0x28>
 800be5a:	2010      	movs	r0, #16
 800be5c:	f7ff ff02 	bl	800bc64 <malloc>
 800be60:	4602      	mov	r2, r0
 800be62:	61e8      	str	r0, [r5, #28]
 800be64:	b920      	cbnz	r0, 800be70 <_Bfree+0x20>
 800be66:	4b09      	ldr	r3, [pc, #36]	@ (800be8c <_Bfree+0x3c>)
 800be68:	4809      	ldr	r0, [pc, #36]	@ (800be90 <_Bfree+0x40>)
 800be6a:	218f      	movs	r1, #143	@ 0x8f
 800be6c:	f000 fdbc 	bl	800c9e8 <__assert_func>
 800be70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be74:	6006      	str	r6, [r0, #0]
 800be76:	60c6      	str	r6, [r0, #12]
 800be78:	b13c      	cbz	r4, 800be8a <_Bfree+0x3a>
 800be7a:	69eb      	ldr	r3, [r5, #28]
 800be7c:	6862      	ldr	r2, [r4, #4]
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be84:	6021      	str	r1, [r4, #0]
 800be86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be8a:	bd70      	pop	{r4, r5, r6, pc}
 800be8c:	0800cd89 	.word	0x0800cd89
 800be90:	0800ce09 	.word	0x0800ce09

0800be94 <__multadd>:
 800be94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be98:	690d      	ldr	r5, [r1, #16]
 800be9a:	4607      	mov	r7, r0
 800be9c:	460c      	mov	r4, r1
 800be9e:	461e      	mov	r6, r3
 800bea0:	f101 0c14 	add.w	ip, r1, #20
 800bea4:	2000      	movs	r0, #0
 800bea6:	f8dc 3000 	ldr.w	r3, [ip]
 800beaa:	b299      	uxth	r1, r3
 800beac:	fb02 6101 	mla	r1, r2, r1, r6
 800beb0:	0c1e      	lsrs	r6, r3, #16
 800beb2:	0c0b      	lsrs	r3, r1, #16
 800beb4:	fb02 3306 	mla	r3, r2, r6, r3
 800beb8:	b289      	uxth	r1, r1
 800beba:	3001      	adds	r0, #1
 800bebc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bec0:	4285      	cmp	r5, r0
 800bec2:	f84c 1b04 	str.w	r1, [ip], #4
 800bec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800beca:	dcec      	bgt.n	800bea6 <__multadd+0x12>
 800becc:	b30e      	cbz	r6, 800bf12 <__multadd+0x7e>
 800bece:	68a3      	ldr	r3, [r4, #8]
 800bed0:	42ab      	cmp	r3, r5
 800bed2:	dc19      	bgt.n	800bf08 <__multadd+0x74>
 800bed4:	6861      	ldr	r1, [r4, #4]
 800bed6:	4638      	mov	r0, r7
 800bed8:	3101      	adds	r1, #1
 800beda:	f7ff ff79 	bl	800bdd0 <_Balloc>
 800bede:	4680      	mov	r8, r0
 800bee0:	b928      	cbnz	r0, 800beee <__multadd+0x5a>
 800bee2:	4602      	mov	r2, r0
 800bee4:	4b0c      	ldr	r3, [pc, #48]	@ (800bf18 <__multadd+0x84>)
 800bee6:	480d      	ldr	r0, [pc, #52]	@ (800bf1c <__multadd+0x88>)
 800bee8:	21ba      	movs	r1, #186	@ 0xba
 800beea:	f000 fd7d 	bl	800c9e8 <__assert_func>
 800beee:	6922      	ldr	r2, [r4, #16]
 800bef0:	3202      	adds	r2, #2
 800bef2:	f104 010c 	add.w	r1, r4, #12
 800bef6:	0092      	lsls	r2, r2, #2
 800bef8:	300c      	adds	r0, #12
 800befa:	f7ff f802 	bl	800af02 <memcpy>
 800befe:	4621      	mov	r1, r4
 800bf00:	4638      	mov	r0, r7
 800bf02:	f7ff ffa5 	bl	800be50 <_Bfree>
 800bf06:	4644      	mov	r4, r8
 800bf08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf0c:	3501      	adds	r5, #1
 800bf0e:	615e      	str	r6, [r3, #20]
 800bf10:	6125      	str	r5, [r4, #16]
 800bf12:	4620      	mov	r0, r4
 800bf14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf18:	0800cdf8 	.word	0x0800cdf8
 800bf1c:	0800ce09 	.word	0x0800ce09

0800bf20 <__hi0bits>:
 800bf20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf24:	4603      	mov	r3, r0
 800bf26:	bf36      	itet	cc
 800bf28:	0403      	lslcc	r3, r0, #16
 800bf2a:	2000      	movcs	r0, #0
 800bf2c:	2010      	movcc	r0, #16
 800bf2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf32:	bf3c      	itt	cc
 800bf34:	021b      	lslcc	r3, r3, #8
 800bf36:	3008      	addcc	r0, #8
 800bf38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf3c:	bf3c      	itt	cc
 800bf3e:	011b      	lslcc	r3, r3, #4
 800bf40:	3004      	addcc	r0, #4
 800bf42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf46:	bf3c      	itt	cc
 800bf48:	009b      	lslcc	r3, r3, #2
 800bf4a:	3002      	addcc	r0, #2
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	db05      	blt.n	800bf5c <__hi0bits+0x3c>
 800bf50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf54:	f100 0001 	add.w	r0, r0, #1
 800bf58:	bf08      	it	eq
 800bf5a:	2020      	moveq	r0, #32
 800bf5c:	4770      	bx	lr

0800bf5e <__lo0bits>:
 800bf5e:	6803      	ldr	r3, [r0, #0]
 800bf60:	4602      	mov	r2, r0
 800bf62:	f013 0007 	ands.w	r0, r3, #7
 800bf66:	d00b      	beq.n	800bf80 <__lo0bits+0x22>
 800bf68:	07d9      	lsls	r1, r3, #31
 800bf6a:	d421      	bmi.n	800bfb0 <__lo0bits+0x52>
 800bf6c:	0798      	lsls	r0, r3, #30
 800bf6e:	bf49      	itett	mi
 800bf70:	085b      	lsrmi	r3, r3, #1
 800bf72:	089b      	lsrpl	r3, r3, #2
 800bf74:	2001      	movmi	r0, #1
 800bf76:	6013      	strmi	r3, [r2, #0]
 800bf78:	bf5c      	itt	pl
 800bf7a:	6013      	strpl	r3, [r2, #0]
 800bf7c:	2002      	movpl	r0, #2
 800bf7e:	4770      	bx	lr
 800bf80:	b299      	uxth	r1, r3
 800bf82:	b909      	cbnz	r1, 800bf88 <__lo0bits+0x2a>
 800bf84:	0c1b      	lsrs	r3, r3, #16
 800bf86:	2010      	movs	r0, #16
 800bf88:	b2d9      	uxtb	r1, r3
 800bf8a:	b909      	cbnz	r1, 800bf90 <__lo0bits+0x32>
 800bf8c:	3008      	adds	r0, #8
 800bf8e:	0a1b      	lsrs	r3, r3, #8
 800bf90:	0719      	lsls	r1, r3, #28
 800bf92:	bf04      	itt	eq
 800bf94:	091b      	lsreq	r3, r3, #4
 800bf96:	3004      	addeq	r0, #4
 800bf98:	0799      	lsls	r1, r3, #30
 800bf9a:	bf04      	itt	eq
 800bf9c:	089b      	lsreq	r3, r3, #2
 800bf9e:	3002      	addeq	r0, #2
 800bfa0:	07d9      	lsls	r1, r3, #31
 800bfa2:	d403      	bmi.n	800bfac <__lo0bits+0x4e>
 800bfa4:	085b      	lsrs	r3, r3, #1
 800bfa6:	f100 0001 	add.w	r0, r0, #1
 800bfaa:	d003      	beq.n	800bfb4 <__lo0bits+0x56>
 800bfac:	6013      	str	r3, [r2, #0]
 800bfae:	4770      	bx	lr
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	4770      	bx	lr
 800bfb4:	2020      	movs	r0, #32
 800bfb6:	4770      	bx	lr

0800bfb8 <__i2b>:
 800bfb8:	b510      	push	{r4, lr}
 800bfba:	460c      	mov	r4, r1
 800bfbc:	2101      	movs	r1, #1
 800bfbe:	f7ff ff07 	bl	800bdd0 <_Balloc>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	b928      	cbnz	r0, 800bfd2 <__i2b+0x1a>
 800bfc6:	4b05      	ldr	r3, [pc, #20]	@ (800bfdc <__i2b+0x24>)
 800bfc8:	4805      	ldr	r0, [pc, #20]	@ (800bfe0 <__i2b+0x28>)
 800bfca:	f240 1145 	movw	r1, #325	@ 0x145
 800bfce:	f000 fd0b 	bl	800c9e8 <__assert_func>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	6144      	str	r4, [r0, #20]
 800bfd6:	6103      	str	r3, [r0, #16]
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	bf00      	nop
 800bfdc:	0800cdf8 	.word	0x0800cdf8
 800bfe0:	0800ce09 	.word	0x0800ce09

0800bfe4 <__multiply>:
 800bfe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfe8:	4617      	mov	r7, r2
 800bfea:	690a      	ldr	r2, [r1, #16]
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	bfa8      	it	ge
 800bff2:	463b      	movge	r3, r7
 800bff4:	4689      	mov	r9, r1
 800bff6:	bfa4      	itt	ge
 800bff8:	460f      	movge	r7, r1
 800bffa:	4699      	movge	r9, r3
 800bffc:	693d      	ldr	r5, [r7, #16]
 800bffe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	6879      	ldr	r1, [r7, #4]
 800c006:	eb05 060a 	add.w	r6, r5, sl
 800c00a:	42b3      	cmp	r3, r6
 800c00c:	b085      	sub	sp, #20
 800c00e:	bfb8      	it	lt
 800c010:	3101      	addlt	r1, #1
 800c012:	f7ff fedd 	bl	800bdd0 <_Balloc>
 800c016:	b930      	cbnz	r0, 800c026 <__multiply+0x42>
 800c018:	4602      	mov	r2, r0
 800c01a:	4b41      	ldr	r3, [pc, #260]	@ (800c120 <__multiply+0x13c>)
 800c01c:	4841      	ldr	r0, [pc, #260]	@ (800c124 <__multiply+0x140>)
 800c01e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c022:	f000 fce1 	bl	800c9e8 <__assert_func>
 800c026:	f100 0414 	add.w	r4, r0, #20
 800c02a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c02e:	4623      	mov	r3, r4
 800c030:	2200      	movs	r2, #0
 800c032:	4573      	cmp	r3, lr
 800c034:	d320      	bcc.n	800c078 <__multiply+0x94>
 800c036:	f107 0814 	add.w	r8, r7, #20
 800c03a:	f109 0114 	add.w	r1, r9, #20
 800c03e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c042:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c046:	9302      	str	r3, [sp, #8]
 800c048:	1beb      	subs	r3, r5, r7
 800c04a:	3b15      	subs	r3, #21
 800c04c:	f023 0303 	bic.w	r3, r3, #3
 800c050:	3304      	adds	r3, #4
 800c052:	3715      	adds	r7, #21
 800c054:	42bd      	cmp	r5, r7
 800c056:	bf38      	it	cc
 800c058:	2304      	movcc	r3, #4
 800c05a:	9301      	str	r3, [sp, #4]
 800c05c:	9b02      	ldr	r3, [sp, #8]
 800c05e:	9103      	str	r1, [sp, #12]
 800c060:	428b      	cmp	r3, r1
 800c062:	d80c      	bhi.n	800c07e <__multiply+0x9a>
 800c064:	2e00      	cmp	r6, #0
 800c066:	dd03      	ble.n	800c070 <__multiply+0x8c>
 800c068:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d055      	beq.n	800c11c <__multiply+0x138>
 800c070:	6106      	str	r6, [r0, #16]
 800c072:	b005      	add	sp, #20
 800c074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c078:	f843 2b04 	str.w	r2, [r3], #4
 800c07c:	e7d9      	b.n	800c032 <__multiply+0x4e>
 800c07e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c082:	f1ba 0f00 	cmp.w	sl, #0
 800c086:	d01f      	beq.n	800c0c8 <__multiply+0xe4>
 800c088:	46c4      	mov	ip, r8
 800c08a:	46a1      	mov	r9, r4
 800c08c:	2700      	movs	r7, #0
 800c08e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c092:	f8d9 3000 	ldr.w	r3, [r9]
 800c096:	fa1f fb82 	uxth.w	fp, r2
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c0a0:	443b      	add	r3, r7
 800c0a2:	f8d9 7000 	ldr.w	r7, [r9]
 800c0a6:	0c12      	lsrs	r2, r2, #16
 800c0a8:	0c3f      	lsrs	r7, r7, #16
 800c0aa:	fb0a 7202 	mla	r2, sl, r2, r7
 800c0ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0b8:	4565      	cmp	r5, ip
 800c0ba:	f849 3b04 	str.w	r3, [r9], #4
 800c0be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c0c2:	d8e4      	bhi.n	800c08e <__multiply+0xaa>
 800c0c4:	9b01      	ldr	r3, [sp, #4]
 800c0c6:	50e7      	str	r7, [r4, r3]
 800c0c8:	9b03      	ldr	r3, [sp, #12]
 800c0ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c0ce:	3104      	adds	r1, #4
 800c0d0:	f1b9 0f00 	cmp.w	r9, #0
 800c0d4:	d020      	beq.n	800c118 <__multiply+0x134>
 800c0d6:	6823      	ldr	r3, [r4, #0]
 800c0d8:	4647      	mov	r7, r8
 800c0da:	46a4      	mov	ip, r4
 800c0dc:	f04f 0a00 	mov.w	sl, #0
 800c0e0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c0e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c0e8:	fb09 220b 	mla	r2, r9, fp, r2
 800c0ec:	4452      	add	r2, sl
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0f4:	f84c 3b04 	str.w	r3, [ip], #4
 800c0f8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c0fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c100:	f8bc 3000 	ldrh.w	r3, [ip]
 800c104:	fb09 330a 	mla	r3, r9, sl, r3
 800c108:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c10c:	42bd      	cmp	r5, r7
 800c10e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c112:	d8e5      	bhi.n	800c0e0 <__multiply+0xfc>
 800c114:	9a01      	ldr	r2, [sp, #4]
 800c116:	50a3      	str	r3, [r4, r2]
 800c118:	3404      	adds	r4, #4
 800c11a:	e79f      	b.n	800c05c <__multiply+0x78>
 800c11c:	3e01      	subs	r6, #1
 800c11e:	e7a1      	b.n	800c064 <__multiply+0x80>
 800c120:	0800cdf8 	.word	0x0800cdf8
 800c124:	0800ce09 	.word	0x0800ce09

0800c128 <__pow5mult>:
 800c128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c12c:	4615      	mov	r5, r2
 800c12e:	f012 0203 	ands.w	r2, r2, #3
 800c132:	4607      	mov	r7, r0
 800c134:	460e      	mov	r6, r1
 800c136:	d007      	beq.n	800c148 <__pow5mult+0x20>
 800c138:	4c25      	ldr	r4, [pc, #148]	@ (800c1d0 <__pow5mult+0xa8>)
 800c13a:	3a01      	subs	r2, #1
 800c13c:	2300      	movs	r3, #0
 800c13e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c142:	f7ff fea7 	bl	800be94 <__multadd>
 800c146:	4606      	mov	r6, r0
 800c148:	10ad      	asrs	r5, r5, #2
 800c14a:	d03d      	beq.n	800c1c8 <__pow5mult+0xa0>
 800c14c:	69fc      	ldr	r4, [r7, #28]
 800c14e:	b97c      	cbnz	r4, 800c170 <__pow5mult+0x48>
 800c150:	2010      	movs	r0, #16
 800c152:	f7ff fd87 	bl	800bc64 <malloc>
 800c156:	4602      	mov	r2, r0
 800c158:	61f8      	str	r0, [r7, #28]
 800c15a:	b928      	cbnz	r0, 800c168 <__pow5mult+0x40>
 800c15c:	4b1d      	ldr	r3, [pc, #116]	@ (800c1d4 <__pow5mult+0xac>)
 800c15e:	481e      	ldr	r0, [pc, #120]	@ (800c1d8 <__pow5mult+0xb0>)
 800c160:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c164:	f000 fc40 	bl	800c9e8 <__assert_func>
 800c168:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c16c:	6004      	str	r4, [r0, #0]
 800c16e:	60c4      	str	r4, [r0, #12]
 800c170:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c174:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c178:	b94c      	cbnz	r4, 800c18e <__pow5mult+0x66>
 800c17a:	f240 2171 	movw	r1, #625	@ 0x271
 800c17e:	4638      	mov	r0, r7
 800c180:	f7ff ff1a 	bl	800bfb8 <__i2b>
 800c184:	2300      	movs	r3, #0
 800c186:	f8c8 0008 	str.w	r0, [r8, #8]
 800c18a:	4604      	mov	r4, r0
 800c18c:	6003      	str	r3, [r0, #0]
 800c18e:	f04f 0900 	mov.w	r9, #0
 800c192:	07eb      	lsls	r3, r5, #31
 800c194:	d50a      	bpl.n	800c1ac <__pow5mult+0x84>
 800c196:	4631      	mov	r1, r6
 800c198:	4622      	mov	r2, r4
 800c19a:	4638      	mov	r0, r7
 800c19c:	f7ff ff22 	bl	800bfe4 <__multiply>
 800c1a0:	4631      	mov	r1, r6
 800c1a2:	4680      	mov	r8, r0
 800c1a4:	4638      	mov	r0, r7
 800c1a6:	f7ff fe53 	bl	800be50 <_Bfree>
 800c1aa:	4646      	mov	r6, r8
 800c1ac:	106d      	asrs	r5, r5, #1
 800c1ae:	d00b      	beq.n	800c1c8 <__pow5mult+0xa0>
 800c1b0:	6820      	ldr	r0, [r4, #0]
 800c1b2:	b938      	cbnz	r0, 800c1c4 <__pow5mult+0x9c>
 800c1b4:	4622      	mov	r2, r4
 800c1b6:	4621      	mov	r1, r4
 800c1b8:	4638      	mov	r0, r7
 800c1ba:	f7ff ff13 	bl	800bfe4 <__multiply>
 800c1be:	6020      	str	r0, [r4, #0]
 800c1c0:	f8c0 9000 	str.w	r9, [r0]
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	e7e4      	b.n	800c192 <__pow5mult+0x6a>
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1ce:	bf00      	nop
 800c1d0:	0800cebc 	.word	0x0800cebc
 800c1d4:	0800cd89 	.word	0x0800cd89
 800c1d8:	0800ce09 	.word	0x0800ce09

0800c1dc <__lshift>:
 800c1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1e0:	460c      	mov	r4, r1
 800c1e2:	6849      	ldr	r1, [r1, #4]
 800c1e4:	6923      	ldr	r3, [r4, #16]
 800c1e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c1ea:	68a3      	ldr	r3, [r4, #8]
 800c1ec:	4607      	mov	r7, r0
 800c1ee:	4691      	mov	r9, r2
 800c1f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c1f4:	f108 0601 	add.w	r6, r8, #1
 800c1f8:	42b3      	cmp	r3, r6
 800c1fa:	db0b      	blt.n	800c214 <__lshift+0x38>
 800c1fc:	4638      	mov	r0, r7
 800c1fe:	f7ff fde7 	bl	800bdd0 <_Balloc>
 800c202:	4605      	mov	r5, r0
 800c204:	b948      	cbnz	r0, 800c21a <__lshift+0x3e>
 800c206:	4602      	mov	r2, r0
 800c208:	4b28      	ldr	r3, [pc, #160]	@ (800c2ac <__lshift+0xd0>)
 800c20a:	4829      	ldr	r0, [pc, #164]	@ (800c2b0 <__lshift+0xd4>)
 800c20c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c210:	f000 fbea 	bl	800c9e8 <__assert_func>
 800c214:	3101      	adds	r1, #1
 800c216:	005b      	lsls	r3, r3, #1
 800c218:	e7ee      	b.n	800c1f8 <__lshift+0x1c>
 800c21a:	2300      	movs	r3, #0
 800c21c:	f100 0114 	add.w	r1, r0, #20
 800c220:	f100 0210 	add.w	r2, r0, #16
 800c224:	4618      	mov	r0, r3
 800c226:	4553      	cmp	r3, sl
 800c228:	db33      	blt.n	800c292 <__lshift+0xb6>
 800c22a:	6920      	ldr	r0, [r4, #16]
 800c22c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c230:	f104 0314 	add.w	r3, r4, #20
 800c234:	f019 091f 	ands.w	r9, r9, #31
 800c238:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c23c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c240:	d02b      	beq.n	800c29a <__lshift+0xbe>
 800c242:	f1c9 0e20 	rsb	lr, r9, #32
 800c246:	468a      	mov	sl, r1
 800c248:	2200      	movs	r2, #0
 800c24a:	6818      	ldr	r0, [r3, #0]
 800c24c:	fa00 f009 	lsl.w	r0, r0, r9
 800c250:	4310      	orrs	r0, r2
 800c252:	f84a 0b04 	str.w	r0, [sl], #4
 800c256:	f853 2b04 	ldr.w	r2, [r3], #4
 800c25a:	459c      	cmp	ip, r3
 800c25c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c260:	d8f3      	bhi.n	800c24a <__lshift+0x6e>
 800c262:	ebac 0304 	sub.w	r3, ip, r4
 800c266:	3b15      	subs	r3, #21
 800c268:	f023 0303 	bic.w	r3, r3, #3
 800c26c:	3304      	adds	r3, #4
 800c26e:	f104 0015 	add.w	r0, r4, #21
 800c272:	4560      	cmp	r0, ip
 800c274:	bf88      	it	hi
 800c276:	2304      	movhi	r3, #4
 800c278:	50ca      	str	r2, [r1, r3]
 800c27a:	b10a      	cbz	r2, 800c280 <__lshift+0xa4>
 800c27c:	f108 0602 	add.w	r6, r8, #2
 800c280:	3e01      	subs	r6, #1
 800c282:	4638      	mov	r0, r7
 800c284:	612e      	str	r6, [r5, #16]
 800c286:	4621      	mov	r1, r4
 800c288:	f7ff fde2 	bl	800be50 <_Bfree>
 800c28c:	4628      	mov	r0, r5
 800c28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c292:	f842 0f04 	str.w	r0, [r2, #4]!
 800c296:	3301      	adds	r3, #1
 800c298:	e7c5      	b.n	800c226 <__lshift+0x4a>
 800c29a:	3904      	subs	r1, #4
 800c29c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c2a4:	459c      	cmp	ip, r3
 800c2a6:	d8f9      	bhi.n	800c29c <__lshift+0xc0>
 800c2a8:	e7ea      	b.n	800c280 <__lshift+0xa4>
 800c2aa:	bf00      	nop
 800c2ac:	0800cdf8 	.word	0x0800cdf8
 800c2b0:	0800ce09 	.word	0x0800ce09

0800c2b4 <__mcmp>:
 800c2b4:	690a      	ldr	r2, [r1, #16]
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	6900      	ldr	r0, [r0, #16]
 800c2ba:	1a80      	subs	r0, r0, r2
 800c2bc:	b530      	push	{r4, r5, lr}
 800c2be:	d10e      	bne.n	800c2de <__mcmp+0x2a>
 800c2c0:	3314      	adds	r3, #20
 800c2c2:	3114      	adds	r1, #20
 800c2c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c2d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c2d4:	4295      	cmp	r5, r2
 800c2d6:	d003      	beq.n	800c2e0 <__mcmp+0x2c>
 800c2d8:	d205      	bcs.n	800c2e6 <__mcmp+0x32>
 800c2da:	f04f 30ff 	mov.w	r0, #4294967295
 800c2de:	bd30      	pop	{r4, r5, pc}
 800c2e0:	42a3      	cmp	r3, r4
 800c2e2:	d3f3      	bcc.n	800c2cc <__mcmp+0x18>
 800c2e4:	e7fb      	b.n	800c2de <__mcmp+0x2a>
 800c2e6:	2001      	movs	r0, #1
 800c2e8:	e7f9      	b.n	800c2de <__mcmp+0x2a>
	...

0800c2ec <__mdiff>:
 800c2ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f0:	4689      	mov	r9, r1
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	4611      	mov	r1, r2
 800c2f6:	4648      	mov	r0, r9
 800c2f8:	4614      	mov	r4, r2
 800c2fa:	f7ff ffdb 	bl	800c2b4 <__mcmp>
 800c2fe:	1e05      	subs	r5, r0, #0
 800c300:	d112      	bne.n	800c328 <__mdiff+0x3c>
 800c302:	4629      	mov	r1, r5
 800c304:	4630      	mov	r0, r6
 800c306:	f7ff fd63 	bl	800bdd0 <_Balloc>
 800c30a:	4602      	mov	r2, r0
 800c30c:	b928      	cbnz	r0, 800c31a <__mdiff+0x2e>
 800c30e:	4b3f      	ldr	r3, [pc, #252]	@ (800c40c <__mdiff+0x120>)
 800c310:	f240 2137 	movw	r1, #567	@ 0x237
 800c314:	483e      	ldr	r0, [pc, #248]	@ (800c410 <__mdiff+0x124>)
 800c316:	f000 fb67 	bl	800c9e8 <__assert_func>
 800c31a:	2301      	movs	r3, #1
 800c31c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c320:	4610      	mov	r0, r2
 800c322:	b003      	add	sp, #12
 800c324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c328:	bfbc      	itt	lt
 800c32a:	464b      	movlt	r3, r9
 800c32c:	46a1      	movlt	r9, r4
 800c32e:	4630      	mov	r0, r6
 800c330:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c334:	bfba      	itte	lt
 800c336:	461c      	movlt	r4, r3
 800c338:	2501      	movlt	r5, #1
 800c33a:	2500      	movge	r5, #0
 800c33c:	f7ff fd48 	bl	800bdd0 <_Balloc>
 800c340:	4602      	mov	r2, r0
 800c342:	b918      	cbnz	r0, 800c34c <__mdiff+0x60>
 800c344:	4b31      	ldr	r3, [pc, #196]	@ (800c40c <__mdiff+0x120>)
 800c346:	f240 2145 	movw	r1, #581	@ 0x245
 800c34a:	e7e3      	b.n	800c314 <__mdiff+0x28>
 800c34c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c350:	6926      	ldr	r6, [r4, #16]
 800c352:	60c5      	str	r5, [r0, #12]
 800c354:	f109 0310 	add.w	r3, r9, #16
 800c358:	f109 0514 	add.w	r5, r9, #20
 800c35c:	f104 0e14 	add.w	lr, r4, #20
 800c360:	f100 0b14 	add.w	fp, r0, #20
 800c364:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c368:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	46d9      	mov	r9, fp
 800c370:	f04f 0c00 	mov.w	ip, #0
 800c374:	9b01      	ldr	r3, [sp, #4]
 800c376:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c37a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c37e:	9301      	str	r3, [sp, #4]
 800c380:	fa1f f38a 	uxth.w	r3, sl
 800c384:	4619      	mov	r1, r3
 800c386:	b283      	uxth	r3, r0
 800c388:	1acb      	subs	r3, r1, r3
 800c38a:	0c00      	lsrs	r0, r0, #16
 800c38c:	4463      	add	r3, ip
 800c38e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c392:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c396:	b29b      	uxth	r3, r3
 800c398:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c39c:	4576      	cmp	r6, lr
 800c39e:	f849 3b04 	str.w	r3, [r9], #4
 800c3a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3a6:	d8e5      	bhi.n	800c374 <__mdiff+0x88>
 800c3a8:	1b33      	subs	r3, r6, r4
 800c3aa:	3b15      	subs	r3, #21
 800c3ac:	f023 0303 	bic.w	r3, r3, #3
 800c3b0:	3415      	adds	r4, #21
 800c3b2:	3304      	adds	r3, #4
 800c3b4:	42a6      	cmp	r6, r4
 800c3b6:	bf38      	it	cc
 800c3b8:	2304      	movcc	r3, #4
 800c3ba:	441d      	add	r5, r3
 800c3bc:	445b      	add	r3, fp
 800c3be:	461e      	mov	r6, r3
 800c3c0:	462c      	mov	r4, r5
 800c3c2:	4544      	cmp	r4, r8
 800c3c4:	d30e      	bcc.n	800c3e4 <__mdiff+0xf8>
 800c3c6:	f108 0103 	add.w	r1, r8, #3
 800c3ca:	1b49      	subs	r1, r1, r5
 800c3cc:	f021 0103 	bic.w	r1, r1, #3
 800c3d0:	3d03      	subs	r5, #3
 800c3d2:	45a8      	cmp	r8, r5
 800c3d4:	bf38      	it	cc
 800c3d6:	2100      	movcc	r1, #0
 800c3d8:	440b      	add	r3, r1
 800c3da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3de:	b191      	cbz	r1, 800c406 <__mdiff+0x11a>
 800c3e0:	6117      	str	r7, [r2, #16]
 800c3e2:	e79d      	b.n	800c320 <__mdiff+0x34>
 800c3e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c3e8:	46e6      	mov	lr, ip
 800c3ea:	0c08      	lsrs	r0, r1, #16
 800c3ec:	fa1c fc81 	uxtah	ip, ip, r1
 800c3f0:	4471      	add	r1, lr
 800c3f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c3f6:	b289      	uxth	r1, r1
 800c3f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c3fc:	f846 1b04 	str.w	r1, [r6], #4
 800c400:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c404:	e7dd      	b.n	800c3c2 <__mdiff+0xd6>
 800c406:	3f01      	subs	r7, #1
 800c408:	e7e7      	b.n	800c3da <__mdiff+0xee>
 800c40a:	bf00      	nop
 800c40c:	0800cdf8 	.word	0x0800cdf8
 800c410:	0800ce09 	.word	0x0800ce09

0800c414 <__d2b>:
 800c414:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c418:	460f      	mov	r7, r1
 800c41a:	2101      	movs	r1, #1
 800c41c:	ec59 8b10 	vmov	r8, r9, d0
 800c420:	4616      	mov	r6, r2
 800c422:	f7ff fcd5 	bl	800bdd0 <_Balloc>
 800c426:	4604      	mov	r4, r0
 800c428:	b930      	cbnz	r0, 800c438 <__d2b+0x24>
 800c42a:	4602      	mov	r2, r0
 800c42c:	4b23      	ldr	r3, [pc, #140]	@ (800c4bc <__d2b+0xa8>)
 800c42e:	4824      	ldr	r0, [pc, #144]	@ (800c4c0 <__d2b+0xac>)
 800c430:	f240 310f 	movw	r1, #783	@ 0x30f
 800c434:	f000 fad8 	bl	800c9e8 <__assert_func>
 800c438:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c43c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c440:	b10d      	cbz	r5, 800c446 <__d2b+0x32>
 800c442:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c446:	9301      	str	r3, [sp, #4]
 800c448:	f1b8 0300 	subs.w	r3, r8, #0
 800c44c:	d023      	beq.n	800c496 <__d2b+0x82>
 800c44e:	4668      	mov	r0, sp
 800c450:	9300      	str	r3, [sp, #0]
 800c452:	f7ff fd84 	bl	800bf5e <__lo0bits>
 800c456:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c45a:	b1d0      	cbz	r0, 800c492 <__d2b+0x7e>
 800c45c:	f1c0 0320 	rsb	r3, r0, #32
 800c460:	fa02 f303 	lsl.w	r3, r2, r3
 800c464:	430b      	orrs	r3, r1
 800c466:	40c2      	lsrs	r2, r0
 800c468:	6163      	str	r3, [r4, #20]
 800c46a:	9201      	str	r2, [sp, #4]
 800c46c:	9b01      	ldr	r3, [sp, #4]
 800c46e:	61a3      	str	r3, [r4, #24]
 800c470:	2b00      	cmp	r3, #0
 800c472:	bf0c      	ite	eq
 800c474:	2201      	moveq	r2, #1
 800c476:	2202      	movne	r2, #2
 800c478:	6122      	str	r2, [r4, #16]
 800c47a:	b1a5      	cbz	r5, 800c4a6 <__d2b+0x92>
 800c47c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c480:	4405      	add	r5, r0
 800c482:	603d      	str	r5, [r7, #0]
 800c484:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c488:	6030      	str	r0, [r6, #0]
 800c48a:	4620      	mov	r0, r4
 800c48c:	b003      	add	sp, #12
 800c48e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c492:	6161      	str	r1, [r4, #20]
 800c494:	e7ea      	b.n	800c46c <__d2b+0x58>
 800c496:	a801      	add	r0, sp, #4
 800c498:	f7ff fd61 	bl	800bf5e <__lo0bits>
 800c49c:	9b01      	ldr	r3, [sp, #4]
 800c49e:	6163      	str	r3, [r4, #20]
 800c4a0:	3020      	adds	r0, #32
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	e7e8      	b.n	800c478 <__d2b+0x64>
 800c4a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4ae:	6038      	str	r0, [r7, #0]
 800c4b0:	6918      	ldr	r0, [r3, #16]
 800c4b2:	f7ff fd35 	bl	800bf20 <__hi0bits>
 800c4b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4ba:	e7e5      	b.n	800c488 <__d2b+0x74>
 800c4bc:	0800cdf8 	.word	0x0800cdf8
 800c4c0:	0800ce09 	.word	0x0800ce09

0800c4c4 <__sfputc_r>:
 800c4c4:	6893      	ldr	r3, [r2, #8]
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	b410      	push	{r4}
 800c4cc:	6093      	str	r3, [r2, #8]
 800c4ce:	da08      	bge.n	800c4e2 <__sfputc_r+0x1e>
 800c4d0:	6994      	ldr	r4, [r2, #24]
 800c4d2:	42a3      	cmp	r3, r4
 800c4d4:	db01      	blt.n	800c4da <__sfputc_r+0x16>
 800c4d6:	290a      	cmp	r1, #10
 800c4d8:	d103      	bne.n	800c4e2 <__sfputc_r+0x1e>
 800c4da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4de:	f000 b9df 	b.w	800c8a0 <__swbuf_r>
 800c4e2:	6813      	ldr	r3, [r2, #0]
 800c4e4:	1c58      	adds	r0, r3, #1
 800c4e6:	6010      	str	r0, [r2, #0]
 800c4e8:	7019      	strb	r1, [r3, #0]
 800c4ea:	4608      	mov	r0, r1
 800c4ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4f0:	4770      	bx	lr

0800c4f2 <__sfputs_r>:
 800c4f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4f4:	4606      	mov	r6, r0
 800c4f6:	460f      	mov	r7, r1
 800c4f8:	4614      	mov	r4, r2
 800c4fa:	18d5      	adds	r5, r2, r3
 800c4fc:	42ac      	cmp	r4, r5
 800c4fe:	d101      	bne.n	800c504 <__sfputs_r+0x12>
 800c500:	2000      	movs	r0, #0
 800c502:	e007      	b.n	800c514 <__sfputs_r+0x22>
 800c504:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c508:	463a      	mov	r2, r7
 800c50a:	4630      	mov	r0, r6
 800c50c:	f7ff ffda 	bl	800c4c4 <__sfputc_r>
 800c510:	1c43      	adds	r3, r0, #1
 800c512:	d1f3      	bne.n	800c4fc <__sfputs_r+0xa>
 800c514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c518 <_vfiprintf_r>:
 800c518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c51c:	460d      	mov	r5, r1
 800c51e:	b09d      	sub	sp, #116	@ 0x74
 800c520:	4614      	mov	r4, r2
 800c522:	4698      	mov	r8, r3
 800c524:	4606      	mov	r6, r0
 800c526:	b118      	cbz	r0, 800c530 <_vfiprintf_r+0x18>
 800c528:	6a03      	ldr	r3, [r0, #32]
 800c52a:	b90b      	cbnz	r3, 800c530 <_vfiprintf_r+0x18>
 800c52c:	f7fe fbde 	bl	800acec <__sinit>
 800c530:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c532:	07d9      	lsls	r1, r3, #31
 800c534:	d405      	bmi.n	800c542 <_vfiprintf_r+0x2a>
 800c536:	89ab      	ldrh	r3, [r5, #12]
 800c538:	059a      	lsls	r2, r3, #22
 800c53a:	d402      	bmi.n	800c542 <_vfiprintf_r+0x2a>
 800c53c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c53e:	f7fe fcde 	bl	800aefe <__retarget_lock_acquire_recursive>
 800c542:	89ab      	ldrh	r3, [r5, #12]
 800c544:	071b      	lsls	r3, r3, #28
 800c546:	d501      	bpl.n	800c54c <_vfiprintf_r+0x34>
 800c548:	692b      	ldr	r3, [r5, #16]
 800c54a:	b99b      	cbnz	r3, 800c574 <_vfiprintf_r+0x5c>
 800c54c:	4629      	mov	r1, r5
 800c54e:	4630      	mov	r0, r6
 800c550:	f000 f9e4 	bl	800c91c <__swsetup_r>
 800c554:	b170      	cbz	r0, 800c574 <_vfiprintf_r+0x5c>
 800c556:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c558:	07dc      	lsls	r4, r3, #31
 800c55a:	d504      	bpl.n	800c566 <_vfiprintf_r+0x4e>
 800c55c:	f04f 30ff 	mov.w	r0, #4294967295
 800c560:	b01d      	add	sp, #116	@ 0x74
 800c562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	0598      	lsls	r0, r3, #22
 800c56a:	d4f7      	bmi.n	800c55c <_vfiprintf_r+0x44>
 800c56c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c56e:	f7fe fcc7 	bl	800af00 <__retarget_lock_release_recursive>
 800c572:	e7f3      	b.n	800c55c <_vfiprintf_r+0x44>
 800c574:	2300      	movs	r3, #0
 800c576:	9309      	str	r3, [sp, #36]	@ 0x24
 800c578:	2320      	movs	r3, #32
 800c57a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c57e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c582:	2330      	movs	r3, #48	@ 0x30
 800c584:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c734 <_vfiprintf_r+0x21c>
 800c588:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c58c:	f04f 0901 	mov.w	r9, #1
 800c590:	4623      	mov	r3, r4
 800c592:	469a      	mov	sl, r3
 800c594:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c598:	b10a      	cbz	r2, 800c59e <_vfiprintf_r+0x86>
 800c59a:	2a25      	cmp	r2, #37	@ 0x25
 800c59c:	d1f9      	bne.n	800c592 <_vfiprintf_r+0x7a>
 800c59e:	ebba 0b04 	subs.w	fp, sl, r4
 800c5a2:	d00b      	beq.n	800c5bc <_vfiprintf_r+0xa4>
 800c5a4:	465b      	mov	r3, fp
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f7ff ffa1 	bl	800c4f2 <__sfputs_r>
 800c5b0:	3001      	adds	r0, #1
 800c5b2:	f000 80a7 	beq.w	800c704 <_vfiprintf_r+0x1ec>
 800c5b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5b8:	445a      	add	r2, fp
 800c5ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	f000 809f 	beq.w	800c704 <_vfiprintf_r+0x1ec>
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c5cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5d0:	f10a 0a01 	add.w	sl, sl, #1
 800c5d4:	9304      	str	r3, [sp, #16]
 800c5d6:	9307      	str	r3, [sp, #28]
 800c5d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5de:	4654      	mov	r4, sl
 800c5e0:	2205      	movs	r2, #5
 800c5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5e6:	4853      	ldr	r0, [pc, #332]	@ (800c734 <_vfiprintf_r+0x21c>)
 800c5e8:	f7f3 fdf2 	bl	80001d0 <memchr>
 800c5ec:	9a04      	ldr	r2, [sp, #16]
 800c5ee:	b9d8      	cbnz	r0, 800c628 <_vfiprintf_r+0x110>
 800c5f0:	06d1      	lsls	r1, r2, #27
 800c5f2:	bf44      	itt	mi
 800c5f4:	2320      	movmi	r3, #32
 800c5f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5fa:	0713      	lsls	r3, r2, #28
 800c5fc:	bf44      	itt	mi
 800c5fe:	232b      	movmi	r3, #43	@ 0x2b
 800c600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c604:	f89a 3000 	ldrb.w	r3, [sl]
 800c608:	2b2a      	cmp	r3, #42	@ 0x2a
 800c60a:	d015      	beq.n	800c638 <_vfiprintf_r+0x120>
 800c60c:	9a07      	ldr	r2, [sp, #28]
 800c60e:	4654      	mov	r4, sl
 800c610:	2000      	movs	r0, #0
 800c612:	f04f 0c0a 	mov.w	ip, #10
 800c616:	4621      	mov	r1, r4
 800c618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c61c:	3b30      	subs	r3, #48	@ 0x30
 800c61e:	2b09      	cmp	r3, #9
 800c620:	d94b      	bls.n	800c6ba <_vfiprintf_r+0x1a2>
 800c622:	b1b0      	cbz	r0, 800c652 <_vfiprintf_r+0x13a>
 800c624:	9207      	str	r2, [sp, #28]
 800c626:	e014      	b.n	800c652 <_vfiprintf_r+0x13a>
 800c628:	eba0 0308 	sub.w	r3, r0, r8
 800c62c:	fa09 f303 	lsl.w	r3, r9, r3
 800c630:	4313      	orrs	r3, r2
 800c632:	9304      	str	r3, [sp, #16]
 800c634:	46a2      	mov	sl, r4
 800c636:	e7d2      	b.n	800c5de <_vfiprintf_r+0xc6>
 800c638:	9b03      	ldr	r3, [sp, #12]
 800c63a:	1d19      	adds	r1, r3, #4
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	9103      	str	r1, [sp, #12]
 800c640:	2b00      	cmp	r3, #0
 800c642:	bfbb      	ittet	lt
 800c644:	425b      	neglt	r3, r3
 800c646:	f042 0202 	orrlt.w	r2, r2, #2
 800c64a:	9307      	strge	r3, [sp, #28]
 800c64c:	9307      	strlt	r3, [sp, #28]
 800c64e:	bfb8      	it	lt
 800c650:	9204      	strlt	r2, [sp, #16]
 800c652:	7823      	ldrb	r3, [r4, #0]
 800c654:	2b2e      	cmp	r3, #46	@ 0x2e
 800c656:	d10a      	bne.n	800c66e <_vfiprintf_r+0x156>
 800c658:	7863      	ldrb	r3, [r4, #1]
 800c65a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c65c:	d132      	bne.n	800c6c4 <_vfiprintf_r+0x1ac>
 800c65e:	9b03      	ldr	r3, [sp, #12]
 800c660:	1d1a      	adds	r2, r3, #4
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	9203      	str	r2, [sp, #12]
 800c666:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c66a:	3402      	adds	r4, #2
 800c66c:	9305      	str	r3, [sp, #20]
 800c66e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c744 <_vfiprintf_r+0x22c>
 800c672:	7821      	ldrb	r1, [r4, #0]
 800c674:	2203      	movs	r2, #3
 800c676:	4650      	mov	r0, sl
 800c678:	f7f3 fdaa 	bl	80001d0 <memchr>
 800c67c:	b138      	cbz	r0, 800c68e <_vfiprintf_r+0x176>
 800c67e:	9b04      	ldr	r3, [sp, #16]
 800c680:	eba0 000a 	sub.w	r0, r0, sl
 800c684:	2240      	movs	r2, #64	@ 0x40
 800c686:	4082      	lsls	r2, r0
 800c688:	4313      	orrs	r3, r2
 800c68a:	3401      	adds	r4, #1
 800c68c:	9304      	str	r3, [sp, #16]
 800c68e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c692:	4829      	ldr	r0, [pc, #164]	@ (800c738 <_vfiprintf_r+0x220>)
 800c694:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c698:	2206      	movs	r2, #6
 800c69a:	f7f3 fd99 	bl	80001d0 <memchr>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	d03f      	beq.n	800c722 <_vfiprintf_r+0x20a>
 800c6a2:	4b26      	ldr	r3, [pc, #152]	@ (800c73c <_vfiprintf_r+0x224>)
 800c6a4:	bb1b      	cbnz	r3, 800c6ee <_vfiprintf_r+0x1d6>
 800c6a6:	9b03      	ldr	r3, [sp, #12]
 800c6a8:	3307      	adds	r3, #7
 800c6aa:	f023 0307 	bic.w	r3, r3, #7
 800c6ae:	3308      	adds	r3, #8
 800c6b0:	9303      	str	r3, [sp, #12]
 800c6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6b4:	443b      	add	r3, r7
 800c6b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6b8:	e76a      	b.n	800c590 <_vfiprintf_r+0x78>
 800c6ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6be:	460c      	mov	r4, r1
 800c6c0:	2001      	movs	r0, #1
 800c6c2:	e7a8      	b.n	800c616 <_vfiprintf_r+0xfe>
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	3401      	adds	r4, #1
 800c6c8:	9305      	str	r3, [sp, #20]
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	f04f 0c0a 	mov.w	ip, #10
 800c6d0:	4620      	mov	r0, r4
 800c6d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6d6:	3a30      	subs	r2, #48	@ 0x30
 800c6d8:	2a09      	cmp	r2, #9
 800c6da:	d903      	bls.n	800c6e4 <_vfiprintf_r+0x1cc>
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d0c6      	beq.n	800c66e <_vfiprintf_r+0x156>
 800c6e0:	9105      	str	r1, [sp, #20]
 800c6e2:	e7c4      	b.n	800c66e <_vfiprintf_r+0x156>
 800c6e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e7f0      	b.n	800c6d0 <_vfiprintf_r+0x1b8>
 800c6ee:	ab03      	add	r3, sp, #12
 800c6f0:	9300      	str	r3, [sp, #0]
 800c6f2:	462a      	mov	r2, r5
 800c6f4:	4b12      	ldr	r3, [pc, #72]	@ (800c740 <_vfiprintf_r+0x228>)
 800c6f6:	a904      	add	r1, sp, #16
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	f7fd feb5 	bl	800a468 <_printf_float>
 800c6fe:	4607      	mov	r7, r0
 800c700:	1c78      	adds	r0, r7, #1
 800c702:	d1d6      	bne.n	800c6b2 <_vfiprintf_r+0x19a>
 800c704:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c706:	07d9      	lsls	r1, r3, #31
 800c708:	d405      	bmi.n	800c716 <_vfiprintf_r+0x1fe>
 800c70a:	89ab      	ldrh	r3, [r5, #12]
 800c70c:	059a      	lsls	r2, r3, #22
 800c70e:	d402      	bmi.n	800c716 <_vfiprintf_r+0x1fe>
 800c710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c712:	f7fe fbf5 	bl	800af00 <__retarget_lock_release_recursive>
 800c716:	89ab      	ldrh	r3, [r5, #12]
 800c718:	065b      	lsls	r3, r3, #25
 800c71a:	f53f af1f 	bmi.w	800c55c <_vfiprintf_r+0x44>
 800c71e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c720:	e71e      	b.n	800c560 <_vfiprintf_r+0x48>
 800c722:	ab03      	add	r3, sp, #12
 800c724:	9300      	str	r3, [sp, #0]
 800c726:	462a      	mov	r2, r5
 800c728:	4b05      	ldr	r3, [pc, #20]	@ (800c740 <_vfiprintf_r+0x228>)
 800c72a:	a904      	add	r1, sp, #16
 800c72c:	4630      	mov	r0, r6
 800c72e:	f7fe f933 	bl	800a998 <_printf_i>
 800c732:	e7e4      	b.n	800c6fe <_vfiprintf_r+0x1e6>
 800c734:	0800ce62 	.word	0x0800ce62
 800c738:	0800ce6c 	.word	0x0800ce6c
 800c73c:	0800a469 	.word	0x0800a469
 800c740:	0800c4f3 	.word	0x0800c4f3
 800c744:	0800ce68 	.word	0x0800ce68

0800c748 <__sflush_r>:
 800c748:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c750:	0716      	lsls	r6, r2, #28
 800c752:	4605      	mov	r5, r0
 800c754:	460c      	mov	r4, r1
 800c756:	d454      	bmi.n	800c802 <__sflush_r+0xba>
 800c758:	684b      	ldr	r3, [r1, #4]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	dc02      	bgt.n	800c764 <__sflush_r+0x1c>
 800c75e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c760:	2b00      	cmp	r3, #0
 800c762:	dd48      	ble.n	800c7f6 <__sflush_r+0xae>
 800c764:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c766:	2e00      	cmp	r6, #0
 800c768:	d045      	beq.n	800c7f6 <__sflush_r+0xae>
 800c76a:	2300      	movs	r3, #0
 800c76c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c770:	682f      	ldr	r7, [r5, #0]
 800c772:	6a21      	ldr	r1, [r4, #32]
 800c774:	602b      	str	r3, [r5, #0]
 800c776:	d030      	beq.n	800c7da <__sflush_r+0x92>
 800c778:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c77a:	89a3      	ldrh	r3, [r4, #12]
 800c77c:	0759      	lsls	r1, r3, #29
 800c77e:	d505      	bpl.n	800c78c <__sflush_r+0x44>
 800c780:	6863      	ldr	r3, [r4, #4]
 800c782:	1ad2      	subs	r2, r2, r3
 800c784:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c786:	b10b      	cbz	r3, 800c78c <__sflush_r+0x44>
 800c788:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c78a:	1ad2      	subs	r2, r2, r3
 800c78c:	2300      	movs	r3, #0
 800c78e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c790:	6a21      	ldr	r1, [r4, #32]
 800c792:	4628      	mov	r0, r5
 800c794:	47b0      	blx	r6
 800c796:	1c43      	adds	r3, r0, #1
 800c798:	89a3      	ldrh	r3, [r4, #12]
 800c79a:	d106      	bne.n	800c7aa <__sflush_r+0x62>
 800c79c:	6829      	ldr	r1, [r5, #0]
 800c79e:	291d      	cmp	r1, #29
 800c7a0:	d82b      	bhi.n	800c7fa <__sflush_r+0xb2>
 800c7a2:	4a2a      	ldr	r2, [pc, #168]	@ (800c84c <__sflush_r+0x104>)
 800c7a4:	40ca      	lsrs	r2, r1
 800c7a6:	07d6      	lsls	r6, r2, #31
 800c7a8:	d527      	bpl.n	800c7fa <__sflush_r+0xb2>
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	6062      	str	r2, [r4, #4]
 800c7ae:	04d9      	lsls	r1, r3, #19
 800c7b0:	6922      	ldr	r2, [r4, #16]
 800c7b2:	6022      	str	r2, [r4, #0]
 800c7b4:	d504      	bpl.n	800c7c0 <__sflush_r+0x78>
 800c7b6:	1c42      	adds	r2, r0, #1
 800c7b8:	d101      	bne.n	800c7be <__sflush_r+0x76>
 800c7ba:	682b      	ldr	r3, [r5, #0]
 800c7bc:	b903      	cbnz	r3, 800c7c0 <__sflush_r+0x78>
 800c7be:	6560      	str	r0, [r4, #84]	@ 0x54
 800c7c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7c2:	602f      	str	r7, [r5, #0]
 800c7c4:	b1b9      	cbz	r1, 800c7f6 <__sflush_r+0xae>
 800c7c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7ca:	4299      	cmp	r1, r3
 800c7cc:	d002      	beq.n	800c7d4 <__sflush_r+0x8c>
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f7ff f9fe 	bl	800bbd0 <_free_r>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c7d8:	e00d      	b.n	800c7f6 <__sflush_r+0xae>
 800c7da:	2301      	movs	r3, #1
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b0      	blx	r6
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	1c50      	adds	r0, r2, #1
 800c7e4:	d1c9      	bne.n	800c77a <__sflush_r+0x32>
 800c7e6:	682b      	ldr	r3, [r5, #0]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d0c6      	beq.n	800c77a <__sflush_r+0x32>
 800c7ec:	2b1d      	cmp	r3, #29
 800c7ee:	d001      	beq.n	800c7f4 <__sflush_r+0xac>
 800c7f0:	2b16      	cmp	r3, #22
 800c7f2:	d11e      	bne.n	800c832 <__sflush_r+0xea>
 800c7f4:	602f      	str	r7, [r5, #0]
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	e022      	b.n	800c840 <__sflush_r+0xf8>
 800c7fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7fe:	b21b      	sxth	r3, r3
 800c800:	e01b      	b.n	800c83a <__sflush_r+0xf2>
 800c802:	690f      	ldr	r7, [r1, #16]
 800c804:	2f00      	cmp	r7, #0
 800c806:	d0f6      	beq.n	800c7f6 <__sflush_r+0xae>
 800c808:	0793      	lsls	r3, r2, #30
 800c80a:	680e      	ldr	r6, [r1, #0]
 800c80c:	bf08      	it	eq
 800c80e:	694b      	ldreq	r3, [r1, #20]
 800c810:	600f      	str	r7, [r1, #0]
 800c812:	bf18      	it	ne
 800c814:	2300      	movne	r3, #0
 800c816:	eba6 0807 	sub.w	r8, r6, r7
 800c81a:	608b      	str	r3, [r1, #8]
 800c81c:	f1b8 0f00 	cmp.w	r8, #0
 800c820:	dde9      	ble.n	800c7f6 <__sflush_r+0xae>
 800c822:	6a21      	ldr	r1, [r4, #32]
 800c824:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c826:	4643      	mov	r3, r8
 800c828:	463a      	mov	r2, r7
 800c82a:	4628      	mov	r0, r5
 800c82c:	47b0      	blx	r6
 800c82e:	2800      	cmp	r0, #0
 800c830:	dc08      	bgt.n	800c844 <__sflush_r+0xfc>
 800c832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c83a:	81a3      	strh	r3, [r4, #12]
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c844:	4407      	add	r7, r0
 800c846:	eba8 0800 	sub.w	r8, r8, r0
 800c84a:	e7e7      	b.n	800c81c <__sflush_r+0xd4>
 800c84c:	20400001 	.word	0x20400001

0800c850 <_fflush_r>:
 800c850:	b538      	push	{r3, r4, r5, lr}
 800c852:	690b      	ldr	r3, [r1, #16]
 800c854:	4605      	mov	r5, r0
 800c856:	460c      	mov	r4, r1
 800c858:	b913      	cbnz	r3, 800c860 <_fflush_r+0x10>
 800c85a:	2500      	movs	r5, #0
 800c85c:	4628      	mov	r0, r5
 800c85e:	bd38      	pop	{r3, r4, r5, pc}
 800c860:	b118      	cbz	r0, 800c86a <_fflush_r+0x1a>
 800c862:	6a03      	ldr	r3, [r0, #32]
 800c864:	b90b      	cbnz	r3, 800c86a <_fflush_r+0x1a>
 800c866:	f7fe fa41 	bl	800acec <__sinit>
 800c86a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d0f3      	beq.n	800c85a <_fflush_r+0xa>
 800c872:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c874:	07d0      	lsls	r0, r2, #31
 800c876:	d404      	bmi.n	800c882 <_fflush_r+0x32>
 800c878:	0599      	lsls	r1, r3, #22
 800c87a:	d402      	bmi.n	800c882 <_fflush_r+0x32>
 800c87c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c87e:	f7fe fb3e 	bl	800aefe <__retarget_lock_acquire_recursive>
 800c882:	4628      	mov	r0, r5
 800c884:	4621      	mov	r1, r4
 800c886:	f7ff ff5f 	bl	800c748 <__sflush_r>
 800c88a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c88c:	07da      	lsls	r2, r3, #31
 800c88e:	4605      	mov	r5, r0
 800c890:	d4e4      	bmi.n	800c85c <_fflush_r+0xc>
 800c892:	89a3      	ldrh	r3, [r4, #12]
 800c894:	059b      	lsls	r3, r3, #22
 800c896:	d4e1      	bmi.n	800c85c <_fflush_r+0xc>
 800c898:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c89a:	f7fe fb31 	bl	800af00 <__retarget_lock_release_recursive>
 800c89e:	e7dd      	b.n	800c85c <_fflush_r+0xc>

0800c8a0 <__swbuf_r>:
 800c8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a2:	460e      	mov	r6, r1
 800c8a4:	4614      	mov	r4, r2
 800c8a6:	4605      	mov	r5, r0
 800c8a8:	b118      	cbz	r0, 800c8b2 <__swbuf_r+0x12>
 800c8aa:	6a03      	ldr	r3, [r0, #32]
 800c8ac:	b90b      	cbnz	r3, 800c8b2 <__swbuf_r+0x12>
 800c8ae:	f7fe fa1d 	bl	800acec <__sinit>
 800c8b2:	69a3      	ldr	r3, [r4, #24]
 800c8b4:	60a3      	str	r3, [r4, #8]
 800c8b6:	89a3      	ldrh	r3, [r4, #12]
 800c8b8:	071a      	lsls	r2, r3, #28
 800c8ba:	d501      	bpl.n	800c8c0 <__swbuf_r+0x20>
 800c8bc:	6923      	ldr	r3, [r4, #16]
 800c8be:	b943      	cbnz	r3, 800c8d2 <__swbuf_r+0x32>
 800c8c0:	4621      	mov	r1, r4
 800c8c2:	4628      	mov	r0, r5
 800c8c4:	f000 f82a 	bl	800c91c <__swsetup_r>
 800c8c8:	b118      	cbz	r0, 800c8d2 <__swbuf_r+0x32>
 800c8ca:	f04f 37ff 	mov.w	r7, #4294967295
 800c8ce:	4638      	mov	r0, r7
 800c8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d2:	6823      	ldr	r3, [r4, #0]
 800c8d4:	6922      	ldr	r2, [r4, #16]
 800c8d6:	1a98      	subs	r0, r3, r2
 800c8d8:	6963      	ldr	r3, [r4, #20]
 800c8da:	b2f6      	uxtb	r6, r6
 800c8dc:	4283      	cmp	r3, r0
 800c8de:	4637      	mov	r7, r6
 800c8e0:	dc05      	bgt.n	800c8ee <__swbuf_r+0x4e>
 800c8e2:	4621      	mov	r1, r4
 800c8e4:	4628      	mov	r0, r5
 800c8e6:	f7ff ffb3 	bl	800c850 <_fflush_r>
 800c8ea:	2800      	cmp	r0, #0
 800c8ec:	d1ed      	bne.n	800c8ca <__swbuf_r+0x2a>
 800c8ee:	68a3      	ldr	r3, [r4, #8]
 800c8f0:	3b01      	subs	r3, #1
 800c8f2:	60a3      	str	r3, [r4, #8]
 800c8f4:	6823      	ldr	r3, [r4, #0]
 800c8f6:	1c5a      	adds	r2, r3, #1
 800c8f8:	6022      	str	r2, [r4, #0]
 800c8fa:	701e      	strb	r6, [r3, #0]
 800c8fc:	6962      	ldr	r2, [r4, #20]
 800c8fe:	1c43      	adds	r3, r0, #1
 800c900:	429a      	cmp	r2, r3
 800c902:	d004      	beq.n	800c90e <__swbuf_r+0x6e>
 800c904:	89a3      	ldrh	r3, [r4, #12]
 800c906:	07db      	lsls	r3, r3, #31
 800c908:	d5e1      	bpl.n	800c8ce <__swbuf_r+0x2e>
 800c90a:	2e0a      	cmp	r6, #10
 800c90c:	d1df      	bne.n	800c8ce <__swbuf_r+0x2e>
 800c90e:	4621      	mov	r1, r4
 800c910:	4628      	mov	r0, r5
 800c912:	f7ff ff9d 	bl	800c850 <_fflush_r>
 800c916:	2800      	cmp	r0, #0
 800c918:	d0d9      	beq.n	800c8ce <__swbuf_r+0x2e>
 800c91a:	e7d6      	b.n	800c8ca <__swbuf_r+0x2a>

0800c91c <__swsetup_r>:
 800c91c:	b538      	push	{r3, r4, r5, lr}
 800c91e:	4b29      	ldr	r3, [pc, #164]	@ (800c9c4 <__swsetup_r+0xa8>)
 800c920:	4605      	mov	r5, r0
 800c922:	6818      	ldr	r0, [r3, #0]
 800c924:	460c      	mov	r4, r1
 800c926:	b118      	cbz	r0, 800c930 <__swsetup_r+0x14>
 800c928:	6a03      	ldr	r3, [r0, #32]
 800c92a:	b90b      	cbnz	r3, 800c930 <__swsetup_r+0x14>
 800c92c:	f7fe f9de 	bl	800acec <__sinit>
 800c930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c934:	0719      	lsls	r1, r3, #28
 800c936:	d422      	bmi.n	800c97e <__swsetup_r+0x62>
 800c938:	06da      	lsls	r2, r3, #27
 800c93a:	d407      	bmi.n	800c94c <__swsetup_r+0x30>
 800c93c:	2209      	movs	r2, #9
 800c93e:	602a      	str	r2, [r5, #0]
 800c940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c944:	81a3      	strh	r3, [r4, #12]
 800c946:	f04f 30ff 	mov.w	r0, #4294967295
 800c94a:	e033      	b.n	800c9b4 <__swsetup_r+0x98>
 800c94c:	0758      	lsls	r0, r3, #29
 800c94e:	d512      	bpl.n	800c976 <__swsetup_r+0x5a>
 800c950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c952:	b141      	cbz	r1, 800c966 <__swsetup_r+0x4a>
 800c954:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c958:	4299      	cmp	r1, r3
 800c95a:	d002      	beq.n	800c962 <__swsetup_r+0x46>
 800c95c:	4628      	mov	r0, r5
 800c95e:	f7ff f937 	bl	800bbd0 <_free_r>
 800c962:	2300      	movs	r3, #0
 800c964:	6363      	str	r3, [r4, #52]	@ 0x34
 800c966:	89a3      	ldrh	r3, [r4, #12]
 800c968:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c96c:	81a3      	strh	r3, [r4, #12]
 800c96e:	2300      	movs	r3, #0
 800c970:	6063      	str	r3, [r4, #4]
 800c972:	6923      	ldr	r3, [r4, #16]
 800c974:	6023      	str	r3, [r4, #0]
 800c976:	89a3      	ldrh	r3, [r4, #12]
 800c978:	f043 0308 	orr.w	r3, r3, #8
 800c97c:	81a3      	strh	r3, [r4, #12]
 800c97e:	6923      	ldr	r3, [r4, #16]
 800c980:	b94b      	cbnz	r3, 800c996 <__swsetup_r+0x7a>
 800c982:	89a3      	ldrh	r3, [r4, #12]
 800c984:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c98c:	d003      	beq.n	800c996 <__swsetup_r+0x7a>
 800c98e:	4621      	mov	r1, r4
 800c990:	4628      	mov	r0, r5
 800c992:	f000 f8b3 	bl	800cafc <__smakebuf_r>
 800c996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c99a:	f013 0201 	ands.w	r2, r3, #1
 800c99e:	d00a      	beq.n	800c9b6 <__swsetup_r+0x9a>
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	60a2      	str	r2, [r4, #8]
 800c9a4:	6962      	ldr	r2, [r4, #20]
 800c9a6:	4252      	negs	r2, r2
 800c9a8:	61a2      	str	r2, [r4, #24]
 800c9aa:	6922      	ldr	r2, [r4, #16]
 800c9ac:	b942      	cbnz	r2, 800c9c0 <__swsetup_r+0xa4>
 800c9ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c9b2:	d1c5      	bne.n	800c940 <__swsetup_r+0x24>
 800c9b4:	bd38      	pop	{r3, r4, r5, pc}
 800c9b6:	0799      	lsls	r1, r3, #30
 800c9b8:	bf58      	it	pl
 800c9ba:	6962      	ldrpl	r2, [r4, #20]
 800c9bc:	60a2      	str	r2, [r4, #8]
 800c9be:	e7f4      	b.n	800c9aa <__swsetup_r+0x8e>
 800c9c0:	2000      	movs	r0, #0
 800c9c2:	e7f7      	b.n	800c9b4 <__swsetup_r+0x98>
 800c9c4:	2000001c 	.word	0x2000001c

0800c9c8 <_sbrk_r>:
 800c9c8:	b538      	push	{r3, r4, r5, lr}
 800c9ca:	4d06      	ldr	r5, [pc, #24]	@ (800c9e4 <_sbrk_r+0x1c>)
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	4604      	mov	r4, r0
 800c9d0:	4608      	mov	r0, r1
 800c9d2:	602b      	str	r3, [r5, #0]
 800c9d4:	f7f5 f9ec 	bl	8001db0 <_sbrk>
 800c9d8:	1c43      	adds	r3, r0, #1
 800c9da:	d102      	bne.n	800c9e2 <_sbrk_r+0x1a>
 800c9dc:	682b      	ldr	r3, [r5, #0]
 800c9de:	b103      	cbz	r3, 800c9e2 <_sbrk_r+0x1a>
 800c9e0:	6023      	str	r3, [r4, #0]
 800c9e2:	bd38      	pop	{r3, r4, r5, pc}
 800c9e4:	20001de4 	.word	0x20001de4

0800c9e8 <__assert_func>:
 800c9e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9ea:	4614      	mov	r4, r2
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4b09      	ldr	r3, [pc, #36]	@ (800ca14 <__assert_func+0x2c>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	4605      	mov	r5, r0
 800c9f4:	68d8      	ldr	r0, [r3, #12]
 800c9f6:	b14c      	cbz	r4, 800ca0c <__assert_func+0x24>
 800c9f8:	4b07      	ldr	r3, [pc, #28]	@ (800ca18 <__assert_func+0x30>)
 800c9fa:	9100      	str	r1, [sp, #0]
 800c9fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca00:	4906      	ldr	r1, [pc, #24]	@ (800ca1c <__assert_func+0x34>)
 800ca02:	462b      	mov	r3, r5
 800ca04:	f000 f842 	bl	800ca8c <fiprintf>
 800ca08:	f000 f8d6 	bl	800cbb8 <abort>
 800ca0c:	4b04      	ldr	r3, [pc, #16]	@ (800ca20 <__assert_func+0x38>)
 800ca0e:	461c      	mov	r4, r3
 800ca10:	e7f3      	b.n	800c9fa <__assert_func+0x12>
 800ca12:	bf00      	nop
 800ca14:	2000001c 	.word	0x2000001c
 800ca18:	0800ce7d 	.word	0x0800ce7d
 800ca1c:	0800ce8a 	.word	0x0800ce8a
 800ca20:	0800ceb8 	.word	0x0800ceb8

0800ca24 <_calloc_r>:
 800ca24:	b570      	push	{r4, r5, r6, lr}
 800ca26:	fba1 5402 	umull	r5, r4, r1, r2
 800ca2a:	b934      	cbnz	r4, 800ca3a <_calloc_r+0x16>
 800ca2c:	4629      	mov	r1, r5
 800ca2e:	f7ff f943 	bl	800bcb8 <_malloc_r>
 800ca32:	4606      	mov	r6, r0
 800ca34:	b928      	cbnz	r0, 800ca42 <_calloc_r+0x1e>
 800ca36:	4630      	mov	r0, r6
 800ca38:	bd70      	pop	{r4, r5, r6, pc}
 800ca3a:	220c      	movs	r2, #12
 800ca3c:	6002      	str	r2, [r0, #0]
 800ca3e:	2600      	movs	r6, #0
 800ca40:	e7f9      	b.n	800ca36 <_calloc_r+0x12>
 800ca42:	462a      	mov	r2, r5
 800ca44:	4621      	mov	r1, r4
 800ca46:	f7fe f9dc 	bl	800ae02 <memset>
 800ca4a:	e7f4      	b.n	800ca36 <_calloc_r+0x12>

0800ca4c <__ascii_mbtowc>:
 800ca4c:	b082      	sub	sp, #8
 800ca4e:	b901      	cbnz	r1, 800ca52 <__ascii_mbtowc+0x6>
 800ca50:	a901      	add	r1, sp, #4
 800ca52:	b142      	cbz	r2, 800ca66 <__ascii_mbtowc+0x1a>
 800ca54:	b14b      	cbz	r3, 800ca6a <__ascii_mbtowc+0x1e>
 800ca56:	7813      	ldrb	r3, [r2, #0]
 800ca58:	600b      	str	r3, [r1, #0]
 800ca5a:	7812      	ldrb	r2, [r2, #0]
 800ca5c:	1e10      	subs	r0, r2, #0
 800ca5e:	bf18      	it	ne
 800ca60:	2001      	movne	r0, #1
 800ca62:	b002      	add	sp, #8
 800ca64:	4770      	bx	lr
 800ca66:	4610      	mov	r0, r2
 800ca68:	e7fb      	b.n	800ca62 <__ascii_mbtowc+0x16>
 800ca6a:	f06f 0001 	mvn.w	r0, #1
 800ca6e:	e7f8      	b.n	800ca62 <__ascii_mbtowc+0x16>

0800ca70 <__ascii_wctomb>:
 800ca70:	4603      	mov	r3, r0
 800ca72:	4608      	mov	r0, r1
 800ca74:	b141      	cbz	r1, 800ca88 <__ascii_wctomb+0x18>
 800ca76:	2aff      	cmp	r2, #255	@ 0xff
 800ca78:	d904      	bls.n	800ca84 <__ascii_wctomb+0x14>
 800ca7a:	228a      	movs	r2, #138	@ 0x8a
 800ca7c:	601a      	str	r2, [r3, #0]
 800ca7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca82:	4770      	bx	lr
 800ca84:	700a      	strb	r2, [r1, #0]
 800ca86:	2001      	movs	r0, #1
 800ca88:	4770      	bx	lr
	...

0800ca8c <fiprintf>:
 800ca8c:	b40e      	push	{r1, r2, r3}
 800ca8e:	b503      	push	{r0, r1, lr}
 800ca90:	4601      	mov	r1, r0
 800ca92:	ab03      	add	r3, sp, #12
 800ca94:	4805      	ldr	r0, [pc, #20]	@ (800caac <fiprintf+0x20>)
 800ca96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca9a:	6800      	ldr	r0, [r0, #0]
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	f7ff fd3b 	bl	800c518 <_vfiprintf_r>
 800caa2:	b002      	add	sp, #8
 800caa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800caa8:	b003      	add	sp, #12
 800caaa:	4770      	bx	lr
 800caac:	2000001c 	.word	0x2000001c

0800cab0 <__swhatbuf_r>:
 800cab0:	b570      	push	{r4, r5, r6, lr}
 800cab2:	460c      	mov	r4, r1
 800cab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cab8:	2900      	cmp	r1, #0
 800caba:	b096      	sub	sp, #88	@ 0x58
 800cabc:	4615      	mov	r5, r2
 800cabe:	461e      	mov	r6, r3
 800cac0:	da0d      	bge.n	800cade <__swhatbuf_r+0x2e>
 800cac2:	89a3      	ldrh	r3, [r4, #12]
 800cac4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cac8:	f04f 0100 	mov.w	r1, #0
 800cacc:	bf14      	ite	ne
 800cace:	2340      	movne	r3, #64	@ 0x40
 800cad0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cad4:	2000      	movs	r0, #0
 800cad6:	6031      	str	r1, [r6, #0]
 800cad8:	602b      	str	r3, [r5, #0]
 800cada:	b016      	add	sp, #88	@ 0x58
 800cadc:	bd70      	pop	{r4, r5, r6, pc}
 800cade:	466a      	mov	r2, sp
 800cae0:	f000 f848 	bl	800cb74 <_fstat_r>
 800cae4:	2800      	cmp	r0, #0
 800cae6:	dbec      	blt.n	800cac2 <__swhatbuf_r+0x12>
 800cae8:	9901      	ldr	r1, [sp, #4]
 800caea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800caee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800caf2:	4259      	negs	r1, r3
 800caf4:	4159      	adcs	r1, r3
 800caf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cafa:	e7eb      	b.n	800cad4 <__swhatbuf_r+0x24>

0800cafc <__smakebuf_r>:
 800cafc:	898b      	ldrh	r3, [r1, #12]
 800cafe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb00:	079d      	lsls	r5, r3, #30
 800cb02:	4606      	mov	r6, r0
 800cb04:	460c      	mov	r4, r1
 800cb06:	d507      	bpl.n	800cb18 <__smakebuf_r+0x1c>
 800cb08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	6123      	str	r3, [r4, #16]
 800cb10:	2301      	movs	r3, #1
 800cb12:	6163      	str	r3, [r4, #20]
 800cb14:	b003      	add	sp, #12
 800cb16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb18:	ab01      	add	r3, sp, #4
 800cb1a:	466a      	mov	r2, sp
 800cb1c:	f7ff ffc8 	bl	800cab0 <__swhatbuf_r>
 800cb20:	9f00      	ldr	r7, [sp, #0]
 800cb22:	4605      	mov	r5, r0
 800cb24:	4639      	mov	r1, r7
 800cb26:	4630      	mov	r0, r6
 800cb28:	f7ff f8c6 	bl	800bcb8 <_malloc_r>
 800cb2c:	b948      	cbnz	r0, 800cb42 <__smakebuf_r+0x46>
 800cb2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb32:	059a      	lsls	r2, r3, #22
 800cb34:	d4ee      	bmi.n	800cb14 <__smakebuf_r+0x18>
 800cb36:	f023 0303 	bic.w	r3, r3, #3
 800cb3a:	f043 0302 	orr.w	r3, r3, #2
 800cb3e:	81a3      	strh	r3, [r4, #12]
 800cb40:	e7e2      	b.n	800cb08 <__smakebuf_r+0xc>
 800cb42:	89a3      	ldrh	r3, [r4, #12]
 800cb44:	6020      	str	r0, [r4, #0]
 800cb46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb4a:	81a3      	strh	r3, [r4, #12]
 800cb4c:	9b01      	ldr	r3, [sp, #4]
 800cb4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cb52:	b15b      	cbz	r3, 800cb6c <__smakebuf_r+0x70>
 800cb54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb58:	4630      	mov	r0, r6
 800cb5a:	f000 f81d 	bl	800cb98 <_isatty_r>
 800cb5e:	b128      	cbz	r0, 800cb6c <__smakebuf_r+0x70>
 800cb60:	89a3      	ldrh	r3, [r4, #12]
 800cb62:	f023 0303 	bic.w	r3, r3, #3
 800cb66:	f043 0301 	orr.w	r3, r3, #1
 800cb6a:	81a3      	strh	r3, [r4, #12]
 800cb6c:	89a3      	ldrh	r3, [r4, #12]
 800cb6e:	431d      	orrs	r5, r3
 800cb70:	81a5      	strh	r5, [r4, #12]
 800cb72:	e7cf      	b.n	800cb14 <__smakebuf_r+0x18>

0800cb74 <_fstat_r>:
 800cb74:	b538      	push	{r3, r4, r5, lr}
 800cb76:	4d07      	ldr	r5, [pc, #28]	@ (800cb94 <_fstat_r+0x20>)
 800cb78:	2300      	movs	r3, #0
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	4608      	mov	r0, r1
 800cb7e:	4611      	mov	r1, r2
 800cb80:	602b      	str	r3, [r5, #0]
 800cb82:	f7f5 f8ed 	bl	8001d60 <_fstat>
 800cb86:	1c43      	adds	r3, r0, #1
 800cb88:	d102      	bne.n	800cb90 <_fstat_r+0x1c>
 800cb8a:	682b      	ldr	r3, [r5, #0]
 800cb8c:	b103      	cbz	r3, 800cb90 <_fstat_r+0x1c>
 800cb8e:	6023      	str	r3, [r4, #0]
 800cb90:	bd38      	pop	{r3, r4, r5, pc}
 800cb92:	bf00      	nop
 800cb94:	20001de4 	.word	0x20001de4

0800cb98 <_isatty_r>:
 800cb98:	b538      	push	{r3, r4, r5, lr}
 800cb9a:	4d06      	ldr	r5, [pc, #24]	@ (800cbb4 <_isatty_r+0x1c>)
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	4604      	mov	r4, r0
 800cba0:	4608      	mov	r0, r1
 800cba2:	602b      	str	r3, [r5, #0]
 800cba4:	f7f5 f8ec 	bl	8001d80 <_isatty>
 800cba8:	1c43      	adds	r3, r0, #1
 800cbaa:	d102      	bne.n	800cbb2 <_isatty_r+0x1a>
 800cbac:	682b      	ldr	r3, [r5, #0]
 800cbae:	b103      	cbz	r3, 800cbb2 <_isatty_r+0x1a>
 800cbb0:	6023      	str	r3, [r4, #0]
 800cbb2:	bd38      	pop	{r3, r4, r5, pc}
 800cbb4:	20001de4 	.word	0x20001de4

0800cbb8 <abort>:
 800cbb8:	b508      	push	{r3, lr}
 800cbba:	2006      	movs	r0, #6
 800cbbc:	f000 f82c 	bl	800cc18 <raise>
 800cbc0:	2001      	movs	r0, #1
 800cbc2:	f7f5 f87d 	bl	8001cc0 <_exit>

0800cbc6 <_raise_r>:
 800cbc6:	291f      	cmp	r1, #31
 800cbc8:	b538      	push	{r3, r4, r5, lr}
 800cbca:	4605      	mov	r5, r0
 800cbcc:	460c      	mov	r4, r1
 800cbce:	d904      	bls.n	800cbda <_raise_r+0x14>
 800cbd0:	2316      	movs	r3, #22
 800cbd2:	6003      	str	r3, [r0, #0]
 800cbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800cbd8:	bd38      	pop	{r3, r4, r5, pc}
 800cbda:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbdc:	b112      	cbz	r2, 800cbe4 <_raise_r+0x1e>
 800cbde:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbe2:	b94b      	cbnz	r3, 800cbf8 <_raise_r+0x32>
 800cbe4:	4628      	mov	r0, r5
 800cbe6:	f000 f831 	bl	800cc4c <_getpid_r>
 800cbea:	4622      	mov	r2, r4
 800cbec:	4601      	mov	r1, r0
 800cbee:	4628      	mov	r0, r5
 800cbf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbf4:	f000 b818 	b.w	800cc28 <_kill_r>
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d00a      	beq.n	800cc12 <_raise_r+0x4c>
 800cbfc:	1c59      	adds	r1, r3, #1
 800cbfe:	d103      	bne.n	800cc08 <_raise_r+0x42>
 800cc00:	2316      	movs	r3, #22
 800cc02:	6003      	str	r3, [r0, #0]
 800cc04:	2001      	movs	r0, #1
 800cc06:	e7e7      	b.n	800cbd8 <_raise_r+0x12>
 800cc08:	2100      	movs	r1, #0
 800cc0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc0e:	4620      	mov	r0, r4
 800cc10:	4798      	blx	r3
 800cc12:	2000      	movs	r0, #0
 800cc14:	e7e0      	b.n	800cbd8 <_raise_r+0x12>
	...

0800cc18 <raise>:
 800cc18:	4b02      	ldr	r3, [pc, #8]	@ (800cc24 <raise+0xc>)
 800cc1a:	4601      	mov	r1, r0
 800cc1c:	6818      	ldr	r0, [r3, #0]
 800cc1e:	f7ff bfd2 	b.w	800cbc6 <_raise_r>
 800cc22:	bf00      	nop
 800cc24:	2000001c 	.word	0x2000001c

0800cc28 <_kill_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	4d07      	ldr	r5, [pc, #28]	@ (800cc48 <_kill_r+0x20>)
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4604      	mov	r4, r0
 800cc30:	4608      	mov	r0, r1
 800cc32:	4611      	mov	r1, r2
 800cc34:	602b      	str	r3, [r5, #0]
 800cc36:	f7f5 f833 	bl	8001ca0 <_kill>
 800cc3a:	1c43      	adds	r3, r0, #1
 800cc3c:	d102      	bne.n	800cc44 <_kill_r+0x1c>
 800cc3e:	682b      	ldr	r3, [r5, #0]
 800cc40:	b103      	cbz	r3, 800cc44 <_kill_r+0x1c>
 800cc42:	6023      	str	r3, [r4, #0]
 800cc44:	bd38      	pop	{r3, r4, r5, pc}
 800cc46:	bf00      	nop
 800cc48:	20001de4 	.word	0x20001de4

0800cc4c <_getpid_r>:
 800cc4c:	f7f5 b820 	b.w	8001c90 <_getpid>

0800cc50 <_init>:
 800cc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc52:	bf00      	nop
 800cc54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc56:	bc08      	pop	{r3}
 800cc58:	469e      	mov	lr, r3
 800cc5a:	4770      	bx	lr

0800cc5c <_fini>:
 800cc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc5e:	bf00      	nop
 800cc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc62:	bc08      	pop	{r3}
 800cc64:	469e      	mov	lr, r3
 800cc66:	4770      	bx	lr
