{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585830905351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585830905358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 15:35:05 2020 " "Processing started: Thu Apr 02 15:35:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585830905358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830905358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830905358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585830906302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585830906303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_out.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OUT " "Found entity 1: VGA_OUT" {  } { { "VGA_OUT.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_bitstream.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_bitstream.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BITSTREAM " "Found entity 1: VGA_BITSTREAM" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585830923850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830923850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEY0 test_VGA.v(150) " "Verilog HDL Implicit Net warning at test_VGA.v(150): created implicit net for \"KEY0\"" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830923852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585830923963 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "iVGA_R test_VGA.v(121) " "Verilog HDL warning at test_VGA.v(121): object iVGA_R used but never assigned" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 121 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1585830923969 "|test_VGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "iVGA_G test_VGA.v(122) " "Verilog HDL warning at test_VGA.v(122): object iVGA_G used but never assigned" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1585830923969 "|test_VGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "iVGA_B test_VGA.v(123) " "Verilog HDL warning at test_VGA.v(123): object iVGA_B used but never assigned" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1585830923969 "|test_VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iVGA_R 0 test_VGA.v(121) " "Net \"iVGA_R\" at test_VGA.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585830923972 "|test_VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iVGA_G 0 test_VGA.v(122) " "Net \"iVGA_G\" at test_VGA.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585830923972 "|test_VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iVGA_B 0 test_VGA.v(123) " "Net \"iVGA_B\" at test_VGA.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR test_VGA.v(15) " "Output port \"DRAM_ADDR\" at test_VGA.v(15) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA test_VGA.v(16) " "Output port \"DRAM_BA\" at test_VGA.v(16) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 test_VGA.v(28) " "Output port \"HEX0\" at test_VGA.v(28) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 test_VGA.v(29) " "Output port \"HEX1\" at test_VGA.v(29) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 test_VGA.v(30) " "Output port \"HEX2\" at test_VGA.v(30) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 test_VGA.v(31) " "Output port \"HEX3\" at test_VGA.v(31) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 test_VGA.v(32) " "Output port \"HEX4\" at test_VGA.v(32) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 test_VGA.v(33) " "Output port \"HEX5\" at test_VGA.v(33) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR test_VGA.v(39) " "Output port \"LEDR\" at test_VGA.v(39) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[7..4\] test_VGA.v(46) " "Output port \"VGA_B\[7..4\]\" at test_VGA.v(46) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[7..4\] test_VGA.v(48) " "Output port \"VGA_G\[7..4\]\" at test_VGA.v(48) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923973 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[7..4\] test_VGA.v(50) " "Output port \"VGA_R\[7..4\]\" at test_VGA.v(50) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N test_VGA.v(17) " "Output port \"DRAM_CAS_N\" at test_VGA.v(17) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE test_VGA.v(18) " "Output port \"DRAM_CKE\" at test_VGA.v(18) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK test_VGA.v(19) " "Output port \"DRAM_CLK\" at test_VGA.v(19) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N test_VGA.v(20) " "Output port \"DRAM_CS_N\" at test_VGA.v(20) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM test_VGA.v(22) " "Output port \"DRAM_LDQM\" at test_VGA.v(22) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N test_VGA.v(23) " "Output port \"DRAM_RAS_N\" at test_VGA.v(23) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM test_VGA.v(24) " "Output port \"DRAM_UDQM\" at test_VGA.v(24) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N test_VGA.v(25) " "Output port \"DRAM_WE_N\" at test_VGA.v(25) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N test_VGA.v(45) " "Output port \"VGA_BLANK_N\" at test_VGA.v(45) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N test_VGA.v(51) " "Output port \"VGA_SYNC_N\" at test_VGA.v(51) has no driver" {  } { { "test_VGA.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585830923974 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:u1 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:u1\"" {  } { { "test_VGA.v" "u1" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_0002 VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst " "Elaborating entity \"VGA_PLL_0002\" for hierarchy \"VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\"" {  } { { "VGA_PLL.v" "vga_pll_inst" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924075 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1585830924091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_PLL:u1\|VGA_PLL_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585830924094 ""}  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_PLL/VGA_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585830924094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:u2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:u2\"" {  } { { "test_VGA.v" "u2" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_SYNC.v(26) " "Verilog HDL assignment warning at VGA_SYNC.v(26): truncated value with size 32 to match size of target (11)" {  } { { "VGA_SYNC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_SYNC.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924111 "|test_VGA|VGA_SYNC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_SYNC.v(27) " "Verilog HDL assignment warning at VGA_SYNC.v(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA_SYNC.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_SYNC.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924111 "|test_VGA|VGA_SYNC:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OUT VGA_OUT:u3 " "Elaborating entity \"VGA_OUT\" for hierarchy \"VGA_OUT:u3\"" {  } { { "test_VGA.v" "u3" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_OUT.v(34) " "Verilog HDL assignment warning at VGA_OUT.v(34): truncated value with size 32 to match size of target (4)" {  } { { "VGA_OUT.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924124 "|test_VGA|VGA_OUT:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_OUT.v(35) " "Verilog HDL assignment warning at VGA_OUT.v(35): truncated value with size 32 to match size of target (4)" {  } { { "VGA_OUT.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924125 "|test_VGA|VGA_OUT:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_OUT.v(36) " "Verilog HDL assignment warning at VGA_OUT.v(36): truncated value with size 32 to match size of target (4)" {  } { { "VGA_OUT.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924125 "|test_VGA|VGA_OUT:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BITSTREAM VGA_BITSTREAM:u4 " "Elaborating entity \"VGA_BITSTREAM\" for hierarchy \"VGA_BITSTREAM:u4\"" {  } { { "test_VGA.v" "u4" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585830924126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(36) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(36): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924128 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(58) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(58): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924129 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(80) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924130 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(99) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(99): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924131 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(116) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(116): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924132 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(133) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(133): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924133 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(154) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(154): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924133 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(158) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(158): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924133 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_BITSTREAM.v(166) " "Verilog HDL assignment warning at VGA_BITSTREAM.v(166): truncated value with size 32 to match size of target (10)" {  } { { "VGA_BITSTREAM.v" "" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585830924134 "|test_VGA|VGA_BITSTREAM:u4"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_R\[3\] VGA_OUT:u3\|iVGA_R\[3\] " "Net \"irVGA_R\[3\]\", which fans out to \"VGA_OUT:u3\|iVGA_R\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oRed\[3\] " "Net is fed by \"VGA_BITSTREAM:u4\|oRed\[3\]\"" {  } { { "VGA_BITSTREAM.v" "oRed\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924365 ""}  } { { "test_VGA.v" "irVGA_R\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 124 -1 0 } } { "VGA_OUT.v" "iVGA_R\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_R\[2\] VGA_OUT:u3\|iVGA_R\[2\] " "Net \"irVGA_R\[2\]\", which fans out to \"VGA_OUT:u3\|iVGA_R\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oRed\[2\] " "Net is fed by \"VGA_BITSTREAM:u4\|oRed\[2\]\"" {  } { { "VGA_BITSTREAM.v" "oRed\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924365 ""}  } { { "test_VGA.v" "irVGA_R\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 124 -1 0 } } { "VGA_OUT.v" "iVGA_R\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_R\[1\] VGA_OUT:u3\|iVGA_R\[1\] " "Net \"irVGA_R\[1\]\", which fans out to \"VGA_OUT:u3\|iVGA_R\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oRed\[1\] " "Net is fed by \"VGA_BITSTREAM:u4\|oRed\[1\]\"" {  } { { "VGA_BITSTREAM.v" "oRed\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_R\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 124 -1 0 } } { "VGA_OUT.v" "iVGA_R\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_R\[0\] VGA_OUT:u3\|iVGA_R\[0\] " "Net \"irVGA_R\[0\]\", which fans out to \"VGA_OUT:u3\|iVGA_R\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oRed\[0\] " "Net is fed by \"VGA_BITSTREAM:u4\|oRed\[0\]\"" {  } { { "VGA_BITSTREAM.v" "oRed\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_R\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 124 -1 0 } } { "VGA_OUT.v" "iVGA_R\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_G\[3\] VGA_OUT:u3\|iVGA_G\[3\] " "Net \"irVGA_G\[3\]\", which fans out to \"VGA_OUT:u3\|iVGA_G\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oGreen\[3\] " "Net is fed by \"VGA_BITSTREAM:u4\|oGreen\[3\]\"" {  } { { "VGA_BITSTREAM.v" "oGreen\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_G\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 125 -1 0 } } { "VGA_OUT.v" "iVGA_G\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_G\[2\] VGA_OUT:u3\|iVGA_G\[2\] " "Net \"irVGA_G\[2\]\", which fans out to \"VGA_OUT:u3\|iVGA_G\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oGreen\[2\] " "Net is fed by \"VGA_BITSTREAM:u4\|oGreen\[2\]\"" {  } { { "VGA_BITSTREAM.v" "oGreen\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_G\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 125 -1 0 } } { "VGA_OUT.v" "iVGA_G\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_G\[1\] VGA_OUT:u3\|iVGA_G\[1\] " "Net \"irVGA_G\[1\]\", which fans out to \"VGA_OUT:u3\|iVGA_G\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oGreen\[1\] " "Net is fed by \"VGA_BITSTREAM:u4\|oGreen\[1\]\"" {  } { { "VGA_BITSTREAM.v" "oGreen\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_G\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 125 -1 0 } } { "VGA_OUT.v" "iVGA_G\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_G\[0\] VGA_OUT:u3\|iVGA_G\[0\] " "Net \"irVGA_G\[0\]\", which fans out to \"VGA_OUT:u3\|iVGA_G\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oGreen\[0\] " "Net is fed by \"VGA_BITSTREAM:u4\|oGreen\[0\]\"" {  } { { "VGA_BITSTREAM.v" "oGreen\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924366 ""}  } { { "test_VGA.v" "irVGA_G\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 125 -1 0 } } { "VGA_OUT.v" "iVGA_G\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_B\[3\] VGA_OUT:u3\|iVGA_B\[3\] " "Net \"irVGA_B\[3\]\", which fans out to \"VGA_OUT:u3\|iVGA_B\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oBlue\[3\] " "Net is fed by \"VGA_BITSTREAM:u4\|oBlue\[3\]\"" {  } { { "VGA_BITSTREAM.v" "oBlue\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""}  } { { "test_VGA.v" "irVGA_B\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 126 -1 0 } } { "VGA_OUT.v" "iVGA_B\[3\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 19 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_B\[2\] VGA_OUT:u3\|iVGA_B\[2\] " "Net \"irVGA_B\[2\]\", which fans out to \"VGA_OUT:u3\|iVGA_B\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oBlue\[2\] " "Net is fed by \"VGA_BITSTREAM:u4\|oBlue\[2\]\"" {  } { { "VGA_BITSTREAM.v" "oBlue\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""}  } { { "test_VGA.v" "irVGA_B\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 126 -1 0 } } { "VGA_OUT.v" "iVGA_B\[2\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 19 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_B\[1\] VGA_OUT:u3\|iVGA_B\[1\] " "Net \"irVGA_B\[1\]\", which fans out to \"VGA_OUT:u3\|iVGA_B\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oBlue\[1\] " "Net is fed by \"VGA_BITSTREAM:u4\|oBlue\[1\]\"" {  } { { "VGA_BITSTREAM.v" "oBlue\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""}  } { { "test_VGA.v" "irVGA_B\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 126 -1 0 } } { "VGA_OUT.v" "iVGA_B\[1\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 19 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "irVGA_B\[0\] VGA_OUT:u3\|iVGA_B\[0\] " "Net \"irVGA_B\[0\]\", which fans out to \"VGA_OUT:u3\|iVGA_B\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VGA_BITSTREAM:u4\|oBlue\[0\] " "Net is fed by \"VGA_BITSTREAM:u4\|oBlue\[0\]\"" {  } { { "VGA_BITSTREAM.v" "oBlue\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_BITSTREAM.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1585830924367 ""}  } { { "test_VGA.v" "irVGA_B\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/test_VGA.v" 126 -1 0 } } { "VGA_OUT.v" "iVGA_B\[0\]" { Text "C:/Users/petry/OneDrive/projects_quartus/test_VGA1/VGA_OUT.v" 19 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1585830924367 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585830924368 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 36 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 36 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585830924550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 02 15:35:24 2020 " "Processing ended: Thu Apr 02 15:35:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585830924550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585830924550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585830924550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830924550 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 38 s 45 s " "Quartus Prime Full Compilation was unsuccessful. 38 errors, 45 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585830925367 ""}
