{"version":"1.1.0","info":[["/Users/yunlang/work/Nova164_RV_I/func_test_64i/cpu132_gettrace/testbench/tb_top.v",[[[[[["tb_top",[[42,0],[42,17]],[[42,7],[42,13]],[],["module"]],[224,9]],[[["resetn",[[43,0],[43,10]],[[43,4],[43,10]],["tb_top"],["variable","reg"]],["clk",[[44,0],[44,7]],[[44,4],[44,7]],["tb_top"],["variable","reg"]],["led",[[47,0],[47,15]],[[47,12],[47,15]],["tb_top"],["variable","wire"]],["led_rg0",[[48,0],[48,19]],[[48,12],[48,19]],["tb_top"],["variable","wire"]],["led_rg1",[[49,0],[49,19]],[[49,12],[49,19]],["tb_top"],["variable","wire"]],["num_csn",[[50,0],[50,19]],[[50,12],[50,19]],["tb_top"],["variable","wire"]],["num_a_g",[[51,0],[51,19]],[[51,12],[51,19]],["tb_top"],["variable","wire"]],["switch",[[52,0],[52,18]],[[52,12],[52,18]],["tb_top"],["variable","wire"]],["btn_key_col",[[53,0],[53,23]],[[53,12],[53,23]],["tb_top"],["variable","wire"]],["btn_key_row",[[54,0],[54,23]],[[54,12],[54,23]],["tb_top"],["variable","wire"]],["btn_step",[[55,0],[55,20]],[[55,12],[55,20]],["tb_top"],["variable","wire"]],["soc_lite",[[68,0],[83,5]],[[68,34],[68,42]],["tb_top"],["instance","soc_lite_top"]],["soc_clk",[[90,0],[90,12]],[[90,5],[90,12]],["tb_top"],["variable","wire"]],["debug_wb_pc",[[91,0],[91,23]],[[91,12],[91,23]],["tb_top"],["variable","wire"]],["debug_wb_rf_wen",[[92,0],[92,27]],[[92,12],[92,27]],["tb_top"],["variable","wire"]],["debug_wb_rf_wnum",[[93,0],[93,28]],[[93,12],[93,28]],["tb_top"],["variable","wire"]],["debug_wb_rf_wdata",[[94,0],[94,29]],[[94,12],[94,29]],["tb_top"],["variable","wire"]],["debug_wb_rf_wdata_v",[[102,0],[102,31]],[[102,12],[102,31]],["tb_top"],["variable","wire"]],["trace_ref",[[109,0],[109,17]],[[109,8],[109,17]],["tb_top"],["variable","integer"]],["debug_end",[[114,0],[114,20]],[[114,11],[114,20]],["tb_top"],["variable","reg"]],["err_count",[[126,0],[126,19]],[[126,10],[126,19]],["tb_top"],["variable","reg"]],["confreg_num_reg",[[127,0],[127,46]],[[127,12],[127,27]],["tb_top"],["variable","wire"]],["confreg_num_reg_r",[[128,0],[128,29]],[[128,12],[128,29]],["tb_top"],["variable","reg"]],["uart_display",[[177,0],[177,17]],[[177,5],[177,17]],["tb_top"],["variable","wire"]],["uart_data",[[178,0],[178,20]],[[178,11],[178,20]],["tb_top"],["variable","wire"]],["test_end",[[198,0],[198,76]],[[198,5],[198,13]],["tb_top"],["variable","wire"]]]]]],null,null,null,[["TRACE_REF_FILE",[[34,0],[35,0]],[[34,8],[34,22]],["source.systemverilog"],["macro"]],["CONFREG_NUM_REG",[[35,0],[36,0]],[[35,8],[35,23]],["source.systemverilog"],["macro"]],["CONFREG_OPEN_TRACE",[[36,0],[37,0]],[[36,8],[36,26]],["source.systemverilog"],["macro"]],["CONFREG_NUM_MONITOR",[[37,0],[38,0]],[[37,8],[37,27]],["source.systemverilog"],["macro"]],["CONFREG_UART_DISPLAY",[[38,0],[39,0]],[[38,8],[38,28]],["source.systemverilog"],["macro"]],["CONFREG_UART_DATA",[[39,0],[40,0]],[[39,8],[39,25]],["source.systemverilog"],["macro"]],["END_PC",[[40,0],[42,0]],[[40,8],[40,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/bdram_64.v",[[[[[["bdram_64",[[0,0],[8,2]],[[0,7],[0,15]],[],["module"]],[61,9]],[[["clka",[[1,0],[1,30]],[[1,26],[1,30]],["bdram_64"],["port","input"]],["ena",[[2,0],[2,29]],[[2,26],[2,29]],["bdram_64"],["port","input"]],["wea",[[3,0],[3,29]],[[3,26],[3,29]],["bdram_64"],["port","input"]],["addra",[[4,0],[4,31]],[[4,26],[4,31]],["bdram_64"],["port","input"]],["dina",[[5,0],[5,30]],[[5,26],[5,30]],["bdram_64"],["port","input"]],["douta",[[6,0],[6,31]],[[6,26],[6,31]],["bdram_64"],["port","reg"]],["MEMDEPTH",[[10,0],[10,30]],[[10,11],[10,19]],["bdram_64"],["parameter"]],["inst_read",[[12,0],[12,21]],[[12,12],[12,21]],["bdram_64"],["variable","wire"]],["mem",[[14,0],[14,31]],[[14,11],[14,14]],["bdram_64"],["variable","reg"]],["mem_0",[[20,0],[20,33]],[[20,10],[20,15]],["bdram_64"],["variable","wire"]],["mem_1",[[21,0],[21,34]],[[21,10],[21,15]],["bdram_64"],["variable","wire"]],["mem_2",[[22,0],[22,35]],[[22,10],[22,15]],["bdram_64"],["variable","wire"]],["mem_3",[[23,0],[23,35]],[[23,10],[23,15]],["bdram_64"],["variable","wire"]],["mem_4",[[24,0],[24,35]],[[24,10],[24,15]],["bdram_64"],["variable","wire"]],["mem_5",[[25,0],[25,35]],[[25,10],[25,15]],["bdram_64"],["variable","wire"]],["mem_6",[[26,0],[26,35]],[[26,10],[26,15]],["bdram_64"],["variable","wire"]],["mem_7",[[27,0],[27,35]],[[27,10],[27,15]],["bdram_64"],["variable","wire"]],["memw_0",[[29,0],[29,48]],[[29,10],[29,16]],["bdram_64"],["variable","wire"]],["memw_1",[[30,0],[30,48]],[[30,10],[30,16]],["bdram_64"],["variable","wire"]],["memw_2",[[31,0],[31,48]],[[31,10],[31,16]],["bdram_64"],["variable","wire"]],["memw_3",[[32,0],[32,48]],[[32,10],[32,16]],["bdram_64"],["variable","wire"]],["memw_4",[[33,0],[33,48]],[[33,10],[33,16]],["bdram_64"],["variable","wire"]],["memw_5",[[34,0],[34,48]],[[34,10],[34,16]],["bdram_64"],["variable","wire"]],["memw_6",[[35,0],[35,48]],[[35,10],[35,16]],["bdram_64"],["variable","wire"]],["memw_7",[[36,0],[36,48]],[[36,10],[36,16]],["bdram_64"],["variable","wire"]],["memw_data",[[38,0],[38,88]],[[38,12],[38,21]],["bdram_64"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/BRIDGE/bridge_1x2.v",[[[[[["bridge_1x2",[[49,0],[70,2]],[[49,7],[49,17]],[],["module"]],[110,0]],[[["clk",[[50,4],[50,39]],[[50,36],[50,39]],["bridge_1x2"],["port","input"]],["resetn",[[51,4],[51,42]],[[51,36],[51,42]],["bridge_1x2"],["port","input"]],["cpu_data_en",[[53,4],[53,47]],[[53,36],[53,47]],["bridge_1x2"],["port","input"]],["cpu_data_wen",[[54,4],[54,48]],[[54,36],[54,48]],["bridge_1x2"],["port","input"]],["cpu_data_addr",[[55,4],[55,49]],[[55,36],[55,49]],["bridge_1x2"],["port","input"]],["cpu_data_wdata",[[56,4],[56,50]],[[56,36],[56,50]],["bridge_1x2"],["port","input"]],["cpu_data_rdata",[[57,4],[57,50]],[[57,36],[57,50]],["bridge_1x2"],["port","output"]],["data_sram_en",[[59,4],[59,48]],[[59,36],[59,48]],["bridge_1x2"],["port","output"]],["data_sram_wen",[[60,4],[60,49]],[[60,36],[60,49]],["bridge_1x2"],["port","output"]],["data_sram_addr",[[61,4],[61,50]],[[61,36],[61,50]],["bridge_1x2"],["port","output"]],["data_sram_wdata",[[62,4],[62,51]],[[62,36],[62,51]],["bridge_1x2"],["port","output"]],["data_sram_rdata",[[63,4],[63,51]],[[63,36],[63,51]],["bridge_1x2"],["port","input"]],["conf_en",[[65,4],[65,43]],[[65,36],[65,43]],["bridge_1x2"],["port","output"]],["conf_wen",[[66,4],[66,44]],[[66,36],[66,44]],["bridge_1x2"],["port","output"]],["conf_addr",[[67,4],[67,45]],[[67,36],[67,45]],["bridge_1x2"],["port","output"]],["conf_wdata",[[68,4],[68,46]],[[68,36],[68,46]],["bridge_1x2"],["port","output"]],["conf_rdata",[[69,4],[69,46]],[[69,36],[69,46]],["bridge_1x2"],["port","input"]],["sel_sram",[[71,4],[71,17]],[[71,9],[71,17]],["bridge_1x2"],["variable","wire"]],["sel_conf",[[72,4],[72,17]],[[72,9],[72,17]],["bridge_1x2"],["variable","wire"]],["sel_sram_r",[[74,4],[74,18]],[[74,8],[74,18]],["bridge_1x2"],["variable","reg"]],["sel_conf_r",[[75,4],[75,18]],[[75,8],[75,18]],["bridge_1x2"],["variable","reg"]]]]]],null,null,null,[["CONF_ADDR_BASE",[[47,0],[48,0]],[[47,8],[47,22]],["source.systemverilog"],["macro"]],["CONF_ADDR_MASK",[[48,0],[49,0]],[[48,8],[48,22]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/CONFREG/confreg.v",[[[[[["confreg",[[72,0],[94,2]],[[72,7],[72,14]],[],["module"]],[671,9]],[[["SIMULATION",[[73,2],[73,27]],[[73,12],[73,22]],["confreg"],["parameter-port","parameter"]],["clk",[[75,4],[75,25]],[[75,22],[75,25]],["confreg"],["port","input"]],["timer_clk",[[76,4],[76,31]],[[76,22],[76,31]],["confreg"],["port","input"]],["resetn",[[77,4],[77,28]],[[77,22],[77,28]],["confreg"],["port","input"]],["conf_en",[[79,1],[79,26]],[[79,19],[79,26]],["confreg"],["port","input"]],["conf_wen",[[80,1],[80,27]],[[80,19],[80,27]],["confreg"],["port","input"]],["conf_addr",[[81,1],[81,28]],[[81,19],[81,28]],["confreg"],["port","input"]],["conf_wdata",[[82,1],[82,29]],[[82,19],[82,29]],["confreg"],["port","input"]],["conf_rdata",[[83,1],[83,29]],[[83,19],[83,29]],["confreg"],["port","output"]],["led",[[85,4],[85,25]],[[85,22],[85,25]],["confreg"],["port","output"]],["led_rg0",[[86,4],[86,29]],[[86,22],[86,29]],["confreg"],["port","output"]],["led_rg1",[[87,4],[87,29]],[[87,22],[87,29]],["confreg"],["port","output"]],["num_csn",[[88,4],[88,29]],[[88,22],[88,29]],["confreg"],["port","reg"]],["num_a_g",[[89,4],[89,29]],[[89,22],[89,29]],["confreg"],["port","reg"]],["switch",[[90,4],[90,28]],[[90,22],[90,28]],["confreg"],["port","input"]],["btn_key_col",[[91,4],[91,33]],[[91,22],[91,33]],["confreg"],["port","output"]],["btn_key_row",[[92,4],[92,33]],[[92,22],[92,33]],["confreg"],["port","input"]],["btn_step",[[93,4],[93,30]],[[93,22],[93,30]],["confreg"],["port","input"]],["cr0",[[95,4],[95,19]],[[95,16],[95,19]],["confreg"],["variable","reg"]],["cr1",[[96,4],[96,19]],[[96,16],[96,19]],["confreg"],["variable","reg"]],["cr2",[[97,4],[97,19]],[[97,16],[97,19]],["confreg"],["variable","reg"]],["cr3",[[98,4],[98,19]],[[98,16],[98,19]],["confreg"],["variable","reg"]],["cr4",[[99,4],[99,19]],[[99,16],[99,19]],["confreg"],["variable","reg"]],["cr5",[[100,4],[100,19]],[[100,16],[100,19]],["confreg"],["variable","reg"]],["cr6",[[101,4],[101,19]],[[101,16],[101,19]],["confreg"],["variable","reg"]],["cr7",[[102,4],[102,19]],[[102,16],[102,19]],["confreg"],["variable","reg"]],["led_data",[[104,4],[104,24]],[[104,16],[104,24]],["confreg"],["variable","reg"]],["led_rg0_data",[[105,4],[105,28]],[[105,16],[105,28]],["confreg"],["variable","reg"]],["led_rg1_data",[[106,4],[106,28]],[[106,16],[106,28]],["confreg"],["variable","reg"]],["num_data",[[107,4],[107,24]],[[107,16],[107,24]],["confreg"],["variable","reg"]],["switch_data",[[108,4],[108,27]],[[108,16],[108,27]],["confreg"],["variable","wire"]],["sw_inter_data",[[109,4],[109,29]],[[109,16],[109,29]],["confreg"],["variable","wire"]],["btn_key_data",[[110,4],[110,28]],[[110,16],[110,28]],["confreg"],["variable","wire"]],["btn_step_data",[[111,4],[111,29]],[[111,16],[111,29]],["confreg"],["variable","wire"]],["timer_r2",[[112,4],[112,24]],[[112,16],[112,24]],["confreg"],["variable","reg"]],["simu_flag",[[113,4],[113,25]],[[113,16],[113,25]],["confreg"],["variable","reg"]],["io_simu",[[114,4],[114,23]],[[114,16],[114,23]],["confreg"],["variable","reg"]],["virtual_uart_data",[[115,4],[115,33]],[[115,16],[115,33]],["confreg"],["variable","reg"]],["open_trace",[[116,4],[116,26]],[[116,16],[116,26]],["confreg"],["variable","reg"]],["num_monitor",[[117,4],[117,27]],[[117,16],[117,27]],["confreg"],["variable","reg"]],["conf_rdata_reg",[[120,4],[120,29]],[[120,15],[120,29]],["confreg"],["variable","reg"]],["write_cr0",[[162,0],[162,55]],[[162,5],[162,14]],["confreg"],["variable","wire"]],["write_cr1",[[163,0],[163,55]],[[163,5],[163,14]],["confreg"],["variable","wire"]],["write_cr2",[[164,0],[164,55]],[[164,5],[164,14]],["confreg"],["variable","wire"]],["write_cr3",[[165,0],[165,55]],[[165,5],[165,14]],["confreg"],["variable","wire"]],["write_cr4",[[166,0],[166,55]],[[166,5],[166,14]],["confreg"],["variable","wire"]],["write_cr5",[[167,0],[167,55]],[[167,5],[167,14]],["confreg"],["variable","wire"]],["write_cr6",[[168,0],[168,55]],[[168,5],[168,14]],["confreg"],["variable","wire"]],["write_cr7",[[169,0],[169,55]],[[169,5],[169,14]],["confreg"],["variable","wire"]],["write_timer_begin",[[192,0],[192,29]],[[192,12],[192,29]],["confreg"],["variable","reg"]],["write_timer_begin_r1",[[192,0],[192,50]],[[192,30],[192,50]],["confreg"],["variable","write_timer_begin"]],["write_timer_begin_r2",[[192,0],[192,72]],[[192,52],[192,72]],["confreg"],["variable","write_timer_begin_r1"]],["write_timer_begin_r3",[[192,0],[192,93]],[[192,73],[192,93]],["confreg"],["variable","write_timer_begin_r2"]],["write_timer_end_r1",[[193,0],[193,30]],[[193,12],[193,30]],["confreg"],["variable","reg"]],["write_timer_end_r2",[[193,0],[193,50]],[[193,32],[193,50]],["confreg"],["variable","write_timer_end_r1"]],["conf_wdata_r",[[194,0],[194,24]],[[194,12],[194,24]],["confreg"],["variable","reg"]],["conf_wdata_r1",[[194,0],[194,39]],[[194,26],[194,39]],["confreg"],["variable","conf_wdata_r"]],["conf_wdata_r2",[[194,0],[194,53]],[[194,40],[194,53]],["confreg"],["variable","conf_wdata_r1"]],["timer_r1",[[196,0],[196,20]],[[196,12],[196,20]],["confreg"],["variable","reg"]],["timer",[[197,0],[197,17]],[[197,12],[197,17]],["confreg"],["variable","reg"]],["write_timer",[[199,0],[199,59]],[[199,5],[199,16]],["confreg"],["variable","wire"]],["write_io_simu",[[260,0],[260,63]],[[260,5],[260,18]],["confreg"],["variable","wire"]],["write_open_trace",[[275,0],[275,69]],[[275,5],[275,21]],["confreg"],["variable","wire"]],["write_num_monitor",[[290,0],[290,71]],[[290,5],[290,22]],["confreg"],["variable","wire"]],["write_uart_data",[[305,0],[305,26]],[[305,11],[305,26]],["confreg"],["variable","wire"]],["write_uart_valid",[[306,0],[306,72]],[[306,5],[306,21]],["confreg"],["variable","wire"]],["write_led",[[324,0],[324,55]],[[324,5],[324,14]],["confreg"],["variable","wire"]],["btn_key_r",[[352,0],[352,20]],[[352,11],[352,20]],["confreg"],["variable","reg"]],["state",[[356,0],[356,16]],[[356,11],[356,16]],["confreg"],["variable","reg"]],["next_state",[[357,0],[357,21]],[[357,11],[357,21]],["confreg"],["variable","wire"]],["key_flag",[[360,0],[360,19]],[[360,11],[360,19]],["confreg"],["variable","reg"]],["key_count",[[361,0],[361,20]],[[361,11],[361,20]],["confreg"],["variable","reg"]],["state_count",[[362,0],[362,22]],[[362,11],[362,22]],["confreg"],["variable","reg"]],["key_start",[[363,0],[363,51]],[[363,5],[363,14]],["confreg"],["variable","wire"]],["key_end",[[364,0],[364,51]],[[364,5],[364,12]],["confreg"],["variable","wire"]],["key_sample",[[365,0],[365,30]],[[365,5],[365,15]],["confreg"],["variable","wire"]],["btn_key_tmp",[[428,0],[428,23]],[[428,12],[428,23]],["confreg"],["variable","wire"]],["btn_step0_r",[[462,0],[462,15]],[[462,4],[462,15]],["confreg"],["variable","reg"]],["btn_step1_r",[[463,0],[463,15]],[[463,4],[463,15]],["confreg"],["variable","reg"]],["step0_flag",[[468,0],[468,21]],[[468,11],[468,21]],["confreg"],["variable","reg"]],["step0_count",[[469,0],[469,22]],[[469,11],[469,22]],["confreg"],["variable","reg"]],["step0_start",[[470,0],[470,46]],[[470,5],[470,16]],["confreg"],["variable","wire"]],["step0_end",[[471,0],[471,46]],[[471,5],[471,14]],["confreg"],["variable","wire"]],["step0_sample",[[472,0],[472,34]],[[472,5],[472,17]],["confreg"],["variable","wire"]],["step1_flag",[[509,0],[509,21]],[[509,11],[509,21]],["confreg"],["variable","reg"]],["step1_count",[[510,0],[510,22]],[[510,11],[510,22]],["confreg"],["variable","reg"]],["step1_start",[[511,0],[511,46]],[[511,5],[511,16]],["confreg"],["variable","wire"]],["step1_end",[[512,0],[512,46]],[[512,5],[512,14]],["confreg"],["variable","wire"]],["step1_sample",[[513,0],[513,34]],[[513,5],[513,17]],["confreg"],["variable","wire"]],["write_led_rg0",[[552,0],[552,63]],[[552,5],[552,18]],["confreg"],["variable","wire"]],["write_led_rg1",[[553,0],[553,63]],[[553,5],[553,18]],["confreg"],["variable","wire"]],["write_num",[[581,0],[581,55]],[[581,5],[581,14]],["confreg"],["variable","wire"]],["count",[[595,0],[595,16]],[[595,11],[595,16]],["confreg"],["variable","reg"]],["scan_data",[[608,0],[608,19]],[[608,10],[608,19]],["confreg"],["variable","reg"]]]]]],null,null,null,[["RANDOM_SEED",[[46,0],[48,0]],[[46,8],[46,19]],["source.systemverilog"],["macro"]],["CR0_ADDR",[[48,0],[49,0]],[[48,8],[48,16]],["source.systemverilog"],["macro"]],["CR1_ADDR",[[49,0],[50,0]],[[49,8],[49,16]],["source.systemverilog"],["macro"]],["CR2_ADDR",[[50,0],[51,0]],[[50,8],[50,16]],["source.systemverilog"],["macro"]],["CR3_ADDR",[[51,0],[52,0]],[[51,8],[51,16]],["source.systemverilog"],["macro"]],["CR4_ADDR",[[52,0],[53,0]],[[52,8],[52,16]],["source.systemverilog"],["macro"]],["CR5_ADDR",[[53,0],[54,0]],[[53,8],[53,16]],["source.systemverilog"],["macro"]],["CR6_ADDR",[[54,0],[55,0]],[[54,8],[54,16]],["source.systemverilog"],["macro"]],["CR7_ADDR",[[55,0],[56,0]],[[55,8],[55,16]],["source.systemverilog"],["macro"]],["LED_ADDR",[[57,0],[58,0]],[[57,8],[57,16]],["source.systemverilog"],["macro"]],["LED_RG0_ADDR",[[58,0],[59,0]],[[58,8],[58,20]],["source.systemverilog"],["macro"]],["LED_RG1_ADDR",[[59,0],[60,0]],[[59,8],[59,20]],["source.systemverilog"],["macro"]],["NUM_ADDR",[[60,0],[61,0]],[[60,8],[60,16]],["source.systemverilog"],["macro"]],["SWITCH_ADDR",[[61,0],[62,0]],[[61,8],[61,19]],["source.systemverilog"],["macro"]],["BTN_KEY_ADDR",[[62,0],[63,0]],[[62,8],[62,20]],["source.systemverilog"],["macro"]],["BTN_STEP_ADDR",[[63,0],[64,0]],[[63,8],[63,21]],["source.systemverilog"],["macro"]],["SW_INTER_ADDR",[[64,0],[65,0]],[[64,8],[64,21]],["source.systemverilog"],["macro"]],["TIMER_ADDR",[[65,0],[66,0]],[[65,8],[65,18]],["source.systemverilog"],["macro"]],["IO_SIMU_ADDR",[[67,0],[68,0]],[[67,8],[67,20]],["source.systemverilog"],["macro"]],["VIRTUAL_UART_ADDR",[[68,0],[69,0]],[[68,8],[68,25]],["source.systemverilog"],["macro"]],["SIMU_FLAG_ADDR",[[69,0],[70,0]],[[69,8],[69,22]],["source.systemverilog"],["macro"]],["OPEN_TRACE_ADDR",[[70,0],[71,0]],[[70,8],[70,23]],["source.systemverilog"],["macro"]],["NUM_MONITOR_ADDR",[[71,0],[72,0]],[[71,8],[71,24]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/soc_lite_top.v",[[[[[["soc_lite_top",[[64,0],[87,2]],[[64,7],[64,19]],[],["module"]],[325,0]],[[["SIMULATION",[[66,4],[66,38]],[[66,14],[66,24]],["soc_lite_top"],["parameter-port","parameter"]],["UDIV",[[67,4],[67,37]],[[67,14],[67,18]],["soc_lite_top"],["parameter-port","parameter"]],["AXI_DATA_WIDTH",[[68,4],[68,36]],[[68,14],[68,28]],["soc_lite_top"],["parameter-port","parameter"]],["AXI_ADDR_WIDTH",[[69,4],[69,36]],[[69,14],[69,28]],["soc_lite_top"],["parameter-port","parameter"]],["AXI_ID_WIDTH",[[70,4],[70,35]],[[70,14],[70,26]],["soc_lite_top"],["parameter-port","parameter"]],["AXI_USER_WIDTH",[[71,4],[71,35]],[[71,14],[71,28]],["soc_lite_top"],["parameter-port","parameter"]],["resetn",[[74,4],[74,24]],[[74,18],[74,24]],["soc_lite_top"],["port","input"]],["clk",[[75,4],[75,21]],[[75,18],[75,21]],["soc_lite_top"],["port","input"]],["led",[[78,4],[78,21]],[[78,18],[78,21]],["soc_lite_top"],["port","output"]],["led_rg0",[[79,4],[79,25]],[[79,18],[79,25]],["soc_lite_top"],["port","output"]],["led_rg1",[[80,4],[80,25]],[[80,18],[80,25]],["soc_lite_top"],["port","output"]],["num_csn",[[81,4],[81,25]],[[81,18],[81,25]],["soc_lite_top"],["port","output"]],["num_a_g",[[82,4],[82,25]],[[82,18],[82,25]],["soc_lite_top"],["port","output"]],["switch",[[83,4],[83,24]],[[83,18],[83,24]],["soc_lite_top"],["port","input"]],["btn_key_col",[[84,4],[84,29]],[[84,18],[84,29]],["soc_lite_top"],["port","output"]],["btn_key_row",[[85,4],[85,29]],[[85,18],[85,29]],["soc_lite_top"],["port","input"]],["btn_step",[[86,4],[86,26]],[[86,18],[86,26]],["soc_lite_top"],["port","input"]],["debug_wb_pc",[[89,0],[89,23]],[[89,12],[89,23]],["soc_lite_top"],["variable","wire"]],["debug_wb_rf_wen",[[90,0],[90,27]],[[90,12],[90,27]],["soc_lite_top"],["variable","wire"]],["debug_wb_rf_wnum",[[91,0],[91,28]],[[91,12],[91,28]],["soc_lite_top"],["variable","wire"]],["debug_wb_rf_wdata",[[92,0],[92,29]],[[92,12],[92,29]],["soc_lite_top"],["variable","wire"]],["cpu_clk",[[95,0],[95,12]],[[95,5],[95,12]],["soc_lite_top"],["variable","wire"]],["timer_clk",[[96,0],[96,14]],[[96,5],[96,14]],["soc_lite_top"],["variable","wire"]],["cpu_resetn",[[97,0],[97,14]],[[97,4],[97,14]],["soc_lite_top"],["variable","reg"]],["clk_pll",[[109,4],[114,5]],[[109,12],[109,19]],["soc_lite_top"],["instance","clk_pll"]],["master_axi_aw_ready",[[120,0],[120,53]],[[120,34],[120,53]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_valid",[[121,0],[121,53]],[[121,34],[121,53]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_addr",[[122,0],[122,52]],[[122,34],[122,52]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_prot",[[123,0],[123,52]],[[123,34],[123,52]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_id",[[124,0],[124,50]],[[124,34],[124,50]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_user",[[125,0],[125,52]],[[125,34],[125,52]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_len",[[126,0],[126,51]],[[126,34],[126,51]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_size",[[127,0],[127,52]],[[127,34],[127,52]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_burst",[[128,0],[128,53]],[[128,34],[128,53]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_lock",[[129,0],[129,52]],[[129,34],[129,52]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_cache",[[130,0],[130,53]],[[130,34],[130,53]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_qos",[[131,0],[131,51]],[[131,34],[131,51]],["soc_lite_top"],["variable","wire"]],["master_axi_aw_region",[[132,0],[132,54]],[[132,34],[132,54]],["soc_lite_top"],["variable","wire"]],["master_axi_w_ready",[[134,0],[134,52]],[[134,34],[134,52]],["soc_lite_top"],["variable","wire"]],["master_axi_w_valid",[[135,0],[135,52]],[[135,34],[135,52]],["soc_lite_top"],["variable","wire"]],["master_axi_w_data",[[136,0],[136,51]],[[136,34],[136,51]],["soc_lite_top"],["variable","wire"]],["master_axi_w_strb",[[137,0],[137,51]],[[137,34],[137,51]],["soc_lite_top"],["variable","wire"]],["master_axi_w_last",[[138,0],[138,51]],[[138,34],[138,51]],["soc_lite_top"],["variable","wire"]],["master_axi_w_user",[[139,0],[139,51]],[[139,34],[139,51]],["soc_lite_top"],["variable","wire"]],["master_axi_b_ready",[[141,0],[141,52]],[[141,34],[141,52]],["soc_lite_top"],["variable","wire"]],["master_axi_b_valid",[[142,0],[142,52]],[[142,34],[142,52]],["soc_lite_top"],["variable","wire"]],["master_axi_b_resp",[[143,0],[143,51]],[[143,34],[143,51]],["soc_lite_top"],["variable","wire"]],["master_axi_b_id",[[144,0],[144,49]],[[144,34],[144,49]],["soc_lite_top"],["variable","wire"]],["master_axi_b_user",[[145,0],[145,51]],[[145,34],[145,51]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_ready",[[147,0],[147,53]],[[147,34],[147,53]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_valid",[[148,0],[148,53]],[[148,34],[148,53]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_addr",[[149,0],[149,52]],[[149,34],[149,52]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_prot",[[150,0],[150,52]],[[150,34],[150,52]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_id",[[151,0],[151,50]],[[151,34],[151,50]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_user",[[152,0],[152,52]],[[152,34],[152,52]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_len",[[153,0],[153,51]],[[153,34],[153,51]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_size",[[154,0],[154,52]],[[154,34],[154,52]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_burst",[[155,0],[155,53]],[[155,34],[155,53]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_lock",[[156,0],[156,52]],[[156,34],[156,52]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_cache",[[157,0],[157,53]],[[157,34],[157,53]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_qos",[[158,0],[158,51]],[[158,34],[158,51]],["soc_lite_top"],["variable","wire"]],["master_axi_ar_region",[[159,0],[159,54]],[[159,34],[159,54]],["soc_lite_top"],["variable","wire"]],["master_axi_r_ready",[[161,0],[161,52]],[[161,34],[161,52]],["soc_lite_top"],["variable","wire"]],["master_axi_r_valid",[[162,0],[162,52]],[[162,34],[162,52]],["soc_lite_top"],["variable","wire"]],["master_axi_r_resp",[[163,0],[163,51]],[[163,34],[163,51]],["soc_lite_top"],["variable","wire"]],["master_axi_r_data",[[164,0],[164,51]],[[164,34],[164,51]],["soc_lite_top"],["variable","wire"]],["master_axi_r_last",[[165,0],[165,51]],[[165,34],[165,51]],["soc_lite_top"],["variable","wire"]],["master_axi_r_id",[[166,0],[166,49]],[[166,34],[166,49]],["soc_lite_top"],["variable","wire"]],["master_axi_r_user",[[167,0],[167,51]],[[167,34],[167,51]],["soc_lite_top"],["variable","wire"]],["cpu",[[171,0],[237,1]],[[178,0],[178,3]],["soc_lite_top"],["instance","mycpu_top"]],["u_axi4_slave",[[261,0],[320,1]],[[268,0],[268,12]],["soc_lite_top"],["instance","axi4_slave"]]]]]],null,null,null,[["SIMU_USE_PLL",[[62,0],[63,0]],[[62,8],[62,20]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v",[[[[[["clk_pll_clk_wiz",[[68,0],[75,3]],[[68,7],[68,22]],[],["module"]],[185,9]],[[["cpu_clk",[[72,2],[72,23]],[[72,16],[72,23]],["clk_pll_clk_wiz"],["port","output"]],["timer_clk",[[73,2],[73,25]],[[73,16],[73,25]],["clk_pll_clk_wiz"],["port","output"]],["clk_in1",[[74,2],[74,23]],[[74,16],[74,23]],["clk_pll_clk_wiz"],["port","input"]],["clk_in1_clk_pll",[[78,0],[78,20]],[[78,5],[78,20]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_in2_clk_pll",[[79,0],[79,20]],[[79,5],[79,20]],["clk_pll_clk_wiz"],["variable","wire"]],["clkin1_ibufg",[[80,2],[82,17]],[[80,7],[80,19]],["clk_pll_clk_wiz"],["instance","IBUF"]],["cpu_clk_clk_pll",[[94,2],[94,29]],[[94,14],[94,29]],["clk_pll_clk_wiz"],["variable","wire"]],["timer_clk_clk_pll",[[95,2],[95,31]],[[95,14],[95,31]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_out3_clk_pll",[[96,2],[96,30]],[[96,14],[96,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_out4_clk_pll",[[97,2],[97,30]],[[97,14],[97,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_out5_clk_pll",[[98,2],[98,30]],[[98,14],[98,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_out6_clk_pll",[[99,2],[99,30]],[[99,14],[99,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clk_out7_clk_pll",[[100,2],[100,30]],[[100,14],[100,30]],["clk_pll_clk_wiz"],["variable","wire"]],["do_unused",[[102,2],[102,23]],[[102,14],[102,23]],["clk_pll_clk_wiz"],["variable","wire"]],["drdy_unused",[[103,2],[103,25]],[[103,14],[103,25]],["clk_pll_clk_wiz"],["variable","wire"]],["psdone_unused",[[104,2],[104,27]],[[104,14],[104,27]],["clk_pll_clk_wiz"],["variable","wire"]],["locked_int",[[105,2],[105,24]],[[105,14],[105,24]],["clk_pll_clk_wiz"],["variable","wire"]],["clkfbout_clk_pll",[[106,2],[106,30]],[[106,14],[106,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_pll",[[107,2],[107,34]],[[107,14],[107,34]],["clk_pll_clk_wiz"],["variable","wire"]],["clkfboutb_unused",[[108,2],[108,30]],[[108,14],[108,30]],["clk_pll_clk_wiz"],["variable","wire"]],["clkout2_unused",[[109,3],[109,22]],[[109,8],[109,22]],["clk_pll_clk_wiz"],["variable","wire"]],["clkout3_unused",[[110,3],[110,22]],[[110,8],[110,22]],["clk_pll_clk_wiz"],["variable","wire"]],["clkout4_unused",[[111,3],[111,22]],[[111,8],[111,22]],["clk_pll_clk_wiz"],["variable","wire"]],["clkout5_unused",[[112,2],[112,28]],[[112,14],[112,28]],["clk_pll_clk_wiz"],["variable","wire"]],["clkout6_unused",[[113,2],[113,28]],[[113,14],[113,28]],["clk_pll_clk_wiz"],["variable","wire"]],["clkfbstopped_unused",[[114,2],[114,33]],[[114,14],[114,33]],["clk_pll_clk_wiz"],["variable","wire"]],["clkinstopped_unused",[[115,2],[115,33]],[[115,14],[115,33]],["clk_pll_clk_wiz"],["variable","wire"]],["plle2_adv_inst",[[117,2],[158,32]],[[131,2],[131,16]],["clk_pll_clk_wiz"],["instance","PLLE2_ADV"]],["clkf_buf",[[165,2],[167,26]],[[165,7],[165,15]],["clk_pll_clk_wiz"],["instance","BUFG"]],["clkout1_buf",[[174,2],[176,27]],[[174,7],[174,18]],["clk_pll_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[179,2],[181,29]],[[179,7],[179,18]],["clk_pll_clk_wiz"],["instance","BUFG"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v",[[[[[["clk_pll",[[15,0],[18,13]],[[15,7],[15,14]],[],["module"]],[32,0]],[[["cpu_clk",[[19,9],[19,16]],[[19,9],[19,16]],["clk_pll"],["port"]],["timer_clk",[[17,4],[17,13]],[[17,4],[17,13]],["clk_pll"],["port","cpu_clk"]],["clk_in1",[[18,4],[18,11]],[[18,4],[18,11]],["clk_pll"],["port","timer_clk"]],["timer_clk",[[20,9],[20,18]],[[20,9],[20,18]],["clk_pll"],["port"]],["clk_in1",[[21,8],[21,15]],[[21,8],[21,15]],["clk_pll"],["port"]],["clk_in1",[[23,21],[23,33]],[[23,26],[23,33]],["clk_pll"],["variable","wire"]],["cpu_clk",[[24,2],[24,14]],[[24,7],[24,14]],["clk_pll"],["variable","wire"]],["timer_clk",[[25,2],[25,16]],[[25,7],[25,16]],["clk_pll"],["variable","wire"]],["inst",[[27,2],[30,30]],[[27,26],[27,30]],["clk_pll"],["instance","clk_pll_clk_pll_clk_wiz"]]]]],[[["clk_pll_clk_pll_clk_wiz",[[34,0],[37,13]],[[34,7],[34,30]],[],["module"]],[138,0]],[[["cpu_clk",[[38,9],[38,16]],[[38,9],[38,16]],["clk_pll_clk_pll_clk_wiz"],["port"]],["timer_clk",[[36,4],[36,13]],[[36,4],[36,13]],["clk_pll_clk_pll_clk_wiz"],["port","cpu_clk"]],["clk_in1",[[37,4],[37,11]],[[37,4],[37,11]],["clk_pll_clk_pll_clk_wiz"],["port","timer_clk"]],["timer_clk",[[39,9],[39,18]],[[39,9],[39,18]],["clk_pll_clk_pll_clk_wiz"],["port"]],["clk_in1",[[40,8],[40,15]],[[40,8],[40,15]],["clk_pll_clk_pll_clk_wiz"],["port"]],["clk_in1",[[42,2],[42,14]],[[42,7],[42,14]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["clk_in1_clk_pll",[[43,2],[43,22]],[[43,7],[43,22]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["clkfbout_buf_clk_pll",[[44,2],[44,27]],[[44,7],[44,27]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["clkfbout_clk_pll",[[45,2],[45,23]],[[45,7],[45,23]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["cpu_clk",[[46,2],[46,14]],[[46,7],[46,14]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["cpu_clk_clk_pll",[[47,2],[47,22]],[[47,7],[47,22]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["timer_clk",[[48,2],[48,16]],[[48,7],[48,16]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["timer_clk_clk_pll",[[49,2],[49,24]],[[49,7],[49,24]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_CLKOUT2_UNCONNECTED",[[50,2],[50,45]],[[50,7],[50,45]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED",[[51,2],[51,45]],[[51,7],[51,45]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED",[[52,2],[52,45]],[[52,7],[52,45]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED",[[53,2],[53,45]],[[53,7],[53,45]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_DRDY_UNCONNECTED",[[54,2],[54,42]],[[54,7],[54,42]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_LOCKED_UNCONNECTED",[[55,2],[55,44]],[[55,7],[55,44]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["NLW_plle2_adv_inst_DO_UNCONNECTED",[[56,2],[56,46]],[[56,13],[56,46]],["clk_pll_clk_pll_clk_wiz"],["variable","wire"]],["clkf_buf",[[59,2],[61,33]],[[59,7],[59,15]],["clk_pll_clk_pll_clk_wiz"],["instance","BUFG"]],["clkin1_ibufg",[[66,2],[70,28]],[[68,4],[68,16]],["clk_pll_clk_pll_clk_wiz"],["instance","IBUF"]],["clkout1_buf",[[72,2],[74,20]],[[72,7],[72,18]],["clk_pll_clk_pll_clk_wiz"],["instance","BUFG"]],["clkout2_buf",[[76,2],[78,22]],[[76,7],[76,18]],["clk_pll_clk_pll_clk_wiz"],["instance","BUFG"]],["plle2_adv_inst",[[80,2],[133,19]],[[112,4],[112,18]],["clk_pll_clk_pll_clk_wiz"],["instance","PLLE2_ADV"]]]]],[[["glbl",[[139,0],[139,15]],[[139,7],[139,11]],[],["module"]],[204,6]],[[["ROC_WIDTH",[[141,4],[141,33]],[[141,14],[141,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[142,4],[142,28]],[[142,14],[142,23]],["glbl"],["parameter"]],["GSR",[[145,4],[145,12]],[[145,9],[145,12]],["glbl"],["variable","wire"]],["GTS",[[146,4],[146,12]],[[146,9],[146,12]],["glbl"],["variable","wire"]],["GWE",[[147,4],[147,12]],[[147,9],[147,12]],["glbl"],["variable","wire"]],["PRLD",[[148,4],[148,13]],[[148,9],[148,13]],["glbl"],["variable","wire"]],["p_up_tmp",[[149,4],[149,17]],[[149,9],[149,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[150,4],[150,45]],[[150,25],[150,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[152,4],[152,19]],[[152,9],[152,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[153,4],[153,19]],[[153,9],[153,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[154,4],[154,19]],[[154,9],[154,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[155,4],[155,22]],[[155,15],[155,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[156,4],[156,22]],[[156,15],[156,22]],["glbl"],["variable","wire"]],["GSR_int",[[158,4],[158,15]],[[158,8],[158,15]],["glbl"],["variable","reg"]],["GTS_int",[[159,4],[159,15]],[[159,8],[159,15]],["glbl"],["variable","reg"]],["PRLD_int",[[160,4],[160,16]],[[160,8],[160,16]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[163,4],[163,22]],[[163,9],[163,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[164,4],[164,22]],[[164,9],[164,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[165,4],[165,22]],[[165,9],[165,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[166,4],[166,22]],[[166,9],[166,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[167,4],[167,23]],[[167,9],[167,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[169,4],[169,25]],[[169,8],[169,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[170,4],[170,23]],[[170,8],[170,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[171,4],[171,23]],[[171,8],[171,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[172,4],[172,24]],[[172,8],[172,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[173,4],[173,25]],[[173,8],[173,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[175,4],[175,26]],[[175,8],[175,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[176,4],[176,26]],[[176,8],[176,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[177,4],[177,26]],[[177,8],[177,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[178,4],[178,26]],[[178,8],[178,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[180,4],[180,34]],[[180,8],[180,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[181,4],[181,34]],[[181,8],[181,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[182,4],[182,34]],[[182,8],[182,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[183,4],[183,34]],[[183,8],[183,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[136,0],[137,0]],[[136,8],[136,12]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_stub.v",[[[[[["clk_pll",[[15,0],[16,76]],[[15,7],[15,14]],[],["module"]],[20,10]],[[["cpu_clk",[[17,9],[17,16]],[[17,9],[17,16]],["clk_pll"],["port"]],["timer_clk",[[15,24],[15,33]],[[15,24],[15,33]],["clk_pll"],["port","cpu_clk"]],["clk_in1",[[15,35],[15,42]],[[15,35],[15,42]],["clk_pll"],["port","timer_clk"]],["timer_clk",[[18,9],[18,18]],[[18,9],[18,18]],["clk_pll"],["port"]],["clk_in1",[[19,8],[19,15]],[[19,8],[19,15]],["clk_pll"],["port"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v",[[[[[["clk_pll",[[70,0],[77,3]],[[70,7],[70,14]],[],["module"]],[88,9]],[[["cpu_clk",[[73,2],[73,23]],[[73,16],[73,23]],["clk_pll"],["port","output"]],["timer_clk",[[74,2],[74,25]],[[74,16],[74,25]],["clk_pll"],["port","output"]],["clk_in1",[[76,2],[76,23]],[[76,16],[76,23]],["clk_pll"],["port","input"]],["inst",[[79,2],[86,3]],[[79,18],[79,22]],["clk_pll"],["instance","clk_pll_clk_wiz"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_mmcm.vh",[[[[[["round_frac",[[56,0],[65,4]],[[56,26],[56,36]],[],["function"]],[82,10]],[[["decimal",[[59,6],[59,36]],[[59,29],[59,36]],["round_frac"],["port","input"]],["precision",[[64,6],[64,38]],[[64,29],[64,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[90,0],[94,4]],[[90,16],[90,32]],[],["function"]],[160,10]],[[["divide",[[92,6],[92,24]],[[92,18],[92,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[93,6],[93,29]],[[93,19],[93,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[96,3],[96,41]],[[96,27],[96,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[100,3],[100,36]],[[100,27],[100,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[101,3],[101,35]],[[101,27],[101,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[102,3],[102,33]],[[102,27],[102,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[103,3],[103,35]],[[103,27],[103,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[105,3],[105,31]],[[105,27],[105,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[167,0],[175,4]],[[167,16],[167,30]],[],["function"]],[228,10]],[[["divide",[[171,6],[171,24]],[[171,18],[171,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[174,6],[174,31]],[[174,26],[174,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[177,3],[177,39]],[[177,24],[177,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[178,3],[178,35]],[[178,24],[178,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[179,3],[179,26]],[[179,24],[179,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[180,3],[180,34]],[[180,24],[180,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[181,3],[181,33]],[[181,24],[181,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[183,3],[183,28]],[[183,24],[183,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[231,0],[234,4]],[[231,16],[231,36]],[],["function"]],[314,10]],[[["divide",[[233,6],[233,24]],[[233,18],[233,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[236,3],[236,24]],[[236,18],[236,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[318,0],[322,4]],[[318,15],[318,37]],[],["function"]],[479,10]],[[["divide",[[320,6],[320,24]],[[320,18],[320,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[321,6],[321,29]],[[321,20],[321,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[324,3],[324,25]],[[324,15],[324,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[325,3],[325,26]],[[325,15],[325,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[327,3],[327,25]],[[327,13],[327,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[483,0],[488,4]],[[483,16],[483,35]],[],["function"]],[532,10]],[[["divide",[[485,6],[485,24]],[[485,18],[485,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[486,6],[486,31]],[[486,26],[486,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[487,6],[487,29]],[[487,19],[487,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[490,3],[490,22]],[[490,14],[490,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[491,3],[491,24]],[[491,14],[491,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[540,0],[546,4]],[[540,16],[540,36]],[],["function"]],[669,10]],[[["divide",[[542,6],[542,24]],[[542,18],[542,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[543,6],[543,31]],[[543,26],[543,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[544,6],[544,29]],[[544,19],[544,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[545,6],[545,22]],[[545,18],[545,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[549,5],[549,24]],[[549,17],[549,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[550,5],[550,24]],[[550,17],[550,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[552,5],[552,33]],[[552,21],[552,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[553,5],[553,33]],[[553,21],[553,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[555,5],[555,17]],[[555,16],[555,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[556,5],[556,38]],[[556,17],[556,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[557,5],[557,38]],[[557,17],[557,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[558,5],[558,35]],[[558,17],[558,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[559,5],[559,36]],[[559,17],[559,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[560,5],[560,31]],[[560,17],[560,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[561,5],[561,30]],[[561,17],[561,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[563,5],[563,20]],[[563,17],[563,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[564,5],[564,29]],[[564,17],[564,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[566,5],[566,24]],[[566,17],[566,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[567,5],[567,24]],[[567,17],[567,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[568,5],[568,19]],[[568,17],[568,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[569,5],[569,23]],[[569,17],[569,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[570,5],[570,24]],[[570,17],[570,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[572,5],[572,29]],[[572,17],[572,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[575,5],[575,31]],[[575,16],[575,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[576,5],[576,33]],[[576,16],[576,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[578,4],[578,32]],[[578,14],[578,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[580,5],[580,27]],[[580,16],[580,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[581,5],[581,26]],[[581,17],[581,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[582,5],[582,26]],[[582,17],[582,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[583,5],[583,20]],[[583,16],[583,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[584,5],[584,24]],[[584,16],[584,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[585,5],[585,26]],[[585,16],[585,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[48,0],[49,0]],[[48,8],[48,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[52,0],[54,0]],[[52,8],[52,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_pll.vh",[[[[[["round_frac",[[54,0],[63,4]],[[54,26],[54,36]],[],["function"]],[80,10]],[[["decimal",[[57,6],[57,36]],[[57,29],[57,36]],["round_frac"],["port","input"]],["precision",[[62,6],[62,38]],[[62,29],[62,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[88,0],[92,4]],[[88,16],[88,32]],[],["function"]],[158,10]],[[["divide",[[90,6],[90,24]],[[90,18],[90,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[91,6],[91,29]],[[91,19],[91,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[94,3],[94,41]],[[94,27],[94,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[98,3],[98,36]],[[98,27],[98,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[99,3],[99,35]],[[99,27],[99,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[100,3],[100,33]],[[100,27],[100,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[101,3],[101,35]],[[101,27],[101,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[103,3],[103,31]],[[103,27],[103,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[165,0],[173,4]],[[165,16],[165,30]],[],["function"]],[226,10]],[[["divide",[[169,6],[169,24]],[[169,18],[169,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[172,6],[172,31]],[[172,26],[172,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[175,3],[175,39]],[[175,24],[175,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[176,3],[176,35]],[[176,24],[176,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[177,3],[177,26]],[[177,24],[177,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[178,3],[178,34]],[[178,24],[178,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[179,3],[179,33]],[[179,24],[179,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[181,3],[181,28]],[[181,24],[181,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[229,0],[232,4]],[[229,16],[229,36]],[],["function"]],[312,10]],[[["divide",[[231,6],[231,24]],[[231,18],[231,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[234,3],[234,24]],[[234,18],[234,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[316,0],[320,4]],[[316,15],[316,37]],[],["function"]],[477,10]],[[["divide",[[318,6],[318,24]],[[318,18],[318,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[319,6],[319,29]],[[319,20],[319,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[322,3],[322,25]],[[322,15],[322,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[323,3],[323,26]],[[323,15],[323,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[325,3],[325,25]],[[325,13],[325,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[481,0],[486,4]],[[481,16],[481,35]],[],["function"]],[530,10]],[[["divide",[[483,6],[483,24]],[[483,18],[483,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[484,6],[484,31]],[[484,26],[484,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[485,6],[485,29]],[[485,19],[485,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[488,3],[488,22]],[[488,14],[488,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[489,3],[489,24]],[[489,14],[489,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[46,0],[47,0]],[[46,8],[46,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[50,0],[52,0]],[[50,8],[50,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_mmcm.vh",[[[[[["round_frac",[[56,0],[65,4]],[[56,26],[56,36]],[],["function"]],[82,10]],[[["decimal",[[59,6],[59,36]],[[59,29],[59,36]],["round_frac"],["port","input"]],["precision",[[64,6],[64,38]],[[64,29],[64,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[90,0],[94,4]],[[90,16],[90,32]],[],["function"]],[160,10]],[[["divide",[[92,6],[92,24]],[[92,18],[92,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[93,6],[93,29]],[[93,19],[93,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[96,3],[96,41]],[[96,27],[96,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[100,3],[100,36]],[[100,27],[100,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[101,3],[101,35]],[[101,27],[101,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[102,3],[102,33]],[[102,27],[102,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[103,3],[103,35]],[[103,27],[103,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[105,3],[105,31]],[[105,27],[105,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[167,0],[175,4]],[[167,16],[167,30]],[],["function"]],[228,10]],[[["divide",[[171,6],[171,24]],[[171,18],[171,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[174,6],[174,31]],[[174,26],[174,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[177,3],[177,39]],[[177,24],[177,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[178,3],[178,35]],[[178,24],[178,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[179,3],[179,26]],[[179,24],[179,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[180,3],[180,34]],[[180,24],[180,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[181,3],[181,33]],[[181,24],[181,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[183,3],[183,28]],[[183,24],[183,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[231,0],[234,4]],[[231,16],[231,36]],[],["function"]],[314,10]],[[["divide",[[233,6],[233,24]],[[233,18],[233,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[236,3],[236,24]],[[236,18],[236,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[318,0],[322,4]],[[318,15],[318,37]],[],["function"]],[479,10]],[[["divide",[[320,6],[320,24]],[[320,18],[320,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[321,6],[321,29]],[[321,20],[321,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[324,3],[324,25]],[[324,15],[324,25]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[325,3],[325,26]],[[325,15],[325,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[327,3],[327,25]],[[327,13],[327,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[483,0],[488,4]],[[483,16],[483,35]],[],["function"]],[532,10]],[[["divide",[[485,6],[485,24]],[[485,18],[485,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[486,6],[486,31]],[[486,26],[486,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[487,6],[487,29]],[[487,19],[487,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[490,3],[490,22]],[[490,14],[490,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[491,3],[491,24]],[[491,14],[491,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[540,0],[546,4]],[[540,16],[540,36]],[],["function"]],[669,10]],[[["divide",[[542,6],[542,24]],[[542,18],[542,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[543,6],[543,31]],[[543,26],[543,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[544,6],[544,29]],[[544,19],[544,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[545,6],[545,22]],[[545,18],[545,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[549,5],[549,24]],[[549,17],[549,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[550,5],[550,24]],[[550,17],[550,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[552,5],[552,33]],[[552,21],[552,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[553,5],[553,33]],[[553,21],[553,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[555,5],[555,17]],[[555,16],[555,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[556,5],[556,38]],[[556,17],[556,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[557,5],[557,38]],[[557,17],[557,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[558,5],[558,35]],[[558,17],[558,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[559,5],[559,36]],[[559,17],[559,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[560,5],[560,31]],[[560,17],[560,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[561,5],[561,30]],[[561,17],[561,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[563,5],[563,20]],[[563,17],[563,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[564,5],[564,29]],[[564,17],[564,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[566,5],[566,24]],[[566,17],[566,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[567,5],[567,24]],[[567,17],[567,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[568,5],[568,19]],[[568,17],[568,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[569,5],[569,23]],[[569,17],[569,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[570,5],[570,24]],[[570,17],[570,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[572,5],[572,29]],[[572,17],[572,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[573,5],[573,29]],[[573,17],[573,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[575,5],[575,31]],[[575,16],[575,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[576,5],[576,33]],[[576,16],[576,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[578,4],[578,32]],[[578,14],[578,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[580,5],[580,27]],[[580,16],[580,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[581,5],[581,26]],[[581,17],[581,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[582,5],[582,26]],[[582,17],[582,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[583,5],[583,20]],[[583,16],[583,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[584,5],[584,24]],[[584,16],[584,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[585,5],[585,26]],[[585,16],[585,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[48,0],[49,0]],[[48,8],[48,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[52,0],[54,0]],[[52,8],[52,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_pll.vh",[[[[[["round_frac",[[57,0],[66,4]],[[57,26],[57,36]],[],["function"]],[83,10]],[[["decimal",[[60,6],[60,36]],[[60,29],[60,36]],["round_frac"],["port","input"]],["precision",[[65,6],[65,38]],[[65,29],[65,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[91,0],[95,4]],[[91,16],[91,32]],[],["function"]],[161,10]],[[["divide",[[93,6],[93,24]],[[93,18],[93,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[94,6],[94,29]],[[94,19],[94,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[97,3],[97,41]],[[97,27],[97,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[101,3],[101,36]],[[101,27],[101,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[102,3],[102,35]],[[102,27],[102,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[103,3],[103,33]],[[103,27],[103,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[104,3],[104,35]],[[104,27],[104,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[106,3],[106,31]],[[106,27],[106,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[168,0],[176,4]],[[168,16],[168,30]],[],["function"]],[229,10]],[[["divide",[[172,6],[172,24]],[[172,18],[172,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[175,6],[175,31]],[[175,26],[175,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[178,3],[178,39]],[[178,24],[178,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[179,3],[179,35]],[[179,24],[179,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[180,3],[180,26]],[[180,24],[180,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[181,3],[181,34]],[[181,24],[181,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[182,3],[182,33]],[[182,24],[182,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[184,3],[184,28]],[[184,24],[184,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[232,0],[235,4]],[[232,16],[232,36]],[],["function"]],[271,10]],[[["divide",[[234,6],[234,24]],[[234,18],[234,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[237,3],[237,23]],[[237,17],[237,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[275,0],[278,4]],[[275,15],[275,37]],[],["function"]],[314,10]],[[["divide",[[277,6],[277,24]],[[277,18],[277,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[280,3],[280,21]],[[280,15],[280,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[281,3],[281,25]],[[281,13],[281,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[320,0],[323,4]],[[320,15],[320,38]],[],["function"]],[335,10]],[[["CLKOUTPHY_MODE",[[322,6],[322,34]],[[322,20],[322,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[340,0],[345,4]],[[340,16],[340,35]],[],["function"]],[389,10]],[[["divide",[[342,6],[342,24]],[[342,18],[342,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[343,6],[343,31]],[[343,26],[343,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[344,6],[344,29]],[[344,19],[344,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[347,3],[347,22]],[[347,14],[347,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[348,3],[348,24]],[[348,14],[348,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[397,0],[403,4]],[[397,16],[397,40]],[],["function"]],[527,10]],[[["divide",[[399,6],[399,24]],[[399,18],[399,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[400,6],[400,31]],[[400,26],[400,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[401,6],[401,29]],[[401,19],[401,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[402,6],[402,22]],[[402,18],[402,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[406,5],[406,24]],[[406,17],[406,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[407,5],[407,24]],[[407,17],[407,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[409,5],[409,33]],[[409,21],[409,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[410,5],[410,33]],[[410,21],[410,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[412,5],[412,17]],[[412,16],[412,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[413,5],[413,38]],[[413,17],[413,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[414,5],[414,38]],[[414,17],[414,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[415,5],[415,35]],[[415,17],[415,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[416,5],[416,36]],[[416,17],[416,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[417,5],[417,31]],[[417,17],[417,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[418,5],[418,30]],[[418,17],[418,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[420,5],[420,20]],[[420,17],[420,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[421,5],[421,29]],[[421,17],[421,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[423,5],[423,24]],[[423,17],[423,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[424,5],[424,24]],[[424,17],[424,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[425,5],[425,19]],[[425,17],[425,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[426,5],[426,23]],[[426,17],[426,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[427,5],[427,24]],[[427,17],[427,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[429,5],[429,29]],[[429,17],[429,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[430,5],[430,29]],[[430,17],[430,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[432,5],[432,31]],[[432,16],[432,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[433,5],[433,33]],[[433,16],[433,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[435,4],[435,32]],[[435,14],[435,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[437,5],[437,27]],[[437,16],[437,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[438,5],[438,26]],[[438,17],[438,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[439,5],[439,26]],[[439,17],[439,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[440,5],[440,20]],[[440,16],[440,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[441,5],[441,24]],[[441,16],[441,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[442,5],[442,26]],[[442,16],[442,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[49,0],[50,0]],[[49,8],[49,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[53,0],[55,0]],[[53,8],[53,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_mmcm.vh",[[[[[["round_frac",[[56,0],[65,4]],[[56,26],[56,36]],[],["function"]],[82,10]],[[["decimal",[[59,6],[59,36]],[[59,29],[59,36]],["round_frac"],["port","input"]],["precision",[[64,6],[64,38]],[[64,29],[64,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[90,0],[94,4]],[[90,16],[90,32]],[],["function"]],[160,10]],[[["divide",[[92,6],[92,24]],[[92,18],[92,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[93,6],[93,29]],[[93,19],[93,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[96,3],[96,41]],[[96,27],[96,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[100,3],[100,36]],[[100,27],[100,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[101,3],[101,35]],[[101,27],[101,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[102,3],[102,33]],[[102,27],[102,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[103,3],[103,35]],[[103,27],[103,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[105,3],[105,31]],[[105,27],[105,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[167,0],[175,4]],[[167,16],[167,30]],[],["function"]],[226,10]],[[["divide",[[171,6],[171,24]],[[171,18],[171,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[174,6],[174,31]],[[174,26],[174,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[177,3],[177,39]],[[177,24],[177,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[178,3],[178,35]],[[178,24],[178,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[179,3],[179,26]],[[179,24],[179,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[180,3],[180,34]],[[180,24],[180,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[181,3],[181,33]],[[181,24],[181,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[183,3],[183,28]],[[183,24],[183,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[229,0],[232,4]],[[229,16],[229,36]],[],["function"]],[376,10]],[[["divide",[[231,6],[231,24]],[[231,18],[231,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[234,3],[234,24]],[[234,18],[234,24]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[380,0],[384,4]],[[380,15],[380,37]],[],["function"]],[669,10]],[[["divide",[[382,6],[382,24]],[[382,18],[382,24]],["mmcm_pll_filter_lookup"],["port","input"]],["BANDWIDTH",[[383,6],[383,29]],[[383,20],[383,29]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup_low",[[386,3],[386,26]],[[386,16],[386,26]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_high",[[387,3],[387,27]],[[387,16],[387,27]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[389,3],[389,25]],[[389,13],[389,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_count_calc",[[673,0],[678,4]],[[673,16],[673,35]],[],["function"]],[722,10]],[[["divide",[[675,6],[675,24]],[[675,18],[675,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[676,6],[676,31]],[[676,26],[676,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[677,6],[677,29]],[[677,19],[677,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[680,3],[680,22]],[[680,14],[680,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[681,3],[681,24]],[[681,14],[681,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_frac_count_calc",[[730,0],[736,4]],[[730,16],[730,36]],[],["function"]],[859,10]],[[["divide",[[732,6],[732,24]],[[732,18],[732,24]],["mmcm_frac_count_calc"],["port","input"]],["phase",[[733,6],[733,31]],[[733,26],[733,31]],["mmcm_frac_count_calc"],["port","signed"]],["duty_cycle",[[734,6],[734,29]],[[734,19],[734,29]],["mmcm_frac_count_calc"],["port","input"]],["frac",[[735,6],[735,22]],[[735,18],[735,22]],["mmcm_frac_count_calc"],["port","input"]],["lt_frac",[[739,5],[739,24]],[[739,17],[739,24]],["mmcm_frac_count_calc"],["variable","reg"]],["ht_frac",[[740,5],[740,24]],[[740,17],[740,24]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[742,5],[742,33]],[[742,21],[742,33]],["mmcm_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[743,5],[743,33]],[[743,21],[743,33]],["mmcm_frac_count_calc"],["variable","reg"]],["a",[[745,5],[745,17]],[[745,16],[745,17]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[746,5],[746,38]],[[746,17],[746,38]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[747,5],[747,38]],[[747,17],[747,38]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[748,5],[748,35]],[[748,17],[748,35]],["mmcm_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[749,5],[749,36]],[[749,17],[749,36]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_high",[[750,5],[750,31]],[[750,17],[750,31]],["mmcm_frac_count_calc"],["variable","reg"]],["even_part_low",[[751,5],[751,30]],[[751,17],[751,30]],["mmcm_frac_count_calc"],["variable","reg"]],["odd",[[753,5],[753,20]],[[753,17],[753,20]],["mmcm_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[754,5],[754,29]],[[754,17],[754,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall",[[756,5],[756,24]],[[756,17],[756,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise",[[757,5],[757,24]],[[757,17],[757,24]],["mmcm_frac_count_calc"],["variable","reg"]],["dt",[[758,5],[758,19]],[[758,17],[758,19]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_int",[[759,5],[759,23]],[[759,17],[759,23]],["mmcm_frac_count_calc"],["variable","reg"]],["dt_calc",[[760,5],[760,24]],[[760,17],[760,24]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[762,5],[762,29]],[[762,17],[762,29]],["mmcm_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[763,5],[763,29]],[[763,17],[763,29]],["mmcm_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[765,5],[765,31]],[[765,16],[765,31]],["mmcm_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[766,5],[766,33]],[[766,16],[766,33]],["mmcm_frac_count_calc"],["variable","reg"]],["precision",[[768,4],[768,32]],[[768,14],[768,23]],["mmcm_frac_count_calc"],["parameter"]],["phase_fixed",[[770,5],[770,27]],[[770,16],[770,27]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_pos",[[771,5],[771,26]],[[771,17],[771,26]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_vco",[[772,5],[772,26]],[[772,17],[772,26]],["mmcm_frac_count_calc"],["variable","reg"]],["temp",[[773,5],[773,20]],[[773,16],[773,20]],["mmcm_frac_count_calc"],["variable","reg"]],["div_calc",[[774,5],[774,24]],[[774,16],[774,24]],["mmcm_frac_count_calc"],["variable","reg"]],["phase_calc",[[775,5],[775,26]],[[775,16],[775,26]],["mmcm_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[48,0],[49,0]],[[48,8],[48,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[52,0],[54,0]],[[52,8],[52,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_pll.vh",[[[[[["round_frac",[[59,0],[68,4]],[[59,26],[59,36]],[],["function"]],[85,10]],[[["decimal",[[62,6],[62,36]],[[62,29],[62,36]],["round_frac"],["port","input"]],["precision",[[67,6],[67,38]],[[67,29],[67,38]],["round_frac"],["port","input"]]]]],[[["mmcm_pll_divider",[[93,0],[97,4]],[[93,16],[93,32]],[],["function"]],[163,10]],[[["divide",[[95,6],[95,24]],[[95,18],[95,24]],["mmcm_pll_divider"],["port","input"]],["duty_cycle",[[96,6],[96,29]],[[96,19],[96,29]],["mmcm_pll_divider"],["port","input"]],["duty_cycle_fix",[[99,3],[99,41]],[[99,27],[99,41]],["mmcm_pll_divider"],["variable","reg"]],["high_time",[[103,3],[103,36]],[[103,27],[103,36]],["mmcm_pll_divider"],["variable","reg"]],["low_time",[[104,3],[104,35]],[[104,27],[104,35]],["mmcm_pll_divider"],["variable","reg"]],["w_edge",[[105,3],[105,33]],[[105,27],[105,33]],["mmcm_pll_divider"],["variable","reg"]],["no_count",[[106,3],[106,35]],[[106,27],[106,35]],["mmcm_pll_divider"],["variable","reg"]],["temp",[[108,3],[108,31]],[[108,27],[108,31]],["mmcm_pll_divider"],["variable","reg"]]]]],[[["mmcm_pll_phase",[[170,0],[178,4]],[[170,16],[170,30]],[],["function"]],[231,10]],[[["divide",[[174,6],[174,24]],[[174,18],[174,24]],["mmcm_pll_phase"],["port","input"]],["phase",[[177,6],[177,31]],[[177,26],[177,31]],["mmcm_pll_phase"],["port","signed"]],["phase_in_cycles",[[180,3],[180,39]],[[180,24],[180,39]],["mmcm_pll_phase"],["variable","reg"]],["phase_fixed",[[181,3],[181,35]],[[181,24],[181,35]],["mmcm_pll_phase"],["variable","reg"]],["mx",[[182,3],[182,26]],[[182,24],[182,26]],["mmcm_pll_phase"],["variable","reg"]],["delay_time",[[183,3],[183,34]],[[183,24],[183,34]],["mmcm_pll_phase"],["variable","reg"]],["phase_mux",[[184,3],[184,33]],[[184,24],[184,33]],["mmcm_pll_phase"],["variable","reg"]],["temp",[[186,3],[186,28]],[[186,24],[186,28]],["mmcm_pll_phase"],["variable","reg"]]]]],[[["mmcm_pll_lock_lookup",[[234,0],[237,4]],[[234,16],[234,36]],[],["function"]],[274,10]],[[["divide",[[236,6],[236,24]],[[236,18],[236,24]],["mmcm_pll_lock_lookup"],["port","input"]],["lookup",[[239,3],[239,23]],[[239,17],[239,23]],["mmcm_pll_lock_lookup"],["variable","reg"]]]]],[[["mmcm_pll_filter_lookup",[[278,0],[281,4]],[[278,15],[278,37]],[],["function"]],[319,10]],[[["divide",[[280,6],[280,24]],[[280,18],[280,24]],["mmcm_pll_filter_lookup"],["port","input"]],["lookup",[[283,3],[283,21]],[[283,15],[283,21]],["mmcm_pll_filter_lookup"],["variable","reg"]],["lookup_entry",[[284,3],[284,25]],[[284,13],[284,25]],["mmcm_pll_filter_lookup"],["variable","reg"]]]]],[[["mmcm_pll_clkoutphy_calc",[[328,0],[331,4]],[[328,15],[328,38]],[],["function"]],[343,10]],[[["CLKOUTPHY_MODE",[[330,6],[330,34]],[[330,20],[330,34]],["mmcm_pll_clkoutphy_calc"],["port","input"]]]]],[[["mmcm_pll_count_calc",[[348,0],[353,4]],[[348,16],[348,35]],[],["function"]],[397,10]],[[["divide",[[350,6],[350,24]],[[350,18],[350,24]],["mmcm_pll_count_calc"],["port","input"]],["phase",[[351,6],[351,31]],[[351,26],[351,31]],["mmcm_pll_count_calc"],["port","signed"]],["duty_cycle",[[352,6],[352,29]],[[352,19],[352,29]],["mmcm_pll_count_calc"],["port","input"]],["div_calc",[[355,3],[355,22]],[[355,14],[355,22]],["mmcm_pll_count_calc"],["variable","reg"]],["phase_calc",[[356,3],[356,24]],[[356,14],[356,24]],["mmcm_pll_count_calc"],["variable","reg"]]]]],[[["mmcm_pll_frac_count_calc",[[405,0],[411,4]],[[405,16],[405,40]],[],["function"]],[534,10]],[[["divide",[[407,6],[407,24]],[[407,18],[407,24]],["mmcm_pll_frac_count_calc"],["port","input"]],["phase",[[408,6],[408,31]],[[408,26],[408,31]],["mmcm_pll_frac_count_calc"],["port","signed"]],["duty_cycle",[[409,6],[409,29]],[[409,19],[409,29]],["mmcm_pll_frac_count_calc"],["port","input"]],["frac",[[410,6],[410,22]],[[410,18],[410,22]],["mmcm_pll_frac_count_calc"],["port","input"]],["lt_frac",[[414,5],[414,24]],[[414,17],[414,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["ht_frac",[[415,5],[415,24]],[[415,17],[415,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_fall_frac",[[417,5],[417,33]],[[417,21],[417,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["wf_rise_frac",[[418,5],[418,33]],[[418,21],[418,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a",[[420,5],[420,17]],[[420,16],[420,17]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac_filtered",[[421,5],[421,38]],[[421,17],[421,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac_filtered",[[422,5],[422,38]],[[422,17],[422,38]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_int",[[423,5],[423,35]],[[423,17],[423,35]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["clkout0_divide_frac",[[424,5],[424,36]],[[424,17],[424,36]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_high",[[425,5],[425,31]],[[425,17],[425,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["even_part_low",[[426,5],[426,30]],[[426,17],[426,30]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd",[[428,5],[428,20]],[[428,17],[428,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["odd_and_frac",[[429,5],[429,29]],[[429,17],[429,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall",[[431,5],[431,24]],[[431,17],[431,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise",[[432,5],[432,24]],[[432,17],[432,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt",[[433,5],[433,19]],[[433,17],[433,19]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_int",[[434,5],[434,23]],[[434,17],[434,23]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["dt_calc",[[435,5],[435,24]],[[435,17],[435,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_rise_frac",[[437,5],[437,29]],[[437,17],[437,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["pm_fall_frac",[[438,5],[438,29]],[[438,17],[438,29]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_per_in_octets",[[440,5],[440,31]],[[440,16],[440,31]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["a_phase_in_cycles",[[441,5],[441,33]],[[441,16],[441,33]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["precision",[[443,4],[443,32]],[[443,14],[443,23]],["mmcm_pll_frac_count_calc"],["parameter"]],["phase_fixed",[[445,5],[445,27]],[[445,16],[445,27]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_pos",[[446,5],[446,26]],[[446,17],[446,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_vco",[[447,5],[447,26]],[[447,17],[447,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["temp",[[448,5],[448,20]],[[448,16],[448,20]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["div_calc",[[449,5],[449,24]],[[449,16],[449,24]],["mmcm_pll_frac_count_calc"],["variable","reg"]],["phase_calc",[[450,5],[450,26]],[[450,16],[450,26]],["mmcm_pll_frac_count_calc"],["variable","reg"]]]]]],null,null,null,[["FRAC_PRECISION",[[51,0],[52,0]],[[51,8],[51,22]],["source.systemverilog"],["macro"]],["FIXED_WIDTH",[[55,0],[57,0]],[[55,8],[55,19]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/func_test_64i/soc_sram_func/testbench/mycpu_tb.sv",[[[[[["tb_top",[[44,0],[44,17]],[[44,7],[44,13]],[],["module"]],[350,9]],[[["resetn",[[45,0],[45,10]],[[45,4],[45,10]],["tb_top"],["variable","reg"]],["clk",[[46,0],[46,7]],[[46,4],[46,7]],["tb_top"],["variable","reg"]],["soc_lite",[[56,0],[60,5]],[[56,34],[56,42]],["tb_top"],["instance","soc_lite_top"]],["soc_clk",[[67,0],[67,12]],[[67,5],[67,12]],["tb_top"],["variable","wire"]],["debug_wb_pc",[[68,0],[68,23]],[[68,12],[68,23]],["tb_top"],["variable","wire"]],["debug_wb_rf_wen",[[69,0],[69,27]],[[69,12],[69,27]],["tb_top"],["variable","wire"]],["debug_wb_rf_wnum",[[70,0],[70,28]],[[70,12],[70,28]],["tb_top"],["variable","wire"]],["debug_wb_rf_wdata",[[71,0],[71,29]],[[71,12],[71,29]],["tb_top"],["variable","wire"]],["debug_wb_rf_wdata_v",[[79,0],[79,31]],[[79,12],[79,31]],["tb_top"],["variable","wire"]],["trace_cmp_flag",[[90,0],[90,25]],[[90,11],[90,25]],["tb_top"],["variable","reg"]],["debug_end",[[91,0],[91,20]],[[91,11],[91,20]],["tb_top"],["variable","reg"]],["ref_wb_pc",[[93,0],[93,20]],[[93,11],[93,20]],["tb_top"],["variable","reg"]],["ref_wb_rf_wnum",[[94,0],[94,25]],[[94,11],[94,25]],["tb_top"],["variable","reg"]],["ref_wb_rf_wdata_v",[[95,0],[95,28]],[[95,11],[95,28]],["tb_top"],["variable","reg"]],["debug_rf",[[96,0],[96,26]],[[96,11],[96,19]],["tb_top"],["variable","reg"]],["line",[[97,0],[97,15]],[[97,11],[97,15]],["tb_top"],["variable","reg"]],["trace_ref",[[100,0],[100,17]],[[100,8],[100,17]],["tb_top"],["variable","integer"]],["ref_line",[[101,0],[101,19]],[[101,11],[101,19]],["tb_top"],["variable","reg"]],["trash",[[102,0],[102,9]],[[102,4],[102,9]],["tb_top"],["variable","reg"]],["debug_wb_err",[[240,0],[240,16]],[[240,4],[240,16]],["tb_top"],["variable","reg"]],["uart_display",[[319,0],[319,17]],[[319,5],[319,17]],["tb_top"],["variable","wire"]],["uart_data",[[320,0],[320,20]],[[320,11],[320,20]],["tb_top"],["variable","wire"]]],[],[[[["unit_test",[[104,0],[104,15]],[[104,5],[104,14]],["tb_top"],["task"]],[130,6]],[]],[[["unit_test_all",[[132,0],[132,19]],[[132,5],[132,18]],["tb_top"],["task"]],[189,6]],[]],[[["perf_test",[[191,0],[191,15]],[[191,5],[191,14]],["tb_top"],["task"]],[217,6]],[]]]]]],null,null,null,[["TEST_NAME",[[33,0],[34,0]],[[33,8],[33,17]],["source.systemverilog"],["macro"]],["LINE_NUM",[[34,0],[35,0]],[[34,8],[34,16]],["source.systemverilog"],["macro"]],["TRACE_REF_FILE_PRFIX",[[35,0],[36,0]],[[35,8],[35,28]],["source.systemverilog"],["macro"]],["TRACE_REF_FILE",[[36,0],[37,0]],[[36,8],[36,22]],["source.systemverilog"],["macro"]],["SOURCE_FILE",[[37,0],[38,0]],[[37,8],[37,19]],["source.systemverilog"],["macro"]],["CONFREG_OPEN_TRACE",[[38,0],[39,0]],[[38,8],[38,26]],["source.systemverilog"],["macro"]],["CONFREG_NUM_MONITOR",[[39,0],[40,0]],[[39,8],[39,27]],["source.systemverilog"],["macro"]],["CONFREG_UART_DISPLAY",[[40,0],[41,0]],[[40,8],[40,28]],["source.systemverilog"],["macro"]],["CONFREG_UART_DATA",[[41,0],[42,0]],[[41,8],[41,25]],["source.systemverilog"],["macro"]],["END_PC",[[42,0],[44,0]],[[42,8],[42,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/axi/axi_ctrl.v",[[[[[["axi_ctrl",[[0,0],[70,2]],[[0,7],[0,15]],[],["module"]],[234,8]],[[["AXI_DATA_WIDTH",[[1,2],[1,31]],[[1,12],[1,26]],["axi_ctrl"],["parameter-port","parameter"]],["AXI_ADDR_WIDTH",[[2,2],[2,31]],[[2,12],[2,26]],["axi_ctrl"],["parameter-port","parameter"]],["AXI_ID_WIDTH",[[3,2],[3,28]],[[3,12],[3,24]],["axi_ctrl"],["parameter-port","parameter"]],["AXI_USER_WIDTH",[[4,2],[4,30]],[[4,12],[4,26]],["axi_ctrl"],["parameter-port","parameter"]],["clk",[[6,4],[6,19]],[[6,16],[6,19]],["axi_ctrl"],["port","wire"]],["rst_n",[[7,4],[7,21]],[[7,16],[7,21]],["axi_ctrl"],["port","wire"]],["stallreq_axi",[[8,4],[8,28]],[[8,16],[8,28]],["axi_ctrl"],["port","reg"]],["inst_sram_en",[[10,4],[10,36]],[[10,24],[10,36]],["axi_ctrl"],["port","wire"]],["inst_sram_we",[[11,4],[11,36]],[[11,24],[11,36]],["axi_ctrl"],["port","wire"]],["inst_sram_addr",[[12,4],[12,38]],[[12,24],[12,38]],["axi_ctrl"],["port","wire"]],["inst_sram_wdata",[[13,4],[13,39]],[[13,24],[13,39]],["axi_ctrl"],["port","wire"]],["inst_sram_rdata",[[14,4],[14,39]],[[14,24],[14,39]],["axi_ctrl"],["port","reg"]],["data_sram_en",[[16,4],[16,36]],[[16,24],[16,36]],["axi_ctrl"],["port","wire"]],["data_sram_we",[[17,4],[17,36]],[[17,24],[17,36]],["axi_ctrl"],["port","wire"]],["data_sram_addr",[[18,4],[18,38]],[[18,24],[18,38]],["axi_ctrl"],["port","wire"]],["data_sram_wdata",[[19,4],[19,39]],[[19,24],[19,39]],["axi_ctrl"],["port","wire"]],["data_sram_rdata",[[20,4],[20,39]],[[20,24],[20,39]],["axi_ctrl"],["port","reg"]],["core_axi_aw_ready_i",[[22,4],[22,63]],[[22,44],[22,63]],["axi_ctrl"],["port","wire"]],["core_axi_aw_valid_o",[[23,4],[23,63]],[[23,44],[23,63]],["axi_ctrl"],["port","reg"]],["core_axi_aw_addr_o",[[24,4],[24,62]],[[24,44],[24,62]],["axi_ctrl"],["port","reg"]],["core_axi_aw_prot_o",[[25,4],[25,62]],[[25,44],[25,62]],["axi_ctrl"],["port","reg"]],["core_axi_aw_id_o",[[26,4],[26,60]],[[26,44],[26,60]],["axi_ctrl"],["port","reg"]],["core_axi_aw_user_o",[[27,4],[27,62]],[[27,44],[27,62]],["axi_ctrl"],["port","reg"]],["core_axi_aw_len_o",[[28,4],[28,61]],[[28,44],[28,61]],["axi_ctrl"],["port","reg"]],["core_axi_aw_size_o",[[29,4],[29,62]],[[29,44],[29,62]],["axi_ctrl"],["port","reg"]],["core_axi_aw_burst_o",[[30,4],[30,63]],[[30,44],[30,63]],["axi_ctrl"],["port","reg"]],["core_axi_aw_lock_o",[[31,4],[31,62]],[[31,44],[31,62]],["axi_ctrl"],["port","reg"]],["core_axi_aw_cache_o",[[32,4],[32,63]],[[32,44],[32,63]],["axi_ctrl"],["port","reg"]],["core_axi_aw_qos_o",[[33,4],[33,61]],[[33,44],[33,61]],["axi_ctrl"],["port","reg"]],["core_axi_aw_region_o",[[34,4],[34,64]],[[34,44],[34,64]],["axi_ctrl"],["port","reg"]],["core_axi_w_ready_i",[[36,4],[36,62]],[[36,44],[36,62]],["axi_ctrl"],["port","wire"]],["core_axi_w_valid_o",[[37,4],[37,62]],[[37,44],[37,62]],["axi_ctrl"],["port","reg"]],["core_axi_w_data_o",[[38,4],[38,61]],[[38,44],[38,61]],["axi_ctrl"],["port","reg"]],["core_axi_w_strb_o",[[39,4],[39,61]],[[39,44],[39,61]],["axi_ctrl"],["port","reg"]],["core_axi_w_last_o",[[40,4],[40,61]],[[40,44],[40,61]],["axi_ctrl"],["port","reg"]],["core_axi_w_user_o",[[41,4],[41,61]],[[41,44],[41,61]],["axi_ctrl"],["port","reg"]],["core_axi_b_ready_o",[[43,4],[43,62]],[[43,44],[43,62]],["axi_ctrl"],["port","reg"]],["core_axi_b_valid_i",[[44,4],[44,62]],[[44,44],[44,62]],["axi_ctrl"],["port","wire"]],["core_axi_b_resp_i",[[45,4],[45,61]],[[45,44],[45,61]],["axi_ctrl"],["port","wire"]],["core_axi_b_id_i",[[46,4],[46,59]],[[46,44],[46,59]],["axi_ctrl"],["port","wire"]],["core_axi_b_user_i",[[47,4],[47,61]],[[47,44],[47,61]],["axi_ctrl"],["port","wire"]],["core_axi_ar_ready_i",[[49,4],[49,63]],[[49,44],[49,63]],["axi_ctrl"],["port","wire"]],["core_axi_ar_valid_o",[[50,4],[50,63]],[[50,44],[50,63]],["axi_ctrl"],["port","reg"]],["core_axi_ar_addr_o",[[51,4],[51,62]],[[51,44],[51,62]],["axi_ctrl"],["port","reg"]],["core_axi_ar_prot_o",[[52,4],[52,62]],[[52,44],[52,62]],["axi_ctrl"],["port","reg"]],["core_axi_ar_id_o",[[53,4],[53,60]],[[53,44],[53,60]],["axi_ctrl"],["port","reg"]],["core_axi_ar_user_o",[[54,4],[54,62]],[[54,44],[54,62]],["axi_ctrl"],["port","reg"]],["core_axi_ar_len_o",[[55,4],[55,61]],[[55,44],[55,61]],["axi_ctrl"],["port","reg"]],["core_axi_ar_size_o",[[56,4],[56,62]],[[56,44],[56,62]],["axi_ctrl"],["port","reg"]],["core_axi_ar_burst_o",[[57,4],[57,63]],[[57,44],[57,63]],["axi_ctrl"],["port","reg"]],["core_axi_ar_lock_o",[[58,4],[58,62]],[[58,44],[58,62]],["axi_ctrl"],["port","reg"]],["core_axi_ar_cache_o",[[59,4],[59,63]],[[59,44],[59,63]],["axi_ctrl"],["port","reg"]],["core_axi_ar_qos_o",[[60,4],[60,61]],[[60,44],[60,61]],["axi_ctrl"],["port","reg"]],["core_axi_ar_region_o",[[61,4],[61,64]],[[61,44],[61,64]],["axi_ctrl"],["port","reg"]],["core_axi_r_ready_o",[[63,4],[63,62]],[[63,44],[63,62]],["axi_ctrl"],["port","reg"]],["core_axi_r_valid_i",[[64,4],[64,62]],[[64,44],[64,62]],["axi_ctrl"],["port","wire"]],["core_axi_r_resp_i",[[65,4],[65,61]],[[65,44],[65,61]],["axi_ctrl"],["port","wire"]],["core_axi_r_data_i",[[66,4],[66,61]],[[66,44],[66,61]],["axi_ctrl"],["port","wire"]],["core_axi_r_last_i",[[67,4],[67,61]],[[67,44],[67,61]],["axi_ctrl"],["port","wire"]],["core_axi_r_id_i",[[68,4],[68,59]],[[68,44],[68,59]],["axi_ctrl"],["port","wire"]],["core_axi_r_user_i",[[69,4],[69,61]],[[69,44],[69,61]],["axi_ctrl"],["port","wire"]],["state",[[71,4],[71,20]],[[71,15],[71,20]],["axi_ctrl"],["variable","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/axi/axi_slave.v",[[[[[["axi4_slave",[[10,0],[68,2]],[[10,7],[10,17]],[],["module"]],[160,9]],[[["AXI_DATA_WIDTH",[[11,2],[11,31]],[[11,12],[11,26]],["axi4_slave"],["parameter-port","parameter"]],["AXI_ADDR_WIDTH",[[12,2],[12,31]],[[12,12],[12,26]],["axi4_slave"],["parameter-port","parameter"]],["AXI_ID_WIDTH",[[13,2],[13,28]],[[13,12],[13,24]],["axi4_slave"],["parameter-port","parameter"]],["AXI_USER_WIDTH",[[14,2],[14,30]],[[14,12],[14,26]],["axi4_slave"],["parameter-port","parameter"]],["AXI_ACLK",[[16,2],[16,44]],[[16,36],[16,44]],["axi4_slave"],["port","input"]],["AXI_ARESETN",[[17,2],[17,47]],[[17,36],[17,47]],["axi4_slave"],["port","input"]],["AXI_AW_ID_I",[[19,2],[19,47]],[[19,36],[19,47]],["axi4_slave"],["port","input"]],["AXI_AW_ADDR_I",[[20,2],[20,49]],[[20,36],[20,49]],["axi4_slave"],["port","input"]],["AXI_AW_LEN_I",[[21,2],[21,48]],[[21,36],[21,48]],["axi4_slave"],["port","input"]],["AXI_AW_SIZE_I",[[22,2],[22,49]],[[22,36],[22,49]],["axi4_slave"],["port","input"]],["AXI_AW_BURST_I",[[23,2],[23,50]],[[23,36],[23,50]],["axi4_slave"],["port","input"]],["AXI_AW_LOCK_I",[[24,2],[24,49]],[[24,36],[24,49]],["axi4_slave"],["port","input"]],["AXI_AW_CACHE_I",[[25,2],[25,50]],[[25,36],[25,50]],["axi4_slave"],["port","input"]],["AXI_AW_PROT_I",[[26,2],[26,49]],[[26,36],[26,49]],["axi4_slave"],["port","input"]],["AXI_AW_QOS_I",[[27,2],[27,48]],[[27,36],[27,48]],["axi4_slave"],["port","input"]],["AXI_AW_REGION_I",[[28,2],[28,51]],[[28,36],[28,51]],["axi4_slave"],["port","input"]],["AXI_AW_USER_I",[[29,2],[29,49]],[[29,36],[29,49]],["axi4_slave"],["port","input"]],["AXI_AW_VALID_I",[[30,2],[30,50]],[[30,36],[30,50]],["axi4_slave"],["port","input"]],["AXI_AW_READY_O",[[31,2],[31,50]],[[31,36],[31,50]],["axi4_slave"],["port","output"]],["AXI_W_ID_I",[[33,2],[33,46]],[[33,36],[33,46]],["axi4_slave"],["port","input"]],["AXI_W_DATA_I",[[34,2],[34,48]],[[34,36],[34,48]],["axi4_slave"],["port","input"]],["AXI_W_STRB_I",[[35,2],[35,48]],[[35,36],[35,48]],["axi4_slave"],["port","input"]],["AXI_W_LAST_I",[[36,2],[36,48]],[[36,36],[36,48]],["axi4_slave"],["port","input"]],["AXI_W_USER_I",[[37,2],[37,48]],[[37,36],[37,48]],["axi4_slave"],["port","input"]],["AXI_W_VALID_I",[[38,2],[38,49]],[[38,36],[38,49]],["axi4_slave"],["port","input"]],["AXI_W_READY_O",[[39,2],[39,49]],[[39,36],[39,49]],["axi4_slave"],["port","output"]],["AXI_B_ID_O",[[41,2],[41,46]],[[41,36],[41,46]],["axi4_slave"],["port","output"]],["AXI_B_RESP_O",[[42,2],[42,48]],[[42,36],[42,48]],["axi4_slave"],["port","output"]],["AXI_B_USER_O",[[43,2],[43,48]],[[43,36],[43,48]],["axi4_slave"],["port","output"]],["AXI_B_VALID_O",[[44,2],[44,49]],[[44,36],[44,49]],["axi4_slave"],["port","output"]],["AXI_B_READY_I",[[45,2],[45,49]],[[45,36],[45,49]],["axi4_slave"],["port","input"]],["AXI_AR_ID_I",[[47,2],[47,47]],[[47,36],[47,47]],["axi4_slave"],["port","input"]],["AXI_AR_ADDR_I",[[48,2],[48,49]],[[48,36],[48,49]],["axi4_slave"],["port","input"]],["AXI_AR_LEN_I",[[49,2],[49,48]],[[49,36],[49,48]],["axi4_slave"],["port","input"]],["AXI_AR_SIZE_I",[[50,2],[50,49]],[[50,36],[50,49]],["axi4_slave"],["port","input"]],["AXI_AR_BURST_I",[[51,2],[51,50]],[[51,36],[51,50]],["axi4_slave"],["port","input"]],["AXI_AR_LOCK_I",[[52,2],[52,49]],[[52,36],[52,49]],["axi4_slave"],["port","input"]],["AXI_AR_CACHE_I",[[53,2],[53,50]],[[53,36],[53,50]],["axi4_slave"],["port","input"]],["AXI_AR_PROT_I",[[54,2],[54,49]],[[54,36],[54,49]],["axi4_slave"],["port","input"]],["AXI_AR_QOS_I",[[55,2],[55,48]],[[55,36],[55,48]],["axi4_slave"],["port","input"]],["AXI_AR_REGION_I",[[56,2],[56,51]],[[56,36],[56,51]],["axi4_slave"],["port","input"]],["AXI_AR_USER_I",[[57,2],[57,49]],[[57,36],[57,49]],["axi4_slave"],["port","input"]],["AXI_AR_VALID_I",[[58,2],[58,50]],[[58,36],[58,50]],["axi4_slave"],["port","input"]],["AXI_AR_READY_O",[[59,2],[59,50]],[[59,36],[59,50]],["axi4_slave"],["port","output"]],["AXI_R_ID_O",[[61,2],[61,46]],[[61,36],[61,46]],["axi4_slave"],["port","output"]],["AXI_R_DATA_O",[[62,2],[62,48]],[[62,36],[62,48]],["axi4_slave"],["port","output"]],["AXI_R_RESP_O",[[63,2],[63,48]],[[63,36],[63,48]],["axi4_slave"],["port","output"]],["AXI_R_LAST_O",[[64,2],[64,48]],[[64,36],[64,48]],["axi4_slave"],["port","output"]],["AXI_R_USER_O",[[65,2],[65,48]],[[65,36],[65,48]],["axi4_slave"],["port","output"]],["AXI_R_VALID_O",[[66,2],[66,49]],[[66,36],[66,49]],["axi4_slave"],["port","output"]],["AXI_R_READY_I",[[67,2],[67,49]],[[67,36],[67,49]],["axi4_slave"],["port","input"]],["ram_dout",[[70,0],[70,20]],[[70,12],[70,20]],["axi4_slave"],["variable","wire"]],["ram_addr",[[71,0],[71,20]],[[71,12],[71,20]],["axi4_slave"],["variable","wire"]],["ram_din",[[72,0],[72,19]],[[72,12],[72,19]],["axi4_slave"],["variable","wire"]],["ram_wen",[[73,0],[73,18]],[[73,11],[73,18]],["axi4_slave"],["variable","wire"]],["read_state",[[75,0],[75,20]],[[75,10],[75,20]],["axi4_slave"],["variable","reg"]],["next_read_state",[[76,0],[76,25]],[[76,10],[76,25]],["axi4_slave"],["variable","reg"]],["axi_rdata",[[77,0],[77,20]],[[77,11],[77,20]],["axi4_slave"],["variable","reg"]],["write_state",[[113,0],[113,21]],[[113,10],[113,21]],["axi4_slave"],["variable","reg"]],["next_write_state",[[114,0],[114,26]],[[114,10],[114,26]],["axi4_slave"],["variable","reg"]],["u_ram",[[153,0],[159,1]],[[153,13],[153,18]],["axi4_slave"],["instance","frv_bdram_64"]]]]]],null,null,null,[["READ_IDLE",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["READ_MID",[[2,0],[3,0]],[[2,8],[2,16]],["source.systemverilog"],["macro"]],["READ_END",[[3,0],[5,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]],["WRITE_IDLE",[[6,0],[7,0]],[[6,8],[6,18]],["source.systemverilog"],["macro"]],["WRITE_MID",[[7,0],[8,0]],[[7,8],[7,17]],["source.systemverilog"],["macro"]],["WRITE_END",[[8,0],[10,0]],[[8,8],[8,17]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/axi/ram.v",[[[[[["frv_bdram_64",[[0,0],[9,2]],[[0,7],[0,19]],[],["module"]],[58,9]],[[["clk",[[1,0],[1,29]],[[1,26],[1,29]],["frv_bdram_64"],["port","input"]],["addr",[[5,0],[5,30]],[[5,26],[5,30]],["frv_bdram_64"],["port","input"]],["din",[[6,0],[6,29]],[[6,26],[6,29]],["frv_bdram_64"],["port","input"]],["wen",[[7,0],[7,29]],[[7,26],[7,29]],["frv_bdram_64"],["port","input"]],["dout",[[8,0],[8,30]],[[8,26],[8,30]],["frv_bdram_64"],["port","reg"]],["MEMDEPTH",[[11,0],[11,30]],[[11,11],[11,19]],["frv_bdram_64"],["parameter"]],["inst_read",[[12,0],[12,21]],[[12,12],[12,21]],["frv_bdram_64"],["variable","wire"]],["mem",[[14,0],[14,31]],[[14,11],[14,14]],["frv_bdram_64"],["variable","reg"]],["mem_0",[[20,0],[20,32]],[[20,10],[20,15]],["frv_bdram_64"],["variable","wire"]],["mem_1",[[21,0],[21,33]],[[21,10],[21,15]],["frv_bdram_64"],["variable","wire"]],["mem_2",[[22,0],[22,34]],[[22,10],[22,15]],["frv_bdram_64"],["variable","wire"]],["mem_3",[[23,0],[23,34]],[[23,10],[23,15]],["frv_bdram_64"],["variable","wire"]],["mem_4",[[24,0],[24,34]],[[24,10],[24,15]],["frv_bdram_64"],["variable","wire"]],["mem_5",[[25,0],[25,34]],[[25,10],[25,15]],["frv_bdram_64"],["variable","wire"]],["mem_6",[[26,0],[26,34]],[[26,10],[26,15]],["frv_bdram_64"],["variable","wire"]],["mem_7",[[27,0],[27,34]],[[27,10],[27,15]],["frv_bdram_64"],["variable","wire"]],["memw_0",[[29,0],[29,47]],[[29,10],[29,16]],["frv_bdram_64"],["variable","wire"]],["memw_1",[[30,0],[30,47]],[[30,10],[30,16]],["frv_bdram_64"],["variable","wire"]],["memw_2",[[31,0],[31,47]],[[31,10],[31,16]],["frv_bdram_64"],["variable","wire"]],["memw_3",[[32,0],[32,47]],[[32,10],[32,16]],["frv_bdram_64"],["variable","wire"]],["memw_4",[[33,0],[33,47]],[[33,10],[33,16]],["frv_bdram_64"],["variable","wire"]],["memw_5",[[34,0],[34,47]],[[34,10],[34,16]],["frv_bdram_64"],["variable","wire"]],["memw_6",[[35,0],[35,47]],[[35,10],[35,16]],["frv_bdram_64"],["variable","wire"]],["memw_7",[[36,0],[36,47]],[[36,10],[36,16]],["frv_bdram_64"],["variable","wire"]],["memw_data",[[38,0],[38,88]],[[38,12],[38,21]],["frv_bdram_64"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/define.vh",[[],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/lib/decoder_2_4.v",[[[[[["decoder_2_4",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[15,9]],[[["in",[[1,4],[1,23]],[[1,21],[1,23]],["decoder_2_4"],["port","wire"]],["out",[[2,4],[2,24]],[[2,21],[2,24]],["decoder_2_4"],["port","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/lib/decoder_3_8.v",[[[[[["decoder_3_8",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[19,9]],[[["in",[[1,4],[1,23]],[[1,21],[1,23]],["decoder_3_8"],["port","wire"]],["out",[[2,4],[2,24]],[[2,21],[2,24]],["decoder_3_8"],["port","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/lib/decoder_4_16.v",[[[[[["decoder_4_16",[[0,0],[3,2]],[[0,7],[0,19]],[],["module"]],[27,8]],[[["in",[[1,4],[1,23]],[[1,21],[1,23]],["decoder_4_16"],["port","wire"]],["out",[[2,4],[2,25]],[[2,22],[2,25]],["decoder_4_16"],["port","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/lib/decoder_5_32.v",[[[[[["decoder_5_32",[[0,0],[3,2]],[[0,7],[0,19]],[],["module"]],[43,8]],[[["in",[[1,4],[1,23]],[[1,21],[1,23]],["decoder_5_32"],["port","wire"]],["out",[[2,4],[2,25]],[[2,22],[2,25]],["decoder_5_32"],["port","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/lib/decoder_6_64.v",[[[[[["decoder_6_64",[[0,0],[3,2]],[[0,7],[0,19]],[],["module"]],[76,9]],[[["in",[[1,4],[1,23]],[[1,21],[1,23]],["decoder_6_64"],["port","wire"]],["out",[[2,4],[2,25]],[[2,22],[2,25]],["decoder_6_64"],["port","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/mycpu_top.v",[[[[[["mycpu_top",[[6,0],[69,2]],[[6,7],[6,16]],[],["module"]],[246,10]],[[["AXI_DATA_WIDTH",[[7,2],[7,31]],[[7,12],[7,26]],["mycpu_top"],["parameter-port","parameter"]],["AXI_ADDR_WIDTH",[[8,2],[8,31]],[[8,12],[8,26]],["mycpu_top"],["parameter-port","parameter"]],["AXI_ID_WIDTH",[[9,2],[9,28]],[[9,12],[9,24]],["mycpu_top"],["parameter-port","parameter"]],["AXI_USER_WIDTH",[[10,2],[10,30]],[[10,12],[10,26]],["mycpu_top"],["parameter-port","parameter"]],["clk",[[12,4],[12,19]],[[12,16],[12,19]],["mycpu_top"],["port","wire"]],["rst_n",[[13,4],[13,21]],[[13,16],[13,21]],["mycpu_top"],["port","wire"]],["ext_int",[[14,4],[14,23]],[[14,16],[14,23]],["mycpu_top"],["port","wire"]],["core_axi_aw_ready_i",[[16,4],[16,63]],[[16,44],[16,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_valid_o",[[17,4],[17,64]],[[17,45],[17,64]],["mycpu_top"],["port","wire"]],["core_axi_aw_addr_o",[[18,4],[18,63]],[[18,45],[18,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_prot_o",[[19,4],[19,63]],[[19,45],[19,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_id_o",[[20,4],[20,61]],[[20,45],[20,61]],["mycpu_top"],["port","wire"]],["core_axi_aw_user_o",[[21,4],[21,63]],[[21,45],[21,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_len_o",[[22,4],[22,62]],[[22,45],[22,62]],["mycpu_top"],["port","wire"]],["core_axi_aw_size_o",[[23,4],[23,63]],[[23,45],[23,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_burst_o",[[24,4],[24,64]],[[24,45],[24,64]],["mycpu_top"],["port","wire"]],["core_axi_aw_lock_o",[[25,4],[25,63]],[[25,45],[25,63]],["mycpu_top"],["port","wire"]],["core_axi_aw_cache_o",[[26,4],[26,64]],[[26,45],[26,64]],["mycpu_top"],["port","wire"]],["core_axi_aw_qos_o",[[27,4],[27,62]],[[27,45],[27,62]],["mycpu_top"],["port","wire"]],["core_axi_aw_region_o",[[28,4],[28,65]],[[28,45],[28,65]],["mycpu_top"],["port","wire"]],["core_axi_w_ready_i",[[30,4],[30,62]],[[30,44],[30,62]],["mycpu_top"],["port","wire"]],["core_axi_w_valid_o",[[31,4],[31,63]],[[31,45],[31,63]],["mycpu_top"],["port","wire"]],["core_axi_w_data_o",[[32,4],[32,62]],[[32,45],[32,62]],["mycpu_top"],["port","wire"]],["core_axi_w_strb_o",[[33,4],[33,62]],[[33,45],[33,62]],["mycpu_top"],["port","wire"]],["core_axi_w_last_o",[[34,4],[34,62]],[[34,45],[34,62]],["mycpu_top"],["port","wire"]],["core_axi_w_user_o",[[35,4],[35,62]],[[35,45],[35,62]],["mycpu_top"],["port","wire"]],["core_axi_b_ready_o",[[37,4],[37,63]],[[37,45],[37,63]],["mycpu_top"],["port","wire"]],["core_axi_b_valid_i",[[38,4],[38,62]],[[38,44],[38,62]],["mycpu_top"],["port","wire"]],["core_axi_b_resp_i",[[39,4],[39,61]],[[39,44],[39,61]],["mycpu_top"],["port","wire"]],["core_axi_b_id_i",[[40,4],[40,59]],[[40,44],[40,59]],["mycpu_top"],["port","wire"]],["core_axi_b_user_i",[[41,4],[41,61]],[[41,44],[41,61]],["mycpu_top"],["port","wire"]],["core_axi_ar_ready_i",[[43,4],[43,63]],[[43,44],[43,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_valid_o",[[44,4],[44,64]],[[44,45],[44,64]],["mycpu_top"],["port","wire"]],["core_axi_ar_addr_o",[[45,4],[45,63]],[[45,45],[45,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_prot_o",[[46,4],[46,63]],[[46,45],[46,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_id_o",[[47,4],[47,61]],[[47,45],[47,61]],["mycpu_top"],["port","wire"]],["core_axi_ar_user_o",[[48,4],[48,63]],[[48,45],[48,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_len_o",[[49,4],[49,62]],[[49,45],[49,62]],["mycpu_top"],["port","wire"]],["core_axi_ar_size_o",[[50,4],[50,63]],[[50,45],[50,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_burst_o",[[51,4],[51,64]],[[51,45],[51,64]],["mycpu_top"],["port","wire"]],["core_axi_ar_lock_o",[[52,4],[52,63]],[[52,45],[52,63]],["mycpu_top"],["port","wire"]],["core_axi_ar_cache_o",[[53,4],[53,64]],[[53,45],[53,64]],["mycpu_top"],["port","wire"]],["core_axi_ar_qos_o",[[54,4],[54,62]],[[54,45],[54,62]],["mycpu_top"],["port","wire"]],["core_axi_ar_region_o",[[55,4],[55,65]],[[55,45],[55,65]],["mycpu_top"],["port","wire"]],["core_axi_r_ready_o",[[57,4],[57,63]],[[57,45],[57,63]],["mycpu_top"],["port","wire"]],["core_axi_r_valid_i",[[58,4],[58,62]],[[58,44],[58,62]],["mycpu_top"],["port","wire"]],["core_axi_r_resp_i",[[59,4],[59,61]],[[59,44],[59,61]],["mycpu_top"],["port","wire"]],["core_axi_r_data_i",[[60,4],[60,61]],[[60,44],[60,61]],["mycpu_top"],["port","wire"]],["core_axi_r_last_i",[[61,4],[61,61]],[[61,44],[61,61]],["mycpu_top"],["port","wire"]],["core_axi_r_id_i",[[62,4],[62,59]],[[62,44],[62,59]],["mycpu_top"],["port","wire"]],["core_axi_r_user_i",[[63,4],[63,61]],[[63,44],[63,61]],["mycpu_top"],["port","wire"]],["debug_wb_pc",[[65,4],[65,35]],[[65,24],[65,35]],["mycpu_top"],["port","wire"]],["debug_wb_rf_we",[[66,4],[66,38]],[[66,24],[66,38]],["mycpu_top"],["port","wire"]],["debug_wb_rf_wnum",[[67,4],[67,40]],[[67,24],[67,40]],["mycpu_top"],["port","wire"]],["debug_wb_rf_wdata",[[68,4],[68,41]],[[68,24],[68,41]],["mycpu_top"],["port","wire"]],["inst_sram_en",[[71,4],[71,29]],[[71,17],[71,29]],["mycpu_top"],["variable","wire"]],["inst_sram_we",[[72,4],[72,29]],[[72,17],[72,29]],["mycpu_top"],["variable","wire"]],["inst_sram_addr",[[73,4],[73,31]],[[73,17],[73,31]],["mycpu_top"],["variable","wire"]],["inst_sram_wdata",[[74,4],[74,32]],[[74,17],[74,32]],["mycpu_top"],["variable","wire"]],["inst_sram_rdata",[[75,4],[75,32]],[[75,17],[75,32]],["mycpu_top"],["variable","wire"]],["data_sram_en",[[77,4],[77,29]],[[77,17],[77,29]],["mycpu_top"],["variable","wire"]],["data_sram_we",[[78,4],[78,29]],[[78,17],[78,29]],["mycpu_top"],["variable","wire"]],["data_sram_addr",[[79,4],[79,31]],[[79,17],[79,31]],["mycpu_top"],["variable","wire"]],["data_sram_wdata",[[80,4],[80,32]],[[80,17],[80,32]],["mycpu_top"],["variable","wire"]],["data_sram_rdata",[[81,4],[81,32]],[[81,17],[81,32]],["mycpu_top"],["variable","wire"]],["cpu_data_en",[[90,4],[90,27]],[[90,16],[90,27]],["mycpu_top"],["variable","wire"]],["cpu_data_we",[[91,4],[91,27]],[[91,16],[91,27]],["mycpu_top"],["variable","wire"]],["cpu_data_addr",[[92,4],[92,29]],[[92,16],[92,29]],["mycpu_top"],["variable","wire"]],["cpu_data_wdata",[[93,4],[93,30]],[[93,16],[93,30]],["mycpu_top"],["variable","wire"]],["cpu_data_rdata",[[94,4],[94,30]],[[94,16],[94,30]],["mycpu_top"],["variable","wire"]],["conf_en",[[102,4],[102,23]],[[102,16],[102,23]],["mycpu_top"],["variable","wire"]],["conf_wen",[[103,4],[103,24]],[[103,16],[103,24]],["mycpu_top"],["variable","wire"]],["conf_addr",[[104,4],[104,25]],[[104,16],[104,25]],["mycpu_top"],["variable","wire"]],["conf_wdata",[[105,4],[105,26]],[[105,16],[105,26]],["mycpu_top"],["variable","wire"]],["conf_rdata",[[106,4],[106,26]],[[106,16],[106,26]],["mycpu_top"],["variable","wire"]],["stallreq_axi",[[108,4],[108,21]],[[108,9],[108,21]],["mycpu_top"],["variable","wire"]],["u_mycpu_pipeline",[[110,4],[140,5]],[[119,4],[119,20]],["mycpu_top"],["instance","mycpu_pipeline"]],["u_bridge_1x2",[[141,4],[159,5]],[[141,15],[141,27]],["mycpu_top"],["instance","bridge_1x2"]],["u_confreg",[[162,4],[175,5]],[[166,4],[166,13]],["mycpu_top"],["instance","confreg"]],["u_axi_ctrl",[[177,4],[244,5]],[[184,4],[184,14]],["mycpu_top"],["instance","axi_ctrl"]]]]]],null,null,null,[["ID2EX_WD",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EX2MEM_WD",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MEM2WB_WD",[[2,0],[3,0]],[[2,8],[2,17]],["source.systemverilog"],["macro"]],["WB2RF_WD",[[3,0],[4,0]],[[3,8],[3,16]],["source.systemverilog"],["macro"]],["MEM2EX_WD",[[4,0],[5,0]],[[4,8],[4,17]],["source.systemverilog"],["macro"]],["WB2EX_WD",[[5,0],[6,0]],[[5,8],[5,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/alu.v",[[[[[["alu",[[7,0],[12,2]],[[7,7],[7,10]],[],["module"]],[110,10]],[[["alu_op",[[8,4],[8,28]],[[8,22],[8,28]],["alu"],["port","wire"]],["alu_src1",[[9,4],[9,30]],[[9,22],[9,30]],["alu"],["port","wire"]],["alu_src2",[[10,4],[10,30]],[[10,22],[10,30]],["alu"],["port","wire"]],["alu_result",[[11,4],[11,33]],[[11,23],[11,33]],["alu"],["port","wire"]],["op_and",[[14,4],[14,15]],[[14,9],[14,15]],["alu"],["variable","wire"]],["op_or",[[15,4],[15,14]],[[15,9],[15,14]],["alu"],["variable","wire"]],["op_xor",[[16,4],[16,15]],[[16,9],[16,15]],["alu"],["variable","wire"]],["op_add",[[17,4],[17,15]],[[17,9],[17,15]],["alu"],["variable","wire"]],["op_sub",[[18,4],[18,15]],[[18,9],[18,15]],["alu"],["variable","wire"]],["op_slt",[[19,4],[19,15]],[[19,9],[19,15]],["alu"],["variable","wire"]],["op_sltu",[[20,4],[20,16]],[[20,9],[20,16]],["alu"],["variable","wire"]],["op_sll",[[21,4],[21,15]],[[21,9],[21,15]],["alu"],["variable","wire"]],["op_srl",[[22,4],[22,15]],[[22,9],[22,15]],["alu"],["variable","wire"]],["op_sra",[[23,4],[23,15]],[[23,9],[23,15]],["alu"],["variable","wire"]],["op_addw",[[24,4],[24,16]],[[24,9],[24,16]],["alu"],["variable","wire"]],["op_subw",[[25,4],[25,16]],[[25,9],[25,16]],["alu"],["variable","wire"]],["op_sllw",[[26,4],[26,16]],[[26,9],[26,16]],["alu"],["variable","wire"]],["op_srlw",[[27,4],[27,16]],[[27,9],[27,16]],["alu"],["variable","wire"]],["op_sraw",[[28,4],[28,16]],[[28,9],[28,16]],["alu"],["variable","wire"]],["and_result",[[32,4],[32,26]],[[32,16],[32,26]],["alu"],["variable","wire"]],["or_result",[[33,4],[33,25]],[[33,16],[33,25]],["alu"],["variable","wire"]],["xor_result",[[34,4],[34,26]],[[34,16],[34,26]],["alu"],["variable","wire"]],["add_sub_result",[[35,4],[35,30]],[[35,16],[35,30]],["alu"],["variable","wire"]],["slt_result",[[36,4],[36,26]],[[36,16],[36,26]],["alu"],["variable","wire"]],["sltu_result",[[37,4],[37,27]],[[37,16],[37,27]],["alu"],["variable","wire"]],["sll_result",[[38,4],[38,26]],[[38,16],[38,26]],["alu"],["variable","wire"]],["srl_result",[[39,4],[39,26]],[[39,16],[39,26]],["alu"],["variable","wire"]],["sra_result",[[40,4],[40,26]],[[40,16],[40,26]],["alu"],["variable","wire"]],["addw_subw_result",[[41,4],[41,32]],[[41,16],[41,32]],["alu"],["variable","wire"]],["sllw_result",[[42,4],[42,27]],[[42,16],[42,27]],["alu"],["variable","wire"]],["srlw_result",[[43,4],[43,27]],[[43,16],[43,27]],["alu"],["variable","wire"]],["sraw_result",[[44,4],[44,27]],[[44,16],[44,27]],["alu"],["variable","wire"]],["adder_a",[[47,4],[47,23]],[[47,16],[47,23]],["alu"],["variable","wire"]],["adder_b",[[48,4],[48,23]],[[48,16],[48,23]],["alu"],["variable","wire"]],["adder_cin",[[49,4],[49,25]],[[49,16],[49,25]],["alu"],["variable","wire"]],["adder_result",[[50,4],[50,28]],[[50,16],[50,28]],["alu"],["variable","wire"]],["adder_cout",[[51,4],[51,26]],[[51,16],[51,26]],["alu"],["variable","wire"]],["adder_a_w",[[53,4],[53,25]],[[53,16],[53,25]],["alu"],["variable","wire"]],["adder_b_w",[[54,4],[54,25]],[[54,16],[54,25]],["alu"],["variable","wire"]],["adder_cin_w",[[55,4],[55,27]],[[55,16],[55,27]],["alu"],["variable","wire"]],["adder_result_w",[[56,4],[56,30]],[[56,16],[56,30]],["alu"],["variable","wire"]],["adder_cout_w",[[57,4],[57,28]],[[57,16],[57,28]],["alu"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/bru.v",[[[[[["bru",[[1,0],[14,2]],[[1,7],[1,10]],[],["module"]],[63,10]],[[["pc",[[2,4],[2,24]],[[2,22],[2,24]],["bru"],["port","wire"]],["bru_op",[[3,4],[3,27]],[[3,21],[3,27]],["bru"],["port","wire"]],["rdata1",[[4,4],[4,28]],[[4,22],[4,28]],["bru"],["port","wire"]],["rdata2",[[5,4],[5,28]],[[5,22],[5,28]],["bru"],["port","wire"]],["imm",[[6,4],[6,25]],[[6,22],[6,25]],["bru"],["port","wire"]],["br_e",[[8,4],[8,20]],[[8,16],[8,20]],["bru"],["port","wire"]],["br_addr",[[9,4],[9,30]],[[9,23],[9,30]],["bru"],["port","wire"]],["br_result",[[13,4],[13,32]],[[13,23],[13,32]],["bru"],["port","wire"]],["inst_beq",[[16,4],[16,17]],[[16,9],[16,17]],["bru"],["variable","wire"]],["inst_bne",[[16,4],[16,27]],[[16,19],[16,27]],["bru"],["variable","inst_beq"]],["inst_blt",[[16,4],[16,37]],[[16,29],[16,37]],["bru"],["variable","inst_bne"]],["inst_bge",[[16,4],[16,47]],[[16,39],[16,47]],["bru"],["variable","inst_blt"]],["inst_bltu",[[16,4],[16,58]],[[16,49],[16,58]],["bru"],["variable","inst_bge"]],["inst_bgeu",[[16,4],[16,69]],[[16,60],[16,69]],["bru"],["variable","inst_bltu"]],["inst_jal",[[16,4],[16,79]],[[16,71],[16,79]],["bru"],["variable","inst_bgeu"]],["inst_jalr",[[16,4],[16,90]],[[16,81],[16,90]],["bru"],["variable","inst_jal"]],["rs1_eq_rs2",[[24,4],[24,19]],[[24,9],[24,19]],["bru"],["variable","wire"]],["rs1_ne_rs2",[[25,4],[25,19]],[[25,9],[25,19]],["bru"],["variable","wire"]],["rs1_lt_rs2",[[26,4],[26,19]],[[26,9],[26,19]],["bru"],["variable","wire"]],["rs1_ltu_rs2",[[27,4],[27,20]],[[27,9],[27,20]],["bru"],["variable","wire"]],["rs1_ge_rs2",[[28,4],[28,19]],[[28,9],[28,19]],["bru"],["variable","wire"]],["rs1_geu_rs2",[[29,4],[29,20]],[[29,9],[29,20]],["bru"],["variable","wire"]],["pc_plus_imm",[[40,4],[40,27]],[[40,16],[40,27]],["bru"],["variable","wire"]],["rs_plus_imm",[[41,4],[41,27]],[[41,16],[41,27]],["bru"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/ctrl.v",[[[[[["ctrl",[[1,0],[7,2]],[[1,7],[1,11]],[],["module"]],[27,10]],[[["rst_n",[[2,4],[2,20]],[[2,15],[2,20]],["ctrl"],["port","wire"]],["stallreq_id",[[3,4],[3,26]],[[3,15],[3,26]],["ctrl"],["port","wire"]],["stallreq_ex",[[4,4],[4,26]],[[4,15],[4,26]],["ctrl"],["port","wire"]],["stallreq_axi",[[5,4],[5,27]],[[5,15],[5,27]],["ctrl"],["port","wire"]],["stall",[[6,4],[6,36]],[[6,31],[6,36]],["ctrl"],["port","reg"]]]]]],null,null,null,[["StallBus",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/decoder_64i.v",[[[[[["decoder_64i",[[0,0],[25,2]],[[0,7],[0,18]],[],["module"]],[289,10]],[[["inst",[[1,4],[1,21]],[[1,17],[1,21]],["decoder_64i"],["port","input"]],["sel_src1",[[4,4],[4,30]],[[4,22],[4,30]],["decoder_64i"],["port","wire"]],["sel_src2",[[5,4],[5,24]],[[5,16],[5,24]],["decoder_64i"],["port","wire"]],["rs1",[[6,4],[6,25]],[[6,22],[6,25]],["decoder_64i"],["port","wire"]],["rs2",[[6,27],[6,30]],[[6,27],[6,30]],["decoder_64i"],["port","rs1"]],["imm",[[7,4],[7,26]],[[7,23],[7,26]],["decoder_64i"],["port","wire"]],["alu_op",[[10,4],[10,29]],[[10,23],[10,29]],["decoder_64i"],["port","wire"]],["bru_op",[[13,4],[13,28]],[[13,22],[13,28]],["decoder_64i"],["port","wire"]],["lsu_op",[[16,4],[16,28]],[[16,22],[16,28]],["decoder_64i"],["port","wire"]],["csr_op",[[19,4],[19,28]],[[19,22],[19,28]],["decoder_64i"],["port","wire"]],["sel_rf_res",[[20,4],[20,32]],[[20,22],[20,32]],["decoder_64i"],["port","wire"]],["rf_we",[[23,4],[23,21]],[[23,16],[23,21]],["decoder_64i"],["port","wire"]],["rf_waddr",[[24,4],[24,30]],[[24,22],[24,30]],["decoder_64i"],["port","wire"]],["opcode",[[27,4],[27,21]],[[27,15],[27,21]],["decoder_64i"],["variable","wire"]],["funct7",[[27,4],[27,29]],[[27,23],[27,29]],["decoder_64i"],["variable","opcode"]],["opcode_l",[[28,4],[28,24]],[[28,16],[28,24]],["decoder_64i"],["variable","wire"]],["funct7_l",[[28,4],[28,34]],[[28,26],[28,34]],["decoder_64i"],["variable","opcode_l"]],["opcode_h",[[29,4],[29,23]],[[29,15],[29,23]],["decoder_64i"],["variable","wire"]],["funct7_h",[[29,4],[29,33]],[[29,25],[29,33]],["decoder_64i"],["variable","opcode_h"]],["rd",[[30,4],[30,17]],[[30,15],[30,17]],["decoder_64i"],["variable","wire"]],["shamt5",[[30,4],[30,25]],[[30,19],[30,25]],["decoder_64i"],["variable","rd"]],["shamt6",[[31,4],[31,21]],[[31,15],[31,21]],["decoder_64i"],["variable","wire"]],["funct3",[[32,4],[32,21]],[[32,15],[32,21]],["decoder_64i"],["variable","wire"]],["funct3_d",[[33,4],[33,23]],[[33,15],[33,23]],["decoder_64i"],["variable","wire"]],["imm_i",[[34,4],[34,21]],[[34,16],[34,21]],["decoder_64i"],["variable","wire"]],["imm_s",[[34,4],[34,28]],[[34,23],[34,28]],["decoder_64i"],["variable","imm_i"]],["imm_b",[[34,4],[34,35]],[[34,30],[34,35]],["decoder_64i"],["variable","imm_s"]],["imm_u",[[34,4],[34,42]],[[34,37],[34,42]],["decoder_64i"],["variable","imm_b"]],["imm_j",[[34,4],[34,49]],[[34,44],[34,49]],["decoder_64i"],["variable","imm_u"]],["inst_sll",[[37,4],[37,17]],[[37,9],[37,17]],["decoder_64i"],["variable","wire"]],["inst_slli",[[37,4],[37,28]],[[37,19],[37,28]],["decoder_64i"],["variable","inst_sll"]],["inst_srl",[[37,4],[37,38]],[[37,30],[37,38]],["decoder_64i"],["variable","inst_slli"]],["inst_srli",[[37,4],[37,49]],[[37,40],[37,49]],["decoder_64i"],["variable","inst_srl"]],["inst_sra",[[37,4],[37,59]],[[37,51],[37,59]],["decoder_64i"],["variable","inst_srli"]],["inst_srai",[[37,4],[37,70]],[[37,61],[37,70]],["decoder_64i"],["variable","inst_sra"]],["inst_add",[[38,4],[38,17]],[[38,9],[38,17]],["decoder_64i"],["variable","wire"]],["inst_addi",[[38,4],[38,28]],[[38,19],[38,28]],["decoder_64i"],["variable","inst_add"]],["inst_sub",[[38,4],[38,38]],[[38,30],[38,38]],["decoder_64i"],["variable","inst_addi"]],["inst_lui",[[38,4],[38,48]],[[38,40],[38,48]],["decoder_64i"],["variable","inst_sub"]],["inst_auipc",[[38,4],[38,60]],[[38,50],[38,60]],["decoder_64i"],["variable","inst_lui"]],["inst_xor",[[39,4],[39,17]],[[39,9],[39,17]],["decoder_64i"],["variable","wire"]],["inst_xori",[[39,4],[39,28]],[[39,19],[39,28]],["decoder_64i"],["variable","inst_xor"]],["inst_or",[[39,4],[39,37]],[[39,30],[39,37]],["decoder_64i"],["variable","inst_xori"]],["inst_ori",[[39,4],[39,47]],[[39,39],[39,47]],["decoder_64i"],["variable","inst_or"]],["inst_and",[[39,4],[39,57]],[[39,49],[39,57]],["decoder_64i"],["variable","inst_ori"]],["inst_andi",[[39,4],[39,68]],[[39,59],[39,68]],["decoder_64i"],["variable","inst_and"]],["inst_slt",[[40,4],[40,17]],[[40,9],[40,17]],["decoder_64i"],["variable","wire"]],["inst_slti",[[40,4],[40,28]],[[40,19],[40,28]],["decoder_64i"],["variable","inst_slt"]],["inst_sltu",[[40,4],[40,39]],[[40,30],[40,39]],["decoder_64i"],["variable","inst_slti"]],["inst_sltiu",[[40,4],[40,51]],[[40,41],[40,51]],["decoder_64i"],["variable","inst_sltu"]],["inst_beq",[[41,4],[41,17]],[[41,9],[41,17]],["decoder_64i"],["variable","wire"]],["inst_bne",[[41,4],[41,27]],[[41,19],[41,27]],["decoder_64i"],["variable","inst_beq"]],["inst_blt",[[41,4],[41,37]],[[41,29],[41,37]],["decoder_64i"],["variable","inst_bne"]],["inst_bge",[[41,4],[41,47]],[[41,39],[41,47]],["decoder_64i"],["variable","inst_blt"]],["inst_bltu",[[41,4],[41,58]],[[41,49],[41,58]],["decoder_64i"],["variable","inst_bge"]],["inst_bgeu",[[41,4],[41,69]],[[41,60],[41,69]],["decoder_64i"],["variable","inst_bltu"]],["inst_jal",[[42,4],[42,17]],[[42,9],[42,17]],["decoder_64i"],["variable","wire"]],["inst_jalr",[[42,4],[42,28]],[[42,19],[42,28]],["decoder_64i"],["variable","inst_jal"]],["inst_fence",[[42,4],[42,40]],[[42,30],[42,40]],["decoder_64i"],["variable","inst_jalr"]],["inst_fence_i",[[42,4],[42,54]],[[42,42],[42,54]],["decoder_64i"],["variable","inst_fence"]],["inst_ecall",[[42,4],[42,66]],[[42,56],[42,66]],["decoder_64i"],["variable","inst_fence_i"]],["inst_ebreak",[[42,4],[42,79]],[[42,68],[42,79]],["decoder_64i"],["variable","inst_ecall"]],["inst_csrrw",[[43,4],[43,19]],[[43,9],[43,19]],["decoder_64i"],["variable","wire"]],["inst_csrrs",[[43,4],[43,31]],[[43,21],[43,31]],["decoder_64i"],["variable","inst_csrrw"]],["inst_csrrc",[[43,4],[43,43]],[[43,33],[43,43]],["decoder_64i"],["variable","inst_csrrs"]],["inst_csrrwi",[[43,4],[43,56]],[[43,45],[43,56]],["decoder_64i"],["variable","inst_csrrc"]],["inst_csrrsi",[[43,4],[43,69]],[[43,58],[43,69]],["decoder_64i"],["variable","inst_csrrwi"]],["inst_csrrci",[[43,4],[43,82]],[[43,71],[43,82]],["decoder_64i"],["variable","inst_csrrsi"]],["inst_lb",[[44,4],[44,16]],[[44,9],[44,16]],["decoder_64i"],["variable","wire"]],["inst_lh",[[44,4],[44,25]],[[44,18],[44,25]],["decoder_64i"],["variable","inst_lb"]],["inst_lbu",[[44,4],[44,35]],[[44,27],[44,35]],["decoder_64i"],["variable","inst_lh"]],["inst_lhu",[[44,4],[44,45]],[[44,37],[44,45]],["decoder_64i"],["variable","inst_lbu"]],["inst_lw",[[44,4],[44,54]],[[44,47],[44,54]],["decoder_64i"],["variable","inst_lhu"]],["inst_sb",[[45,4],[45,16]],[[45,9],[45,16]],["decoder_64i"],["variable","wire"]],["inst_sh",[[45,4],[45,25]],[[45,18],[45,25]],["decoder_64i"],["variable","inst_sb"]],["inst_sw",[[45,4],[45,34]],[[45,27],[45,34]],["decoder_64i"],["variable","inst_sh"]],["inst_lwu",[[46,4],[46,17]],[[46,9],[46,17]],["decoder_64i"],["variable","wire"]],["inst_ld",[[46,4],[46,26]],[[46,19],[46,26]],["decoder_64i"],["variable","inst_lwu"]],["inst_sd",[[46,4],[46,35]],[[46,28],[46,35]],["decoder_64i"],["variable","inst_ld"]],["inst_addiw",[[47,4],[47,19]],[[47,9],[47,19]],["decoder_64i"],["variable","wire"]],["inst_slliw",[[47,4],[47,31]],[[47,21],[47,31]],["decoder_64i"],["variable","inst_addiw"]],["inst_srliw",[[47,4],[47,43]],[[47,33],[47,43]],["decoder_64i"],["variable","inst_slliw"]],["inst_sraiw",[[47,4],[47,55]],[[47,45],[47,55]],["decoder_64i"],["variable","inst_srliw"]],["inst_addw",[[48,4],[48,18]],[[48,9],[48,18]],["decoder_64i"],["variable","wire"]],["inst_subw",[[48,4],[48,29]],[[48,20],[48,29]],["decoder_64i"],["variable","inst_addw"]],["inst_sllw",[[48,4],[48,40]],[[48,31],[48,40]],["decoder_64i"],["variable","inst_subw"]],["inst_srlw",[[48,4],[48,51]],[[48,42],[48,51]],["decoder_64i"],["variable","inst_sllw"]],["inst_sraw",[[48,4],[48,62]],[[48,53],[48,62]],["decoder_64i"],["variable","inst_srlw"]],["op_and",[[51,4],[51,15]],[[51,9],[51,15]],["decoder_64i"],["variable","wire"]],["op_or",[[52,4],[52,14]],[[52,9],[52,14]],["decoder_64i"],["variable","wire"]],["op_xor",[[53,4],[53,15]],[[53,9],[53,15]],["decoder_64i"],["variable","wire"]],["op_add",[[54,4],[54,15]],[[54,9],[54,15]],["decoder_64i"],["variable","wire"]],["op_sub",[[55,4],[55,15]],[[55,9],[55,15]],["decoder_64i"],["variable","wire"]],["op_slt",[[56,4],[56,15]],[[56,9],[56,15]],["decoder_64i"],["variable","wire"]],["op_sltu",[[57,4],[57,16]],[[57,9],[57,16]],["decoder_64i"],["variable","wire"]],["op_sll",[[58,4],[58,15]],[[58,9],[58,15]],["decoder_64i"],["variable","wire"]],["op_srl",[[59,4],[59,15]],[[59,9],[59,15]],["decoder_64i"],["variable","wire"]],["op_sra",[[60,4],[60,15]],[[60,9],[60,15]],["decoder_64i"],["variable","wire"]],["op_addw",[[61,4],[61,16]],[[61,9],[61,16]],["decoder_64i"],["variable","wire"]],["op_subw",[[62,4],[62,16]],[[62,9],[62,16]],["decoder_64i"],["variable","wire"]],["op_sllw",[[63,4],[63,16]],[[63,9],[63,16]],["decoder_64i"],["variable","wire"]],["op_srlw",[[64,4],[64,16]],[[64,9],[64,16]],["decoder_64i"],["variable","wire"]],["op_sraw",[[65,4],[65,16]],[[65,9],[65,16]],["decoder_64i"],["variable","wire"]],["u0_decoder",[[84,4],[87,5]],[[84,17],[84,27]],["decoder_64i"],["instance","decoder_4_16"]],["u1_decoder",[[89,4],[92,5]],[[89,16],[89,26]],["decoder_64i"],["instance","decoder_3_8"]],["u2_decoder",[[94,4],[97,5]],[[94,16],[94,26]],["decoder_64i"],["instance","decoder_3_8"]],["u3_decoder",[[99,4],[102,5]],[[99,17],[99,27]],["decoder_64i"],["instance","decoder_4_16"]],["u4_decoder",[[104,4],[107,5]],[[104,16],[104,26]],["decoder_64i"],["instance","decoder_3_8"]],["data_ram_en",[[191,4],[191,20]],[[191,9],[191,20]],["decoder_64i"],["variable","wire"]],["data_ram_we",[[192,4],[192,20]],[[192,9],[192,20]],["decoder_64i"],["variable","wire"]],["data_size_sel",[[193,4],[193,28]],[[193,15],[193,28]],["decoder_64i"],["variable","wire"]],["data_unsigned",[[194,4],[194,22]],[[194,9],[194,22]],["decoder_64i"],["variable","wire"]],["sel_imm",[[232,4],[232,22]],[[232,15],[232,22]],["decoder_64i"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/EX.v",[[[[[["EX",[[0,0],[23,2]],[[0,7],[0,9]],[],["module"]],[150,10]],[[["ID2EX_WD",[[2,4],[2,27]],[[2,14],[2,22]],["EX"],["parameter-port","parameter"]],["EX2MEM_WD",[[3,4],[3,28]],[[3,14],[3,23]],["EX"],["parameter-port","parameter"]],["MEM2EX_WD",[[4,4],[4,28]],[[4,14],[4,23]],["EX"],["parameter-port","parameter"]],["WB2EX_WD",[[5,4],[5,27]],[[5,14],[5,22]],["EX"],["parameter-port","parameter"]],["clk",[[7,4],[7,18]],[[7,15],[7,18]],["EX"],["port","wire"]],["rst_n",[[8,4],[8,20]],[[8,15],[8,20]],["EX"],["port","wire"]],["stall",[[9,4],[9,26]],[[9,21],[9,26]],["EX"],["port","wire"]],["stallreq_ex",[[10,4],[10,27]],[[10,16],[10,27]],["EX"],["port","wire"]],["id2ex_bus",[[12,4],[12,39]],[[12,30],[12,39]],["EX"],["port","wire"]],["mem2ex_fwd",[[13,4],[13,41]],[[13,31],[13,41]],["EX"],["port","wire"]],["wb2ex_fwd",[[14,4],[14,39]],[[14,30],[14,39]],["EX"],["port","wire"]],["ex2mem_bus",[[15,4],[15,42]],[[15,32],[15,42]],["EX"],["port","wire"]],["br_bus",[[17,4],[17,29]],[[17,23],[17,29]],["EX"],["port","wire"]],["data_sram_en",[[19,4],[19,28]],[[19,16],[19,28]],["EX"],["port","wire"]],["data_sram_we",[[20,4],[20,34]],[[20,22],[20,34]],["EX"],["port","wire"]],["data_sram_addr",[[21,4],[21,37]],[[21,23],[21,37]],["EX"],["port","wire"]],["data_sram_wdata",[[22,4],[22,38]],[[22,23],[22,38]],["EX"],["port","wire"]],["id2ex_bus_r",[[25,4],[25,34]],[[25,23],[25,34]],["EX"],["variable","reg"]],["sel_src1",[[44,4],[44,23]],[[44,15],[44,23]],["EX"],["variable","wire"]],["sel_src2",[[45,4],[45,17]],[[45,9],[45,17]],["EX"],["variable","wire"]],["rs1",[[46,4],[46,18]],[[46,15],[46,18]],["EX"],["variable","wire"]],["rs2",[[46,4],[46,23]],[[46,20],[46,23]],["EX"],["variable","rs1"]],["rdata1",[[47,4],[47,22]],[[47,16],[47,22]],["EX"],["variable","wire"]],["rdata2",[[47,4],[47,30]],[[47,24],[47,30]],["EX"],["variable","rdata1"]],["imm",[[48,4],[48,19]],[[48,16],[48,19]],["EX"],["variable","wire"]],["alu_op",[[49,4],[49,22]],[[49,16],[49,22]],["EX"],["variable","wire"]],["bru_op",[[50,4],[50,21]],[[50,15],[50,21]],["EX"],["variable","wire"]],["lsu_op",[[51,4],[51,21]],[[51,15],[51,21]],["EX"],["variable","wire"]],["sel_rf_res",[[52,4],[52,25]],[[52,15],[52,25]],["EX"],["variable","wire"]],["rf_we",[[53,4],[53,14]],[[53,9],[53,14]],["EX"],["variable","wire"]],["rf_waddr",[[54,4],[54,23]],[[54,15],[54,23]],["EX"],["variable","wire"]],["pc",[[55,4],[55,18]],[[55,16],[55,18]],["EX"],["variable","wire"]],["inst",[[56,4],[56,20]],[[56,16],[56,20]],["EX"],["variable","wire"]],["csr_op",[[57,4],[57,21]],[[57,15],[57,21]],["EX"],["variable","wire"]],["src1",[[77,4],[77,20]],[[77,16],[77,20]],["EX"],["variable","wire"]],["src2",[[77,4],[77,26]],[[77,22],[77,26]],["EX"],["variable","src1"]],["alu_src1",[[78,4],[78,24]],[[78,16],[78,24]],["EX"],["variable","wire"]],["alu_src2",[[78,4],[78,34]],[[78,26],[78,34]],["EX"],["variable","alu_src1"]],["mem_rf_we",[[79,4],[79,18]],[[79,9],[79,18]],["EX"],["variable","wire"]],["wb_rf_we",[[79,4],[79,28]],[[79,20],[79,28]],["EX"],["variable","mem_rf_we"]],["mem_rf_waddr",[[80,4],[80,27]],[[80,15],[80,27]],["EX"],["variable","wire"]],["wb_rf_waddr",[[80,4],[80,40]],[[80,29],[80,40]],["EX"],["variable","mem_rf_waddr"]],["mem_rf_wdata",[[81,4],[81,28]],[[81,16],[81,28]],["EX"],["variable","wire"]],["wb_rf_wdata",[[81,4],[81,41]],[[81,30],[81,41]],["EX"],["variable","mem_rf_wdata"]],["alu_result",[[97,4],[97,26]],[[97,16],[97,26]],["EX"],["variable","wire"]],["u_alu",[[98,4],[103,5]],[[98,8],[98,13]],["EX"],["instance","alu"]],["br_e",[[105,4],[105,13]],[[105,9],[105,13]],["EX"],["variable","wire"]],["br_addr",[[106,4],[106,23]],[[106,16],[106,23]],["EX"],["variable","wire"]],["br_result",[[107,4],[107,25]],[[107,16],[107,25]],["EX"],["variable","wire"]],["u_bru",[[108,4],[117,5]],[[108,8],[108,13]],["EX"],["instance","bru"]],["data_ram_sel",[[120,4],[120,27]],[[120,15],[120,27]],["EX"],["variable","wire"]],["u_lsu",[[121,4],[131,5]],[[121,8],[121,13]],["EX"],["instance","lsu"]],["ex_result",[[133,4],[133,25]],[[133,16],[133,25]],["EX"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/ID.v",[[[[[["ID",[[0,0],[18,2]],[[0,7],[0,9]],[],["module"]],[163,10]],[[["ID2EX_WD",[[2,4],[2,27]],[[2,14],[2,22]],["ID"],["parameter-port","parameter"]],["WB2RF_WD",[[3,4],[3,27]],[[3,14],[3,22]],["ID"],["parameter-port","parameter"]],["clk",[[4,4],[4,18]],[[4,15],[4,18]],["ID"],["port","wire"]],["rst_n",[[5,4],[5,20]],[[5,15],[5,20]],["ID"],["port","wire"]],["stall",[[6,4],[6,26]],[[6,21],[6,26]],["ID"],["port","wire"]],["br_e",[[7,4],[7,19]],[[7,15],[7,19]],["ID"],["port","wire"]],["stallreq_id",[[10,4],[10,27]],[[10,16],[10,27]],["ID"],["port","wire"]],["pc_valid",[[12,4],[12,23]],[[12,15],[12,23]],["ID"],["port","wire"]],["pc",[[13,4],[13,24]],[[13,22],[13,24]],["ID"],["port","wire"]],["inst_sram_rdata",[[14,4],[14,37]],[[14,22],[14,37]],["ID"],["port","wire"]],["wb2rf_bus",[[16,4],[16,39]],[[16,30],[16,39]],["ID"],["port","wire"]],["id2ex_bus",[[17,4],[17,40]],[[17,31],[17,40]],["ID"],["port","wire"]],["pc_valid_r",[[20,4],[20,18]],[[20,8],[20,18]],["ID"],["variable","reg"]],["pc_r",[[21,4],[21,19]],[[21,15],[21,19]],["ID"],["variable","reg"]],["sel_src1",[[23,4],[23,23]],[[23,15],[23,23]],["ID"],["variable","wire"]],["sel_src2",[[24,4],[24,17]],[[24,9],[24,17]],["ID"],["variable","wire"]],["sel_rf_res",[[25,4],[25,25]],[[25,15],[25,25]],["ID"],["variable","wire"]],["alu_op",[[26,4],[26,22]],[[26,16],[26,22]],["ID"],["variable","wire"]],["bru_op",[[27,4],[27,21]],[[27,15],[27,21]],["ID"],["variable","wire"]],["lsu_op",[[28,4],[28,21]],[[28,15],[28,21]],["ID"],["variable","wire"]],["csr_op",[[29,4],[29,21]],[[29,15],[29,21]],["ID"],["variable","wire"]],["rf_we",[[30,4],[30,14]],[[30,9],[30,14]],["ID"],["variable","wire"]],["rs1",[[32,4],[32,18]],[[32,15],[32,18]],["ID"],["variable","wire"]],["rs2",[[32,4],[32,23]],[[32,20],[32,23]],["ID"],["variable","rs1"]],["rdata1",[[33,4],[33,22]],[[33,16],[33,22]],["ID"],["variable","wire"]],["rdata2",[[33,4],[33,30]],[[33,24],[33,30]],["ID"],["variable","rdata1"]],["imm",[[34,4],[34,19]],[[34,16],[34,19]],["ID"],["variable","wire"]],["rf_waddr",[[35,4],[35,23]],[[35,15],[35,23]],["ID"],["variable","wire"]],["inst_r",[[59,4],[59,21]],[[59,15],[59,21]],["ID"],["variable","reg"]],["stall_flag",[[60,4],[60,18]],[[60,8],[60,18]],["ID"],["variable","reg"]],["inst",[[82,4],[82,20]],[[82,16],[82,20]],["ID"],["variable","wire"]],["inst_tmp",[[83,4],[83,24]],[[83,16],[83,24]],["ID"],["variable","wire"]],["u_decoder_64i",[[88,4],[102,5]],[[88,16],[88,29]],["ID"],["instance","decoder_64i"]],["wb_rf_we",[[104,4],[104,17]],[[104,9],[104,17]],["ID"],["variable","wire"]],["wb_rf_waddr",[[105,4],[105,26]],[[105,15],[105,26]],["ID"],["variable","wire"]],["wb_rf_wdata",[[106,4],[106,27]],[[106,16],[106,27]],["ID"],["variable","wire"]],["u_regfile",[[109,4],[119,5]],[[109,12],[109,21]],["ID"],["instance","regfile"]],["ex_load_buffer",[[140,4],[140,28]],[[140,14],[140,28]],["ID"],["variable","reg"]],["ex_is_load",[[154,4],[154,19]],[[154,9],[154,19]],["ID"],["variable","wire"]],["ex_rf_we",[[155,4],[155,17]],[[155,9],[155,17]],["ID"],["variable","wire"]],["ex_rf_waddr",[[156,4],[156,26]],[[156,15],[156,26]],["ID"],["variable","wire"]],["stallreq_load",[[159,4],[159,22]],[[159,9],[159,22]],["ID"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/IF.v",[[[[[["IF",[[0,0],[11,2]],[[0,7],[0,9]],[],["module"]],[46,10]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["IF"],["port","wire"]],["rst_n",[[2,4],[2,20]],[[2,15],[2,20]],["IF"],["port","wire"]],["stall",[[3,4],[3,26]],[[3,21],[3,26]],["IF"],["port","wire"]],["br_bus",[[5,4],[5,28]],[[5,22],[5,28]],["IF"],["port","wire"]],["inst_sram_en",[[7,4],[7,28]],[[7,16],[7,28]],["IF"],["port","wire"]],["inst_sram_we",[[8,4],[8,34]],[[8,22],[8,34]],["IF"],["port","wire"]],["inst_sram_addr",[[9,4],[9,37]],[[9,23],[9,37]],["IF"],["port","wire"]],["inst_sram_wdata",[[10,4],[10,38]],[[10,23],[10,38]],["IF"],["port","wire"]],["pc_valid",[[12,4],[12,16]],[[12,8],[12,16]],["IF"],["variable","reg"]],["pc",[[13,4],[13,17]],[[13,15],[13,17]],["IF"],["variable","reg"]],["pc_nxt",[[14,4],[14,22]],[[14,16],[14,22]],["IF"],["variable","wire"]],["br_e",[[16,4],[16,13]],[[16,9],[16,13]],["IF"],["variable","wire"]],["br_addr",[[17,4],[17,23]],[[17,16],[17,23]],["IF"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/lsu.v",[[[[[["lsu",[[0,0],[12,2]],[[0,7],[0,10]],[],["module"]],[53,10]],[[["lsu_op",[[1,4],[1,27]],[[1,21],[1,27]],["lsu"],["port","wire"]],["rdata1",[[2,4],[2,28]],[[2,22],[2,28]],["lsu"],["port","wire"]],["rdata2",[[3,4],[3,28]],[[3,22],[3,28]],["lsu"],["port","wire"]],["imm",[[4,4],[4,25]],[[4,22],[4,25]],["lsu"],["port","wire"]],["data_sram_en",[[6,4],[6,28]],[[6,16],[6,28]],["lsu"],["port","wire"]],["data_sram_we",[[7,4],[7,34]],[[7,22],[7,34]],["lsu"],["port","wire"]],["data_sram_addr",[[8,4],[8,37]],[[8,23],[8,37]],["lsu"],["port","wire"]],["data_sram_wdata",[[9,4],[9,38]],[[9,23],[9,38]],["lsu"],["port","wire"]],["data_ram_sel",[[11,4],[11,34]],[[11,22],[11,34]],["lsu"],["port","wire"]],["data_ram_en",[[14,4],[14,20]],[[14,9],[14,20]],["lsu"],["variable","wire"]],["data_ram_we",[[15,4],[15,20]],[[15,9],[15,20]],["lsu"],["variable","wire"]],["data_size_sel",[[17,4],[17,28]],[[17,15],[17,28]],["lsu"],["variable","wire"]],["data_unsigned",[[18,4],[18,22]],[[18,9],[18,22]],["lsu"],["variable","wire"]],["byte_sel",[[20,4],[20,23]],[[20,15],[20,23]],["lsu"],["variable","wire"]],["u_decoder_3_8",[[27,4],[30,5]],[[27,16],[27,29]],["lsu"],["instance","decoder_3_8"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/MEM.v",[[[[[["MEM",[[0,0],[14,2]],[[0,7],[0,10]],[],["module"]],[126,10]],[[["EX2MEM_WD",[[2,4],[2,28]],[[2,14],[2,23]],["MEM"],["parameter-port","parameter"]],["MEM2WB_WD",[[3,4],[3,28]],[[3,14],[3,23]],["MEM"],["parameter-port","parameter"]],["MEM2EX_WD",[[4,4],[4,28]],[[4,14],[4,23]],["MEM"],["parameter-port","parameter"]],["clk",[[6,4],[6,18]],[[6,15],[6,18]],["MEM"],["port","wire"]],["rst_n",[[7,4],[7,20]],[[7,15],[7,20]],["MEM"],["port","wire"]],["stall",[[8,4],[8,26]],[[8,21],[8,26]],["MEM"],["port","wire"]],["ex2mem_bus",[[9,4],[9,41]],[[9,31],[9,41]],["MEM"],["port","wire"]],["mem2wb_bus",[[10,4],[10,42]],[[10,32],[10,42]],["MEM"],["port","wire"]],["mem2ex_fwd",[[11,4],[11,42]],[[11,32],[11,42]],["MEM"],["port","wire"]],["data_sram_rdata",[[13,4],[13,37]],[[13,22],[13,37]],["MEM"],["port","wire"]],["ex2mem_bus_r",[[16,4],[16,36]],[[16,24],[16,36]],["MEM"],["variable","reg"]],["data_sram_rdata_r",[[29,4],[29,32]],[[29,15],[29,32]],["MEM"],["variable","reg"]],["stall_flag",[[30,4],[30,18]],[[30,8],[30,18]],["MEM"],["variable","reg"]],["data_tmp",[[48,4],[48,24]],[[48,16],[48,24]],["MEM"],["variable","wire"]],["lsu_op",[[51,4],[51,21]],[[51,15],[51,21]],["MEM"],["variable","wire"]],["data_ram_en",[[52,4],[52,20]],[[52,9],[52,20]],["MEM"],["variable","wire"]],["data_ram_we",[[53,4],[53,20]],[[53,9],[53,20]],["MEM"],["variable","wire"]],["data_size_sel",[[54,4],[54,28]],[[54,15],[54,28]],["MEM"],["variable","wire"]],["data_unsigned",[[55,4],[55,22]],[[55,9],[55,22]],["MEM"],["variable","wire"]],["data_ram_sel",[[56,4],[56,27]],[[56,15],[56,27]],["MEM"],["variable","wire"]],["sel_rf_res",[[57,4],[57,19]],[[57,9],[57,19]],["MEM"],["variable","wire"]],["rf_we",[[58,4],[58,14]],[[58,9],[58,14]],["MEM"],["variable","wire"]],["rf_waddr",[[59,4],[59,23]],[[59,15],[59,23]],["MEM"],["variable","wire"]],["ex_result",[[60,4],[60,25]],[[60,16],[60,25]],["MEM"],["variable","wire"]],["pc",[[61,4],[61,18]],[[61,16],[61,18]],["MEM"],["variable","wire"]],["inst",[[62,4],[62,20]],[[62,16],[62,20]],["MEM"],["variable","wire"]],["mem_result",[[79,4],[79,26]],[[79,16],[79,26]],["MEM"],["variable","wire"]],["rf_wdata",[[80,4],[80,24]],[[80,16],[80,24]],["MEM"],["variable","wire"]],["b_data",[[82,4],[82,21]],[[82,15],[82,21]],["MEM"],["variable","wire"]],["h_data",[[83,4],[83,22]],[[83,16],[83,22]],["MEM"],["variable","wire"]],["w_data",[[84,4],[84,22]],[[84,16],[84,22]],["MEM"],["variable","wire"]],["d_data",[[85,4],[85,22]],[[85,16],[85,22]],["MEM"],["variable","wire"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/mycpu_pipeline.v",[[[[[["mycpu_pipeline",[[0,0],[30,2]],[[0,7],[0,21]],[],["module"]],[141,10]],[[["ID2EX_WD",[[2,4],[2,27]],[[2,14],[2,22]],["mycpu_pipeline"],["parameter-port","parameter"]],["EX2MEM_WD",[[3,4],[3,28]],[[3,14],[3,23]],["mycpu_pipeline"],["parameter-port","parameter"]],["MEM2WB_WD",[[4,4],[4,28]],[[4,14],[4,23]],["mycpu_pipeline"],["parameter-port","parameter"]],["WB2RF_WD",[[5,4],[5,27]],[[5,14],[5,22]],["mycpu_pipeline"],["parameter-port","parameter"]],["MEM2EX_WD",[[7,4],[7,28]],[[7,14],[7,23]],["mycpu_pipeline"],["parameter-port","parameter"]],["WB2EX_WD",[[8,4],[8,27]],[[8,14],[8,22]],["mycpu_pipeline"],["parameter-port","parameter"]],["clk",[[10,4],[10,19]],[[10,16],[10,19]],["mycpu_pipeline"],["port","wire"]],["rst_n",[[11,4],[11,21]],[[11,16],[11,21]],["mycpu_pipeline"],["port","wire"]],["stallreq_axi",[[12,4],[12,28]],[[12,16],[12,28]],["mycpu_pipeline"],["port","wire"]],["inst_sram_en",[[14,4],[14,36]],[[14,24],[14,36]],["mycpu_pipeline"],["port","wire"]],["inst_sram_we",[[15,4],[15,36]],[[15,24],[15,36]],["mycpu_pipeline"],["port","wire"]],["inst_sram_addr",[[16,4],[16,38]],[[16,24],[16,38]],["mycpu_pipeline"],["port","wire"]],["inst_sram_wdata",[[17,4],[17,39]],[[17,24],[17,39]],["mycpu_pipeline"],["port","wire"]],["inst_sram_rdata",[[18,4],[18,39]],[[18,24],[18,39]],["mycpu_pipeline"],["port","wire"]],["data_sram_en",[[20,4],[20,36]],[[20,24],[20,36]],["mycpu_pipeline"],["port","wire"]],["data_sram_we",[[21,4],[21,36]],[[21,24],[21,36]],["mycpu_pipeline"],["port","wire"]],["data_sram_addr",[[22,4],[22,38]],[[22,24],[22,38]],["mycpu_pipeline"],["port","wire"]],["data_sram_wdata",[[23,4],[23,39]],[[23,24],[23,39]],["mycpu_pipeline"],["port","wire"]],["data_sram_rdata",[[24,4],[24,39]],[[24,24],[24,39]],["mycpu_pipeline"],["port","wire"]],["debug_wb_pc",[[26,4],[26,35]],[[26,24],[26,35]],["mycpu_pipeline"],["port","wire"]],["debug_wb_rf_we",[[27,4],[27,38]],[[27,24],[27,38]],["mycpu_pipeline"],["port","wire"]],["debug_wb_rf_wnum",[[28,4],[28,40]],[[28,24],[28,40]],["mycpu_pipeline"],["port","wire"]],["debug_wb_rf_wdata",[[29,4],[29,41]],[[29,24],[29,41]],["mycpu_pipeline"],["port","wire"]],["id2ex_bus",[[32,4],[32,33]],[[32,24],[32,33]],["mycpu_pipeline"],["variable","wire"]],["ex2mem_bus",[[33,4],[33,35]],[[33,25],[33,35]],["mycpu_pipeline"],["variable","wire"]],["mem2wb_bus",[[34,4],[34,35]],[[34,25],[34,35]],["mycpu_pipeline"],["variable","wire"]],["wb2rf_bus",[[35,4],[35,33]],[[35,24],[35,33]],["mycpu_pipeline"],["variable","wire"]],["mem2ex_fwd",[[36,4],[36,35]],[[36,25],[36,35]],["mycpu_pipeline"],["variable","wire"]],["wb2ex_fwd",[[37,4],[37,33]],[[37,24],[37,33]],["mycpu_pipeline"],["variable","wire"]],["br_bus",[[38,4],[38,22]],[[38,16],[38,22]],["mycpu_pipeline"],["variable","wire"]],["stallreq_ex",[[39,4],[39,20]],[[39,9],[39,20]],["mycpu_pipeline"],["variable","wire"]],["stallreq_id",[[40,4],[40,20]],[[40,9],[40,20]],["mycpu_pipeline"],["variable","wire"]],["stall",[[41,4],[41,20]],[[41,15],[41,20]],["mycpu_pipeline"],["variable","wire"]],["u_IF",[[43,4],[52,5]],[[43,7],[43,11]],["mycpu_pipeline"],["instance","IF"]],["u_ID",[[54,4],[70,5]],[[59,4],[59,8]],["mycpu_pipeline"],["instance","ID"]],["u_EX",[[72,4],[93,5]],[[79,4],[79,8]],["mycpu_pipeline"],["instance","EX"]],["u_MEM",[[95,4],[109,5]],[[101,4],[101,9]],["mycpu_pipeline"],["instance","MEM"]],["u_WB",[[111,4],[128,5]],[[117,4],[117,8]],["mycpu_pipeline"],["instance","WB"]],["u_ctrl",[[130,4],[136,5]],[[130,9],[130,15]],["mycpu_pipeline"],["instance","ctrl"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/regfile.v",[[[[[["regfile",[[0,0],[12,2]],[[0,7],[0,14]],[],["module"]],[59,8]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["regfile"],["port","wire"]],["rst_n",[[2,4],[2,20]],[[2,15],[2,20]],["regfile"],["port","wire"]],["rs1",[[4,4],[4,24]],[[4,21],[4,24]],["regfile"],["port","wire"]],["rdata1",[[5,4],[5,29]],[[5,23],[5,29]],["regfile"],["port","wire"]],["rs2",[[6,4],[6,24]],[[6,21],[6,24]],["regfile"],["port","wire"]],["rdata2",[[7,4],[7,29]],[[7,23],[7,29]],["regfile"],["port","wire"]],["we",[[9,4],[9,17]],[[9,15],[9,17]],["regfile"],["port","wire"]],["waddr",[[10,4],[10,26]],[[10,21],[10,26]],["regfile"],["port","wire"]],["wdata",[[11,4],[11,27]],[[11,22],[11,27]],["regfile"],["port","wire"]],["rf",[[13,4],[13,24]],[[13,15],[13,17]],["regfile"],["variable","reg"]]]]]]],null,0]],["/Users/yunlang/work/Nova164_RV_I/mycpu/pipeline/WB.v",[[[[[["WB",[[0,0],[18,2]],[[0,7],[0,9]],[],["module"]],[58,8]],[[["MEM2WB_WD",[[2,4],[2,28]],[[2,14],[2,23]],["WB"],["parameter-port","parameter"]],["WB2RF_WD",[[3,4],[3,27]],[[3,14],[3,22]],["WB"],["parameter-port","parameter"]],["WB2EX_WD",[[4,4],[4,27]],[[4,14],[4,22]],["WB"],["parameter-port","parameter"]],["clk",[[6,4],[6,19]],[[6,16],[6,19]],["WB"],["port","wire"]],["rst_n",[[7,4],[7,21]],[[7,16],[7,21]],["WB"],["port","wire"]],["stall",[[8,4],[8,27]],[[8,22],[8,27]],["WB"],["port","wire"]],["mem2wb_bus",[[10,4],[10,42]],[[10,32],[10,42]],["WB"],["port","wire"]],["wb2rf_bus",[[11,4],[11,40]],[[11,31],[11,40]],["WB"],["port","wire"]],["wb2ex_fwd",[[12,4],[12,40]],[[12,31],[12,40]],["WB"],["port","wire"]],["debug_wb_pc",[[14,4],[14,35]],[[14,24],[14,35]],["WB"],["port","wire"]],["debug_wb_rf_we",[[15,4],[15,38]],[[15,24],[15,38]],["WB"],["port","wire"]],["debug_wb_rf_wnum",[[16,4],[16,40]],[[16,24],[16,40]],["WB"],["port","wire"]],["debug_wb_rf_wdata",[[17,4],[17,41]],[[17,24],[17,41]],["WB"],["port","wire"]],["mem2wb_bus_r",[[20,4],[20,36]],[[20,24],[20,36]],["WB"],["variable","reg"]],["rf_we",[[32,4],[32,14]],[[32,9],[32,14]],["WB"],["variable","wire"]],["rf_waddr",[[33,4],[33,23]],[[33,15],[33,23]],["WB"],["variable","wire"]],["rf_wdata",[[34,4],[34,24]],[[34,16],[34,24]],["WB"],["variable","wire"]],["pc",[[35,4],[35,18]],[[35,16],[35,18]],["WB"],["variable","wire"]],["inst",[[36,4],[36,20]],[[36,16],[36,20]],["WB"],["variable","wire"]]]]]]],null,0]]]}