lappend auto_path "C:/lscc/diamond/3.10_x64/data/script"
package require simulation_generation
set ::bali::simulation::Para(PROJECT) {test}
set ::bali::simulation::Para(PROJECTPATH) {E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench}
set ::bali::simulation::Para(FILELIST) {"E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/version.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/config.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_components.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3/base/trb3_components.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp2m_fifo.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/basic_type_declaration.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll0.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll1.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll2.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll3.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll4.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/LA_FIFO.v" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/readoutfifo.v" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_OR_enabled.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_top.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd" "E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x512_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x256_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x32k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x16k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x8k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x4k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x2k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x1k_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x512_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp2m/fifo/fifo_var_oreg.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_data.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_trigger_and_data.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/bus_register_handler.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/signal_sync.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_stretch.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_lvl1.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf6.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_19x16_obuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf5.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_sbuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_sbuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_encoder.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_priority_arbiter.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_io_multiplexer.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_buf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_onewire.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/rom_16x8.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x16_dp.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_addresses.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_pattern_gen.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regIO.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ipudata.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_trigger.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_dummy_fifo.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_dummy_fifo.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net16_fifo_arch.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_api_base.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf_nodata.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_obuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_term_ibuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_ibuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_iobuf.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_endpoint_hades_full_handler_record.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_200_int.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_lsm_sfp.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/trb_net16_med_ecp3_sfp.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/pll_in200_out100.vhd" "E:/FPGA/trigger_FPGA_MUSE/trbnet/special/trb_net_reset_handler.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/trb3_periph_blank.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_tb.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay_tb.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch_tb.vhd" "E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated_tb.vhd" }
set ::bali::simulation::Para(GLBINCLIST) {}
set ::bali::simulation::Para(INCLIST) {"none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none"}
set ::bali::simulation::Para(WORKLIBLIST) {"work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" }
set ::bali::simulation::Para(COMPLIST) {"VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" "VHDL" }
set ::bali::simulation::Para(SIMLIBLIST) {pmi_work ovi_ecp3 pcsd_work}
set ::bali::simulation::Para(MACROLIST) {}
set ::bali::simulation::Para(SIMULATIONTOPMODULE) {tb_signal_delay}
set ::bali::simulation::Para(SIMULATIONINSTANCE) {}
set ::bali::simulation::Para(LANGUAGE) {VHDL}
set ::bali::simulation::Para(SDFPATH)  {}
set ::bali::simulation::Para(ADDTOPLEVELSIGNALSTOWAVEFORM)  {1}
set ::bali::simulation::Para(RUNSIMULATION)  {1}
set ::bali::simulation::Para(HDLPARAMETERS) {}
set ::bali::simulation::Para(POJO2LIBREFRESH)    {}
set ::bali::simulation::Para(POJO2MODELSIMLIB)   {}
::bali::simulation::ActiveHDL_Run
