Here is the list of I-type commands and their decomposotion:

### Integer register-integer operations (RV32I):

|     | instruction | description | imm12 (31:20)  | rs1 (19:15) | funct3 (14:12) | rd (11:7) | opcode (6:0) |
| --- | ----------- | ----------- | -------------- | ----------- | -------------- | --------- | ------------ |
| []  | `slli`      |             | `imm[11:5]`    | `rs1[4:0]`  | `001`          | `rd[4:0]` | `0010011`    |
| []  | `srli`      |             | `imm[11:5]`    | `rs1[4:0]`  | `101`          | `rd[4:0]` | `0010011`    |
| []  | `srai`      |             | `imm[11:5]`    | `rs1[4:0]`  | `101`          | `rd[4:0]` | `0010011`    |
| []  | `addi`      |             | `imm[11:0]`    | `rs1[4:0]`  | `000`          | `rd[4:0]` | `0010011`    |
| []  | `xori`      |             | `imm[11:0]`    | `rs1[4:0]`  | `100`          | `rd[4:0]` | `0010011`    |
| []  | `ori`       |             | `imm[11:0]`    | `rs1[4:0]`  | `110`          | `rd[4:0]` | `0010011`    |
| []  | `andi`      |             | `imm[11:0]`    | `rs1[4:0]`  | `111`          | `rd[4:0]` | `0010011`    |
| []  | `slti`      |             | `imm[11:0]`    | `rs1[4:0]`  | `010`          | `rd[4:0]` | `0010011`    |
| []  | `sltiu`     |             | `imm[11:0]`    | `rs1[4:0]`  | `011`          | `rd[4:0]` | `0010011`    |
| []  | `jalr`      |             | `imm[11:0]`    | `rs1[4:0]`  | `000`          | `rd[4:0]` | `1100111`    |
|     |             |             |                |             |                |           |              |
| []  | `fence.i`   |             | `000000000000` | `00000`     | `001`          | `00000`   | `0001111`    |
| []  | `ecall`     |             | `000000000000` | `00000`     | `000`          | `00000`   | `1110011`    |
| []  | `ebreak`    |             | `000000000001` | `00000`     | `000`          | `00000`   | `1110011`    |

### Load Integer Operations
|     | instruction | description | imm12 (31:20) | rs1 (19:15) | funct3 (14:12) | rd (11:7) | opcode (6:0) |
| --- | ----------- | ----------- | ------------- | ----------- | -------------- | --------- | ------------ |
| []  | `lb`        |             | `imm[11:0]`   | `rs1[4:0]`  | `000`          | `rd[4:0]` | `0000011`    |
| []  | `lh`        |             | `imm[11:0]`   | `rs1[4:0]`  | `001`          | `rd[4:0]` | `0000011`    |
| []  | `lbu`       |             | `imm[11:0]`   | `rs1[4:0]`  | `100`          | `rd[4:0]` | `0000011`    |
| []  | `lhu`       |             | `imm[11:0]`   | `rs1[4:0]`  | `101`          | `rd[4:0]` | `0000011`    |
| []  | `lw`        |             | `imm[11:0]`   | `rs1[4:0]`  | `010`          | `rd[4:0]` | `0000011`    |




### Single-precision floating-point register-integer operations (RV32F)
|     | instruction | description     | imm12 (31:20) | rs1 (19:15) | funct3 (14:12) | rd (11:7) | opcode (6:0) |
| --- | ----------- | --------------- | ------------- | ----------- | -------------- | --------- | ------------ |
| []  | `flw`       | Load float word | `imm[11:0]`   | `rs1[4:0]`  | `010`          | `rd[4:0]` | `0000111`    |
