{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 0.8200"
  ],
  "cts__clock__skew__hold": 0.0511,
  "cts__clock__skew__hold__post_repair": 0.0513,
  "cts__clock__skew__hold__pre_repair": 0.0513,
  "cts__clock__skew__setup": 0.0511,
  "cts__clock__skew__setup__post_repair": 0.0513,
  "cts__clock__skew__setup__pre_repair": 0.0513,
  "cts__design__instance__area": 27202.7559,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 26163.4941,
  "cts__design__instance__area__pre_repair": 26163.4941,
  "cts__design__instance__area__stdcell": 27202.7559,
  "cts__design__instance__area__stdcell__post_repair": 26163.4941,
  "cts__design__instance__area__stdcell__pre_repair": 26163.4941,
  "cts__design__instance__count": 16408,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15645,
  "cts__design__instance__count__pre_repair": 15645,
  "cts__design__instance__count__setup_buffer": 763.0,
  "cts__design__instance__count__stdcell": 16408,
  "cts__design__instance__count__stdcell__post_repair": 15645,
  "cts__design__instance__count__stdcell__pre_repair": 15645,
  "cts__design__instance__displacement__max": 8.4,
  "cts__design__instance__displacement__mean": 0.156,
  "cts__design__instance__displacement__total": 2565.2395,
  "cts__design__instance__utilization": 0.5154,
  "cts__design__instance__utilization__post_repair": 0.4957,
  "cts__design__instance__utilization__pre_repair": 0.4957,
  "cts__design__instance__utilization__stdcell": 0.5154,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4957,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4957,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0113,
  "cts__power__internal__total__post_repair": 0.011,
  "cts__power__internal__total__pre_repair": 0.011,
  "cts__power__leakage__total": 0.0007,
  "cts__power__leakage__total__post_repair": 0.0007,
  "cts__power__leakage__total__pre_repair": 0.0007,
  "cts__power__switching__total": 0.0119,
  "cts__power__switching__total__post_repair": 0.0118,
  "cts__power__switching__total__pre_repair": 0.0118,
  "cts__power__total": 0.0239,
  "cts__power__total__post_repair": 0.0234,
  "cts__power__total__pre_repair": 0.0234,
  "cts__route__wirelength__estimated": 238065.821,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": 0.1882,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0012,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0012,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4215,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3233,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3233,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -15.55,
  "cts__timing__setup__tns__post_repair": -30.91,
  "cts__timing__setup__tns__pre_repair": -30.91,
  "cts__timing__setup__ws": -0.12,
  "cts__timing__setup__ws__post_repair": -0.28,
  "cts__timing__setup__ws__pre_repair": -0.28,
  "detailedplace__cpu__total": 19.91,
  "detailedplace__design__instance__area": 26107.6348,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 26107.6348,
  "detailedplace__design__instance__count": 15615,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15615,
  "detailedplace__design__instance__displacement__max": 14.98,
  "detailedplace__design__instance__displacement__mean": 1.06,
  "detailedplace__design__instance__displacement__total": 16556.571,
  "detailedplace__design__instance__utilization": 0.4946,
  "detailedplace__design__instance__utilization__stdcell": 0.4946,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 153472.0,
  "detailedplace__power__internal__total": 0.0103,
  "detailedplace__power__leakage__total": 0.0007,
  "detailedplace__power__switching__total": 0.0102,
  "detailedplace__power__total": 0.0211,
  "detailedplace__route__wirelength__estimated": 242914.4455,
  "detailedplace__runtime__total": "0:20.02",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.0012,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3233,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -30.63,
  "detailedplace__timing__setup__ws": -0.29,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 13009,
  "detailedroute__route__drc_errors__iter:2": 626,
  "detailedroute__route__drc_errors__iter:3": 382,
  "detailedroute__route__drc_errors__iter:4": 8,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 16792,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 167510,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 167510,
  "detailedroute__route__wirelength": 325849,
  "detailedroute__route__wirelength__iter:1": 330523,
  "detailedroute__route__wirelength__iter:2": 326950,
  "detailedroute__route__wirelength__iter:3": 325786,
  "detailedroute__route__wirelength__iter:4": 325842,
  "detailedroute__route__wirelength__iter:5": 325849,
  "finish__clock__skew__hold": 0.0556,
  "finish__clock__skew__setup": 0.0556,
  "finish__cpu__total": 30.23,
  "finish__design__instance__area": 27202.7559,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 27202.7559,
  "finish__design__instance__count": 16408,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16408,
  "finish__design__instance__utilization": 0.5154,
  "finish__design__instance__utilization__stdcell": 0.5154,
  "finish__design__io": 388,
  "finish__mem__peak": 405020.0,
  "finish__power__internal__total": 0.0097,
  "finish__power__leakage__total": 0.0007,
  "finish__power__switching__total": 0.0103,
  "finish__power__total": 0.0206,
  "finish__runtime__total": "0:30.71",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0059,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3685,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -21.21,
  "finish__timing__setup__ws": -0.18,
  "finish__timing__wns_percent_delay": -15.939141,
  "floorplan__cpu__total": 0.56,
  "floorplan__design__instance__area": 19392.7305,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 19392.7305,
  "floorplan__design__instance__count": 14635,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14635,
  "floorplan__design__instance__utilization": 0.3674,
  "floorplan__design__instance__utilization__stdcell": 0.3674,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 97852.0,
  "floorplan__power__internal__total": 0.0085,
  "floorplan__power__leakage__total": 0.0004,
  "floorplan__power__switching__total": 0.0072,
  "floorplan__power__total": 0.0161,
  "floorplan__runtime__total": "0:00.61",
  "floorplan__timing__setup__tns": -239.03,
  "floorplan__timing__setup__ws": -0.87,
  "globalplace__design__instance__area": 19502.0566,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 19502.0566,
  "globalplace__design__instance__count": 15046,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15046,
  "globalplace__design__instance__utilization": 0.3695,
  "globalplace__design__instance__utilization__stdcell": 0.3695,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0083,
  "globalplace__power__leakage__total": 0.0004,
  "globalplace__power__switching__total": 0.0077,
  "globalplace__power__total": 0.0164,
  "globalplace__timing__setup__tns": -227.76,
  "globalplace__timing__setup__ws": -0.91,
  "globalroute__clock__skew__hold": 0.0535,
  "globalroute__clock__skew__setup": 0.0535,
  "globalroute__design__instance__area": 27202.7559,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 27202.7559,
  "globalroute__design__instance__count": 16408,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 16408,
  "globalroute__design__instance__utilization": 0.5154,
  "globalroute__design__instance__utilization__stdcell": 0.5154,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0096,
  "globalroute__power__leakage__total": 0.0007,
  "globalroute__power__switching__total": 0.0102,
  "globalroute__power__total": 0.0205,
  "globalroute__timing__clock__slack": -0.181,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0322,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3915,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -20.55,
  "globalroute__timing__setup__ws": -0.18,
  "placeopt__cpu__total": 26.63,
  "placeopt__design__instance__area": 26107.6348,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 19502.0566,
  "placeopt__design__instance__area__stdcell": 26107.6348,
  "placeopt__design__instance__area__stdcell__pre_opt": 19502.0566,
  "placeopt__design__instance__count": 15615,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15046,
  "placeopt__design__instance__count__stdcell": 15615,
  "placeopt__design__instance__count__stdcell__pre_opt": 15046,
  "placeopt__design__instance__utilization": 0.4946,
  "placeopt__design__instance__utilization__pre_opt": 0.3695,
  "placeopt__design__instance__utilization__stdcell": 0.4946,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3695,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 173828.0,
  "placeopt__power__internal__total": 0.0102,
  "placeopt__power__internal__total__pre_opt": 0.0083,
  "placeopt__power__leakage__total": 0.0007,
  "placeopt__power__leakage__total__pre_opt": 0.0004,
  "placeopt__power__switching__total": 0.0101,
  "placeopt__power__switching__total__pre_opt": 0.0077,
  "placeopt__power__total": 0.021,
  "placeopt__power__total__pre_opt": 0.0164,
  "placeopt__runtime__total": "0:26.74",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 1,
  "placeopt__timing__drv__max_cap_limit": -0.0017,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3203,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -30.89,
  "placeopt__timing__setup__tns__pre_opt": -227.76,
  "placeopt__timing__setup__ws": -0.29,
  "placeopt__timing__setup__ws__pre_opt": -0.91,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-10-02 15:38",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__scripts_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__uuid": "04347a6e-c055-4e8c-81bd-b3ebd63781e4",
  "run__flow__variant": "base",
  "synth__cpu__total": 136.35,
  "synth__design__instance__area__stdcell": 21221.746,
  "synth__design__instance__count__stdcell": 16478.0,
  "synth__mem__peak": 709320.0,
  "synth__runtime__total": "2:19.02",
  "total_time": "0:03:37.100000"
}