<!DOCTYPE html>
<html>

<head>
  <title>mkru</title>
  <link rel="icon" type="image/x-icon" href="images/favicon.ico">
  <link href="css/style.css" type="text/css" rel="stylesheet"/>
</head>

<body>

<header>
  <nav class="nav-left">
    <a href="index.html">mkru</a>
  </nav>

  <nav class="nav-right">
  <a href="about.html">About</a>
  | <a href="contact.html">Contact</a>
  | <a href="resume.html">Resume</a>
  </nav>
</header>

<h1>Education</h1>

<p>
<time>Sep 2018 - Sep 2024</time><br>
<b>Doctor of Philosophy, Electronics</b><br>
Faculty of Electronics and Information Technology<br>
Warsaw University of Technology
</p>

<p>
<time>Feb 2015 - Mar 2018</time><br>
<b>Master of Science in Engineering, Microsystems and Electronic Systems</b><br>
Faculty of Electronics and Information Technology<br>
Warsaw University of Technology<br>
<i>excellent, summa cum laude</i>
</p>

<p>
<time>Sep 2011 - Feb 2015</time><br>
<b>Bachelor of Science in Engineering, Automatics</b><br>
Faculty of Mechatronics<br>
Warsaw University of Technology<br>
<i>very good</i>
</p>

<h1>Employment</h1>

<p>
<time>Feb 2020 - now</time><br>
<b>Research and Teaching Assistant</b>, full-time<br>
Warsaw University of Technology, The Institute of Electronic Systems<br>
</p>

<p>
<time>Feb 2022 - Oct 2023</time><br>
<b>Embedded System Engineer / FPGA Developer</b>, part-time<br>
Fluence Technology<br>
</p>

<p>
<time>Apr 2019 - Jun 2019</time><br>
<b>Software Developer</b>, full-time<br>
IS-Wireless<br>
</p>

<p>
<time>Jul 2017 - Sep 2017</time><br>
<b>Embedded Software Developer</b>, part-time<br>
Nordic Semiconductor
</p>

<p>
<time>Jul 2015 - Dec 2018</time><br>
<b>Embedded Engineer</b>, full-time<br>
OneMeter
</p>

<h1>Projects</h1>

<p>
<time>Jan 2021 - Aug 2023</time><br>
<b>High-performance FPGA-based compute module for advanced high-energy physics and plasma physics analyzes using high-level programming languages</b><br>
Team member responsible for the infrastructure and the FPGA-CPU interface.
</p>

<p>
<time>Aug 2020 - Feb 2022</time><br>
<b>Development and implementation of a readout and con- trol protocol between STS-XYTER and further data pro- cessing FPGA-based electronics with the particular focus on the emulation of the GBTx functionality for FAIR and other scientific nuclear physics experiments - Extension to the Agreement</b><br>
Team member responsible for the FPGA design development.
</p>

<p>
<time>Jun 2020 - Feb 2022</time><br>
<b>Connecting Russian and European Measures for Large-scale Research Infrastructures plus CREMLINplus</b><br>
Team member responsible for the FPGA design development.
</p>

<p>
<time>Jan 2018 -  Feb 2018</time><br>
<b>A system for balancing and remote reading of electricity consumption with devices providing the smart meter functionality to the existing metering infrastructure</b><br>
Member of the key staff, in a project financed by the National Centre for Research and Development, responsible for the realization of one of the work packages.
</p>

</body>

</html>
