WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 1218187 cumulative IPC: 0.8209 (Simulation time: 00 hr 00 min 15 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 1218187 cumulative IPC: 0.8209 (Simulation time: 00 hr 00 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8209 instructions: 1000000 cycles: 1218187
CPU 0 Branch Prediction Accuracy: 95.93% MPKI: 13.13 Average ROB Occupancy at Mispredict: 24.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 12.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.01
BRANCH_RETURN: 0.033

LLC TOTAL        ACCESS:      29513 HIT:      18208 MISS:      11305
LLC LOAD         ACCESS:      26171 HIT:      16945 MISS:       9226
LLC RFO          ACCESS:        380 HIT:         34 MISS:        346
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        335 HIT:        335 MISS:          0
LLC TRANSLATION  ACCESS:       2627 HIT:        894 MISS:       1733
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 686.3 cycles
cpu0_DTLB TOTAL        ACCESS:     141319 HIT:     120267 MISS:      21052
cpu0_DTLB LOAD         ACCESS:     141319 HIT:     120267 MISS:      21052
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 82 cycles
cpu0_ITLB TOTAL        ACCESS:      11078 HIT:      10569 MISS:        509
cpu0_ITLB LOAD         ACCESS:      11078 HIT:      10569 MISS:        509
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 22.48 cycles
cpu0_L1D TOTAL        ACCESS:     173527 HIT:     130393 MISS:      43134
cpu0_L1D LOAD         ACCESS:     112281 HIT:      73947 MISS:      38334
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45663 HIT:      43805 MISS:       1858
cpu0_L1D TRANSLATION  ACCESS:      15583 HIT:      12641 MISS:       2942
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.1 cycles
cpu0_L1I TOTAL        ACCESS:      12097 HIT:      11101 MISS:        996
cpu0_L1I LOAD         ACCESS:      12097 HIT:      11101 MISS:        996
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 64.51 cycles
cpu0_L2C TOTAL        ACCESS:      30130 HIT:        952 MISS:      29178
cpu0_L2C LOAD         ACCESS:      26547 HIT:        376 MISS:      26171
cpu0_L2C RFO          ACCESS:        420 HIT:         40 MISS:        380
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        417 HIT:        417 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2746 HIT:        119 MISS:       2627
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 286.3 cycles
cpu0_STLB TOTAL        ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB LOAD         ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3224
  ROW_BUFFER_MISS:       8070
 AVG DBUS CONGESTED CYCLE: 3.867
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         18
  FULL:        106
