$date
	Thu Oct 01 17:49:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PROCESSADOR $end
$var wire 1 ! saidaA $end
$var wire 1 " zeroOut $end
$var wire 8 # ulaJumpOut [7:0] $end
$var wire 8 $ rs [7:0] $end
$var wire 8 % regVal [7:0] $end
$var wire 2 & rdteste [1:0] $end
$var wire 2 ' rdex [1:0] $end
$var wire 2 ( rdOut [1:0] $end
$var wire 2 ) rd [1:0] $end
$var wire 8 * pc_calc [7:0] $end
$var wire 8 + jumpOut [7:0] $end
$var wire 8 , inst [7:0] $end
$var wire 3 - funct [2:0] $end
$var wire 8 . extsinal [7:0] $end
$var wire 8 / data_out [7:0] $end
$var wire 8 0 data [7:0] $end
$var wire 8 1 acOutWb [7:0] $end
$var wire 8 2 acOutValue [7:0] $end
$var wire 1 3 WRwb $end
$var wire 1 4 WRmem $end
$var wire 1 5 WRex $end
$var wire 1 6 WROutid $end
$var wire 1 7 WMid $end
$var wire 1 8 WMex $end
$var wire 1 9 SOUTid $end
$var wire 1 : SINid $end
$var wire 1 ; RMmem $end
$var wire 1 < RMid $end
$var wire 1 = RMex $end
$var wire 8 > PCout [7:0] $end
$var wire 1 ? NEQid $end
$var wire 1 @ NEQex $end
$var wire 1 A Jid $end
$var wire 1 B Jex $end
$var wire 1 C JCid $end
$var wire 1 D JCex $end
$var wire 1 E INAid $end
$var reg 1 F clock $end
$var reg 2 G fwd [1:0] $end
$var reg 1 H stall $end
$scope module FIVE $end
$var wire 2 I rd [1:0] $end
$var wire 8 J data [7:0] $end
$var wire 1 4 WR $end
$var wire 1 ; RM $end
$var wire 8 K MEMOUT [7:0] $end
$var wire 8 L ACOUT [7:0] $end
$var reg 1 3 WROut $end
$var reg 2 M rdOut [1:0] $end
$scope module MUX $end
$var wire 8 N inMem [7:0] $end
$var wire 8 O inAc [7:0] $end
$var wire 1 ; choice $end
$var reg 8 P out [7:0] $end
$upscope $end
$upscope $end
$scope module FOUR $end
$var wire 1 F clock $end
$var wire 1 ! saidaA $end
$var wire 1 " zeroOut $end
$var wire 2 Q rdex [1:0] $end
$var wire 8 R data_out [7:0] $end
$var wire 8 S acOutValue [7:0] $end
$var wire 1 5 Wr $end
$var wire 1 8 Wm $end
$var wire 1 T SaidaA $end
$var wire 1 = Rm $end
$var wire 8 U RegVal [7:0] $end
$var wire 8 V PC [7:0] $end
$var wire 1 @ Neq $end
$var wire 1 D JC $end
$var wire 1 B J $end
$var reg 1 ; Rm_MEM $end
$var reg 1 4 Wr_MEM $end
$var reg 8 W acOutWb [7:0] $end
$var reg 8 X jumpOut [7:0] $end
$var reg 2 Y rdmem [1:0] $end
$scope module J_exec $end
$var wire 1 " zero $end
$var wire 1 @ neq $end
$var wire 1 D jumpC $end
$var wire 1 B jump $end
$var reg 1 T saidaA $end
$upscope $end
$scope module M_D $end
$var wire 1 ; Rm $end
$var wire 1 F clock $end
$var wire 8 Z address [7:0] $end
$var wire 1 8 Wm $end
$var wire 8 [ RegVal [7:0] $end
$var reg 8 \ Data_out [7:0] $end
$upscope $end
$upscope $end
$scope module ONE $end
$var wire 1 ! choice_mux $end
$var wire 1 F clock $end
$var wire 8 ] pcj_mux [7:0] $end
$var wire 1 H stall $end
$var wire 8 ^ out_alu [7:0] $end
$var wire 8 _ inst [7:0] $end
$var wire 8 ` in_PC [7:0] $end
$var wire 8 a addr_atual [7:0] $end
$var reg 8 b pc_calc [7:0] $end
$scope module MEM $end
$var wire 1 F clock $end
$var wire 8 c pccounter [7:0] $end
$var reg 8 d saidaInstrucao [7:0] $end
$upscope $end
$scope module MUX $end
$var wire 1 ! choice $end
$var wire 8 e pcj [7:0] $end
$var wire 8 f pcp [7:0] $end
$var reg 8 g out [7:0] $end
$upscope $end
$scope module POINTER $end
$var wire 1 F clock $end
$var wire 8 h novoEnd [7:0] $end
$var wire 1 H stall $end
$var reg 8 i endAtual [7:0] $end
$upscope $end
$scope module SUMPC $end
$var wire 1 F clock $end
$var wire 8 j inPC [7:0] $end
$var reg 8 k out [7:0] $end
$upscope $end
$upscope $end
$scope module THREE $end
$var wire 1 F clock $end
$var wire 8 l dataMem [7:0] $end
$var wire 2 m fwd [1:0] $end
$var wire 1 " zeroOut $end
$var wire 1 n ulaZero $end
$var wire 8 o ulaOut [7:0] $end
$var wire 8 p ulaJumpOut [7:0] $end
$var wire 1 q twoandOne $end
$var wire 3 r sinal_ula [2:0] $end
$var wire 8 s sinalExt [7:0] $end
$var wire 8 t saidaMux [7:0] $end
$var wire 1 u saidaAc $end
$var wire 8 v regVal [7:0] $end
$var wire 2 w rdIn [1:0] $end
$var wire 8 x muxulain [7:0] $end
$var wire 8 y muxacin [7:0] $end
$var wire 3 z funct [2:0] $end
$var wire 1 { escolhaMux $end
$var wire 8 | acOutValue [7:0] $end
$var wire 8 } acInValue [7:0] $end
$var wire 1 6 WR $end
$var wire 1 7 WM $end
$var wire 1 9 SOUT $end
$var wire 1 : SIN $end
$var wire 1 < RM $end
$var wire 8 ~ PC [7:0] $end
$var wire 1 ? NEQ $end
$var wire 1 C JC $end
$var wire 1 A J $end
$var wire 1 E INA $end
$var reg 1 D JCMem $end
$var reg 1 B JMem $end
$var reg 1 @ NEQMem $end
$var reg 1 = RMMem $end
$var reg 1 8 WMMem $end
$var reg 1 5 WRMem $end
$var reg 2 !" choiceACIN [1:0] $end
$var reg 2 "" choiceULA [1:0] $end
$var reg 2 #" rdOut [1:0] $end
$var reg 8 $" rs [7:0] $end
$scope module ACC $end
$var wire 1 q twone $end
$var wire 1 : sin $end
$var wire 1 C jumpC $end
$var wire 1 A jump $end
$var wire 1 E InA $end
$var reg 1 u saidaAc $end
$var reg 1 { saidaMux $end
$upscope $end
$scope module ACIN $end
$var wire 1 u accept $end
$var wire 1 F clock $end
$var wire 8 %" newData [7:0] $end
$var reg 8 &" data [7:0] $end
$upscope $end
$scope module ACINSOURCE $end
$var wire 2 '" choice [1:0] $end
$var wire 8 (" mem [7:0] $end
$var wire 8 )" base [7:0] $end
$var wire 8 *" acout [7:0] $end
$var reg 8 +" out [7:0] $end
$upscope $end
$scope module ACOUT $end
$var wire 1 F clock $end
$var wire 1 u deny $end
$var wire 8 ," newData [7:0] $end
$var wire 1 9 accept $end
$var reg 8 -" data [7:0] $end
$upscope $end
$scope module ALUControl $end
$var wire 3 ." opAlu [2:0] $end
$var reg 3 /" sinal_ula [2:0] $end
$var reg 1 q twoandOne $end
$upscope $end
$scope module ALUJUMP $end
$var wire 1 F clock $end
$var wire 8 0" ini [7:0] $end
$var wire 8 1" inPC [7:0] $end
$var reg 8 2" out [7:0] $end
$upscope $end
$scope module ALUMAIN $end
$var wire 1 F clock $end
$var wire 8 3" entrada2 [7:0] $end
$var wire 3 4" sinal_ula [2:0] $end
$var wire 8 5" entrada1 [7:0] $end
$var reg 8 6" saida_ula [7:0] $end
$var reg 1 n zero $end
$scope function alu $end
$var reg 8 7" entrada1 [7:0] $end
$var reg 8 8" entrada2 [7:0] $end
$var reg 3 9" sinal_ula [2:0] $end
$upscope $end
$upscope $end
$scope module MUX $end
$var wire 1 { choice $end
$var wire 8 :" ini [7:0] $end
$var wire 8 ;" inReg [7:0] $end
$var reg 8 <" out [7:0] $end
$upscope $end
$scope module ULASOURCE $end
$var wire 8 =" acout [7:0] $end
$var wire 2 >" choice [1:0] $end
$var wire 8 ?" mem [7:0] $end
$var wire 8 @" base [7:0] $end
$var reg 8 A" out [7:0] $end
$upscope $end
$scope module ZeroAc $end
$var wire 1 F clock $end
$var wire 1 u deny $end
$var wire 1 n newVal $end
$var wire 1 9 accept $end
$var reg 1 " val $end
$upscope $end
$upscope $end
$scope module TWO $end
$var wire 8 B" PC [7:0] $end
$var wire 1 3 WR $end
$var wire 1 F clock $end
$var wire 8 C" data [7:0] $end
$var wire 8 D" inst [7:0] $end
$var wire 2 E" rdIn [1:0] $end
$var wire 1 H stall $end
$var wire 8 F" regVal [7:0] $end
$var wire 8 G" extsinal [7:0] $end
$var wire 1 H" WROutuc $end
$var wire 1 I" WMuc $end
$var wire 1 J" SOUTuc $end
$var wire 1 K" SINuc $end
$var wire 1 L" RMuc $end
$var wire 1 M" NEQuc $end
$var wire 1 N" Juc $end
$var wire 1 O" JCuc $end
$var wire 1 P" INAuc $end
$var reg 1 E INA $end
$var reg 1 A J $end
$var reg 1 C JC $end
$var reg 1 ? NEQ $end
$var reg 8 Q" PCout [7:0] $end
$var reg 1 < RM $end
$var reg 1 : SIN $end
$var reg 1 9 SOUT $end
$var reg 1 7 WM $end
$var reg 1 6 WROut $end
$var reg 3 R" funct [2:0] $end
$var reg 2 S" rd [1:0] $end
$scope module RB $end
$var wire 1 3 WR $end
$var wire 1 F clock $end
$var wire 8 T" data [7:0] $end
$var wire 2 U" rd [1:0] $end
$var wire 2 V" rs [1:0] $end
$var reg 8 W" regVal [7:0] $end
$var reg 8 X" s0 [7:0] $end
$var reg 8 Y" s1 [7:0] $end
$var reg 8 Z" t0 [7:0] $end
$var reg 8 [" t1 [7:0] $end
$upscope $end
$scope module control $end
$var wire 3 \" OPCode [2:0] $end
$var reg 1 P" INA $end
$var reg 1 N" J $end
$var reg 1 O" JC $end
$var reg 1 M" NEQ $end
$var reg 1 L" RM $end
$var reg 1 K" SIN $end
$var reg 1 J" SOUT $end
$var reg 1 I" WM $end
$var reg 1 H" WR $end
$upscope $end
$scope module ext $end
$var wire 5 ]" entrada [4:0] $end
$var reg 8 ^" saida [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ^"
bx ]"
bx \"
b0 ["
b0 Z"
b0 Y"
b0 X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
b1 Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
bx G"
bx F"
bx E"
bx D"
bx C"
b1 B"
bx A"
bx @"
bx ?"
b0 >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
b1 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
bx &"
bx %"
bx $"
bx #"
b0 ""
b0 !"
b1 ~
bx }
bx |
x{
bx z
bx y
bx x
bx w
bx v
xu
bx t
bx s
bx r
xq
bx p
bx o
xn
b0 m
bx l
b1 k
b0 j
b0 i
b1 h
b1 g
b1 f
bx e
bx d
b0 c
b1 b
b0 a
b1 `
bx _
b1 ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
0T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
1H
b0 G
1F
0E
0D
0C
0B
0A
0@
0?
b1 >
0=
0<
x;
0:
09
08
07
06
05
x4
03
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
b1 *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
x"
z!
$end
#5
b1 a
b1 c
b1 i
b1 j
04
0;
0F
#10
b111 y
b111 %"
b111 +"
1u
0{
b111 t
b111 )"
b111 <"
1n
b0 o
b0 ,"
b0 6"
b111 9"
1:
1E
b10 >
b10 ~
b10 1"
b10 Q"
b111 r
b111 /"
b111 4"
1q
b111 .
b111 s
b111 0"
b111 :"
b111 G"
b111 ^"
1K"
1P"
b10 *
b10 b
b10 B"
b111 -
b111 z
b111 ."
b111 R"
b0 )
b0 w
b0 S"
b0 V"
b111 ]"
b1 \"
b10 `
b10 g
b10 h
b100111 ,
b100111 _
b100111 d
b100111 D"
b10 ^
b10 f
b10 k
1F
#15
b0 7"
b0 x
b0 5"
b0 A"
b1001 +
b1001 X
b1001 ]
b1001 e
b1001 #
b1001 V
b1001 p
b1001 2"
b0 %
b0 U
b0 [
b0 v
b0 ;"
b0 @"
b0 F"
b0 W"
b10 a
b10 c
b10 i
b10 j
0F
#20
b10 y
b10 %"
b10 +"
b111 8"
0u
b10 t
b10 )"
b10 <"
b111 }
b111 &"
b111 3"
0n
b111 o
b111 ,"
b111 6"
b10 9"
19
0:
0E
b11 >
b11 ~
b11 1"
b11 Q"
b11 *
b11 b
b11 B"
b10 r
b10 /"
b10 4"
0q
b10 .
b10 s
b10 0"
b10 :"
b10 G"
b10 ^"
1J"
0K"
0P"
b11 `
b11 g
b11 h
b10 -
b10 z
b10 ."
b10 R"
b10 ]"
b0 \"
b11 ^
b11 f
b11 k
b10 ,
b10 _
b10 d
b10 D"
b0 '
b0 Q
b0 #"
b0 $
b0 $"
1F
#25
0"
b111 2
b111 S
b111 Z
b111 |
b111 *"
b111 -"
b111 ="
b0 (
b0 M
b11 a
b11 c
b11 i
b11 j
b101 #
b101 V
b101 p
b101 2"
b0 &
b0 I
b0 Y
b0 E"
b0 U"
0F
#30
b1000 y
b1000 %"
b1000 +"
b1000 t
b1000 )"
b1000 <"
1n
b0 o
b0 ,"
b0 6"
b0 9"
16
09
b100 >
b100 ~
b100 1"
b100 Q"
b0 r
b0 /"
b0 4"
b1000 .
b1000 s
b1000 0"
b1000 :"
b1000 G"
b1000 ^"
1H"
0J"
b100 *
b100 b
b100 B"
b0 -
b0 z
b0 ."
b0 R"
b1 )
b1 w
b1 S"
b1 V"
b1000 ]"
b110 \"
b100 `
b100 g
b100 h
b11001000 ,
b11001000 _
b11001000 d
b11001000 D"
b100 ^
b100 f
b100 k
1F
#35
b111 0
b111 J
b111 P
b111 l
b111 ("
b111 ?"
b111 C"
b111 T"
b1100 +
b1100 X
b1100 ]
b1100 e
b111 1
b111 L
b111 O
b111 W
b1100 #
b1100 V
b1100 p
b1100 2"
b100 a
b100 c
b100 i
b100 j
0F
#40
b1110 y
b1110 %"
b1110 +"
1u
b1110 t
b1110 )"
b1110 <"
b110 9"
06
1:
1E
b101 >
b101 ~
b101 1"
b101 Q"
b101 *
b101 b
b101 B"
b110 r
b110 /"
b110 4"
1q
b1110 .
b1110 s
b1110 0"
b1110 :"
b1110 G"
b1110 ^"
0H"
1K"
1P"
b101 `
b101 g
b101 h
b110 -
b110 z
b110 ."
b110 R"
b1110 ]"
b1 \"
b101 ^
b101 f
b101 k
b101110 ,
b101110 _
b101110 d
b101110 D"
15
b1 '
b1 Q
b1 #"
1F
#45
b1 (
b1 M
13
b101 a
b101 c
b101 i
b101 j
b10011 #
b10011 V
b10011 p
b10011 2"
14
b1 &
b1 I
b1 Y
b1 E"
b1 U"
0F
#50
b1010 y
b1010 %"
b1010 +"
b1110 8"
0u
b1010 t
b1010 )"
b1010 <"
b1110 }
b1110 &"
b1110 3"
0n
b1110 o
b1110 ,"
b1110 6"
b10 9"
19
0:
0E
b110 >
b110 ~
b110 1"
b110 Q"
b10 r
b10 /"
b10 4"
0q
b1010 .
b1010 s
b1010 0"
b1010 :"
b1010 G"
b1010 ^"
1J"
0K"
0P"
b110 *
b110 b
b110 B"
b10 -
b10 z
b10 ."
b10 R"
b1010 ]"
b0 \"
b110 `
b110 g
b110 h
05
b111 Y"
b1010 ,
b1010 _
b1010 d
b1010 D"
b110 ^
b110 f
b110 k
1F
#55
b1110 2
b1110 S
b1110 Z
b1110 |
b1110 *"
b1110 -"
b1110 ="
b10101 o
b10101 ,"
b10101 6"
b111 7"
03
b111 x
b111 5"
b111 A"
04
b10000 +
b10000 X
b10000 ]
b10000 e
b10000 #
b10000 V
b10000 p
b10000 2"
b111 %
b111 U
b111 [
b111 v
b111 ;"
b111 @"
b111 F"
b111 W"
b110 a
b110 c
b110 i
b110 j
0F
#60
b10000 y
b10000 %"
b10000 +"
b10000 t
b10000 )"
b10000 <"
b110 o
b110 ,"
b110 6"
b0 9"
16
09
b111 >
b111 ~
b111 1"
b111 Q"
b111 *
b111 b
b111 B"
b0 r
b0 /"
b0 4"
b10000 .
b10000 s
b10000 0"
b10000 :"
b10000 G"
b10000 ^"
1H"
0J"
b111 `
b111 g
b111 h
b0 -
b0 z
b0 ."
b0 R"
b10 )
b10 w
b10 S"
b10 V"
b10000 ]"
b110 \"
b111 ^
b111 f
b111 k
b11010000 ,
b11010000 _
b11010000 d
b11010000 D"
b111 $
b111 $"
1F
#65
1n
b0 o
b0 ,"
b0 6"
b0 7"
b0 x
b0 5"
b0 A"
b1110 0
b1110 J
b1110 P
b1110 l
b1110 ("
b1110 ?"
b1110 C"
b1110 T"
b111 a
b111 c
b111 i
b111 j
b0 %
b0 U
b0 [
b0 v
b0 ;"
b0 @"
b0 F"
b0 W"
b10111 #
b10111 V
b10111 p
b10111 2"
b1110 1
b1110 L
b1110 O
b1110 W
0F
#70
b1000 y
b1000 %"
b1000 +"
1u
b1000 t
b1000 )"
b1000 <"
06
1:
1E
b1000 >
b1000 ~
b1000 1"
b1000 Q"
b1000 .
b1000 s
b1000 0"
b1000 :"
b1000 G"
b1000 ^"
0H"
1K"
1P"
b1000 *
b1000 b
b1000 B"
b1 )
b1 w
b1 S"
b1 V"
b1000 ]"
b1 \"
b1000 `
b1000 g
b1000 h
15
b10 '
b10 Q
b10 #"
b0 $
b0 $"
b101000 ,
b101000 _
b101000 d
b101000 D"
b1000 ^
b1000 f
b1000 k
1F
#75
0n
b110 o
b110 ,"
b110 6"
b111 7"
b10 (
b10 M
13
b111 x
b111 5"
b111 A"
14
b10 &
b10 I
b10 Y
b10 E"
b10 U"
b10000 #
b10000 V
b10000 p
b10000 2"
b111 %
b111 U
b111 [
b111 v
b111 ;"
b111 @"
b111 F"
b111 W"
b1000 a
b1000 c
b1000 i
b1000 j
0F
#80
b1001 y
b1001 %"
b1001 +"
b1000 8"
0u
b1001 t
b1001 )"
b1001 <"
b1000 }
b1000 &"
b1000 3"
b1111 o
b1111 ,"
b1111 6"
b1 9"
19
0:
0E
b1001 >
b1001 ~
b1001 1"
b1001 Q"
b1001 *
b1001 b
b1001 B"
b1 r
b1 /"
b1 4"
b1001 .
b1001 s
b1001 0"
b1001 :"
b1001 G"
b1001 ^"
1J"
0K"
0P"
b1001 `
b1001 g
b1001 h
b1 -
b1 z
b1 ."
b1 R"
b1001 ]"
b0 \"
b1001 ^
b1001 f
b1001 k
b1001 ,
b1001 _
b1001 d
b1001 D"
b1110 Z"
05
b1 '
b1 Q
b1 #"
b111 $
b111 $"
1F
#85
b1111 2
b1111 S
b1111 Z
b1111 |
b1111 *"
b1111 -"
b1111 ="
b1 (
b1 M
03
b1001 a
b1001 c
b1001 i
b1001 j
b10010 #
b10010 V
b10010 p
b10010 2"
04
b1 &
b1 I
b1 Y
b1 E"
b1 U"
0F
#90
b11000 y
b11000 %"
b11000 +"
b11000 t
b11000 )"
b11000 <"
1n
b0 o
b0 ,"
b0 6"
b0 9"
16
09
b1010 >
b1010 ~
b1010 1"
b1010 Q"
b0 r
b0 /"
b0 4"
b11000 .
b11000 s
b11000 0"
b11000 :"
b11000 G"
b11000 ^"
1H"
0J"
b1010 *
b1010 b
b1010 B"
b0 -
b0 z
b0 ."
b0 R"
b11 )
b11 w
b11 S"
b11 V"
b11000 ]"
b110 \"
b1010 `
b1010 g
b1010 h
b11011000 ,
b11011000 _
b11011000 d
b11011000 D"
b1010 ^
b1010 f
b1010 k
1F
#95
b0 7"
b1111 0
b1111 J
b1111 P
b1111 l
b1111 ("
b1111 ?"
b1111 C"
b1111 T"
b0 x
b0 5"
b0 A"
b100010 +
b100010 X
b100010 ]
b100010 e
b1111 1
b1111 L
b1111 O
b1111 W
b100010 #
b100010 V
b100010 p
b100010 2"
b0 %
b0 U
b0 [
b0 v
b0 ;"
b0 @"
b0 F"
b0 W"
b1010 a
b1010 c
b1010 i
b1010 j
0F
#100
b0 y
b0 %"
b0 +"
1u
b0 t
b0 )"
b0 <"
06
1:
1E
b1011 >
b1011 ~
b1011 1"
b1011 Q"
b1011 *
b1011 b
b1011 B"
b0 .
b0 s
b0 0"
b0 :"
b0 G"
b0 ^"
0H"
1K"
1P"
b1011 `
b1011 g
b1011 h
b0 )
b0 w
b0 S"
b0 V"
b0 ]"
b1 \"
b1011 ^
b1011 f
b1011 k
b100000 ,
b100000 _
b100000 d
b100000 D"
15
b11 '
b11 Q
b11 #"
b0 $
b0 $"
1F
#105
b11 (
b11 M
13
b1011 a
b1011 c
b1011 i
b1011 j
b1011 #
b1011 V
b1011 p
b1011 2"
14
b11 &
b11 I
b11 Y
b11 E"
b11 U"
0F
#110
b10 y
b10 %"
b10 +"
b0 8"
0u
b10 t
b10 )"
b10 <"
b0 }
b0 &"
b0 3"
1n
b0 o
b0 ,"
b0 6"
b10 9"
19
0:
0E
b1100 >
b1100 ~
b1100 1"
b1100 Q"
b10 r
b10 /"
b10 4"
b10 .
b10 s
b10 0"
b10 :"
b10 G"
b10 ^"
1J"
0K"
0P"
b1100 *
b1100 b
b1100 B"
b10 -
b10 z
b10 ."
b10 R"
b10 ]"
b0 \"
b1100 `
b1100 g
b1100 h
05
b0 '
b0 Q
b0 #"
b1111 ["
b10 ,
b10 _
b10 d
b10 D"
b1100 ^
b1100 f
b1100 k
1F
#115
b0 2
b0 S
b0 Z
b0 |
b0 *"
b0 -"
b0 ="
1"
b0 (
b0 M
03
04
b1110 +
b1110 X
b1110 ]
b1110 e
b0 &
b0 I
b0 Y
b0 E"
b0 U"
b1110 #
b1110 V
b1110 p
b1110 2"
b1100 a
b1100 c
b1100 i
b1100 j
0F
#120
b10000 y
b10000 %"
b10000 +"
b10000 t
b10000 )"
b10000 <"
b0 9"
09
17
b1101 >
b1101 ~
b1101 1"
b1101 Q"
b1101 *
b1101 b
b1101 B"
b0 r
b0 /"
b0 4"
b10000 .
b10000 s
b10000 0"
b10000 :"
b10000 G"
b10000 ^"
0J"
1I"
b1101 `
b1101 g
b1101 h
b0 -
b0 z
b0 ."
b0 R"
b10 )
b10 w
b10 S"
b10 V"
b10000 ]"
b10 \"
b1101 ^
b1101 f
b1101 k
b1010000 ,
b1010000 _
b1010000 d
b1010000 D"
1F
#125
b1110 7"
b1110 x
b1110 5"
b1110 A"
b0 0
b0 J
b0 P
b0 l
b0 ("
b0 ?"
b0 C"
b0 T"
b1101 a
b1101 c
b1101 i
b1101 j
b1110 %
b1110 U
b1110 [
b1110 v
b1110 ;"
b1110 @"
b1110 F"
b1110 W"
b11101 #
b11101 V
b11101 p
b11101 2"
b0 1
b0 L
b0 O
b0 W
0F
#130
b0 y
b0 %"
b0 +"
b0 t
b0 )"
b0 <"
16
07
1<
b1110 >
b1110 ~
b1110 1"
b1110 Q"
b0 .
b0 s
b0 0"
b0 :"
b0 G"
b0 ^"
1H"
0I"
1L"
b1110 *
b1110 b
b1110 B"
b0 )
b0 w
b0 S"
b0 V"
b0 ]"
b11 \"
b1110 `
b1110 g
b1110 h
18
b10 '
b10 Q
b10 #"
b1110 $
b1110 $"
b1100000 ,
b1100000 _
b1100000 d
b1100000 D"
b1110 ^
b1110 f
b1110 k
1F
#135
b0 7"
b10 (
b10 M
b0 x
b0 5"
b0 A"
b10 &
b10 I
b10 Y
b10 E"
b10 U"
b1110 #
b1110 V
b1110 p
b1110 2"
b0 %
b0 U
b0 [
b0 v
b0 ;"
b0 @"
b0 F"
b0 W"
b1110 a
b1110 c
b1110 i
b1110 j
0F
#140
b10 y
b10 %"
b10 +"
1u
b10 t
b10 )"
b10 <"
b10 9"
06
1:
0<
1E
b1111 >
b1111 ~
b1111 1"
b1111 Q"
b1111 *
b1111 b
b1111 B"
b10 r
b10 /"
b10 4"
b10 .
b10 s
b10 0"
b10 :"
b10 G"
b10 ^"
0H"
1K"
0L"
1P"
b1111 `
b1111 g
b1111 h
b10 -
b10 z
b10 ."
b10 R"
b10 ]"
b1 \"
b1111 ^
b1111 f
b1111 k
b100010 ,
b100010 _
b100010 d
b100010 D"
1=
08
15
b0 '
b0 Q
b0 #"
b0 $
b0 $"
1F
#145
bx 0
bx J
bx P
bx l
bx ("
bx ?"
bx C"
bx T"
b0 (
b0 M
13
b1111 a
b1111 c
b1111 i
b1111 j
b10001 #
b10001 V
b10001 p
b10001 2"
14
1;
b0 &
b0 I
b0 Y
b0 E"
b0 U"
0F
#150
b11000 y
b11000 %"
b11000 +"
0n
b10 o
b10 ,"
b10 6"
b10 8"
b11000 t
b11000 )"
b11000 <"
0u
b10 }
b10 &"
b10 3"
b11000 .
b11000 s
b11000 0"
b11000 :"
b11000 G"
b11000 ^"
1J"
0K"
0P"
b10000 *
b10000 b
b10000 B"
b0 0
b0 J
b0 P
b0 l
b0 ("
b0 ?"
b0 C"
b0 T"
b11 V"
b11000 ]"
b0 \"
b10000 `
b10000 g
b10000 h
0:
0E
b0 /
b0 K
b0 N
b0 R
b0 \
0=
05
bx X"
b11000 ,
b11000 _
b11000 d
b11000 D"
b10000 ^
b10000 f
b10000 k
0H
1F
#155
b1111 7"
b0 9"
b0 r
b0 /"
b0 4"
03
b1111 x
b1111 5"
b1111 A"
19
b10000 >
b10000 ~
b10000 1"
b10000 Q"
b0 -
b0 z
b0 ."
b0 R"
b11 )
b11 w
b11 S"
04
0;
b100111 +
b100111 X
b100111 ]
b100111 e
b100111 #
b100111 V
b100111 p
b100111 2"
b1111 %
b1111 U
b1111 [
b1111 v
b1111 ;"
b1111 @"
b1111 F"
b1111 W"
b10000 a
b10000 c
b10000 i
b10000 j
1H
0F
#160
b10001 >
b10001 ~
b10001 1"
b10001 Q"
b10001 *
b10001 b
b10001 B"
b10001 `
b10001 g
b10001 h
b10001 ^
b10001 f
b10001 k
b11 '
b11 Q
b11 #"
b1111 $
b1111 $"
1F
#165
0"
b10 2
b10 S
b10 Z
b10 |
b10 *"
b10 -"
b10 ="
b11 (
b11 M
b10001 a
b10001 c
b10001 i
b10001 j
b101001 #
b101001 V
b101001 p
b101001 2"
b11 &
b11 I
b11 Y
b11 E"
b11 U"
0F
#170
b0 y
b0 %"
b0 +"
b0 t
b0 )"
b0 <"
b10010 >
b10010 ~
b10010 1"
b10010 Q"
b0 .
b0 s
b0 0"
b0 :"
b0 G"
b0 ^"
b10010 *
b10010 b
b10010 B"
b0 )
b0 w
b0 S"
b0 V"
b0 ]"
b10010 `
b10010 g
b10010 h
b0 ,
b0 _
b0 d
b0 D"
b10010 ^
b10010 f
b10010 k
1F
#175
b0x0 o
b0x0 ,"
b0x0 6"
bx 7"
b10 0
b10 J
b10 P
b10 l
b10 ("
b10 ?"
b10 C"
b10 T"
bx x
bx 5"
bx A"
b10010 +
b10010 X
b10010 ]
b10010 e
b10 1
b10 L
b10 O
b10 W
b10010 #
b10010 V
b10010 p
b10010 2"
bx %
bx U
bx [
bx v
bx ;"
bx @"
bx F"
bx W"
b10010 a
b10010 c
b10010 i
b10010 j
0F
#180
b10011 >
b10011 ~
b10011 1"
b10011 Q"
b10011 *
b10011 b
b10011 B"
b10011 `
b10011 g
b10011 h
b10011 ^
b10011 f
b10011 k
b0 '
b0 Q
b0 #"
bx $
bx $"
1F
#185
b0x0 2
b0x0 S
b0x0 Z
b0x0 |
b0x0 *"
b0x0 -"
b0x0 ="
b0 (
b0 M
b10011 a
b10011 c
b10011 i
b10011 j
b10011 #
b10011 V
b10011 p
b10011 2"
b0 &
b0 I
b0 Y
b0 E"
b0 U"
0F
#190
b10100 >
b10100 ~
b10100 1"
b10100 Q"
b10100 *
b10100 b
b10100 B"
b10100 `
b10100 g
b10100 h
b10100 ^
b10100 f
b10100 k
1F
#195
b0x0 0
b0x0 J
b0x0 P
b0x0 l
b0x0 ("
b0x0 ?"
b0x0 C"
b0x0 T"
b10100 +
b10100 X
b10100 ]
b10100 e
b0x0 1
b0x0 L
b0x0 O
b0x0 W
b10100 #
b10100 V
b10100 p
b10100 2"
b10100 a
b10100 c
b10100 i
b10100 j
0F
