$date
	Sun Jan 23 15:55:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ENDPREGTEST $end
$var wire 1 ! ltorxor $end
$var reg 1 " clk $end
$var reg 2 # inst [1:0] $end
$var reg 1 $ reset $end
$var reg 1 % ztonxor $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
1$
b0 #
1"
0!
$end
#5
0"
#10
1"
0$
#15
0"
#20
1"
1%
b10 #
#21
1!
#25
0"
#30
1"
b0 #
#35
0"
#40
1"
b11 #
#41
0!
#45
0"
#50
1"
b10 #
#55
0"
#60
1"
0%
#61
1!
#65
0"
#70
1"
