<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v</a>
time_elapsed: 0.087s
ram usage: 11860 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-65" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:65</a>: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
               ptr_wrap = { 1&#39;b0, ptr_r } - slots_p + add_i;
                                                    ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-66" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:66</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
               ptr_n = ptr_r + add_i;
                             ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-75" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:75</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
               assert( (ptr_n &lt; slots_p) || (|ptr_n === &#39;X) || reset_i || (add_i &gt; slots_p))
                                                                                 ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0] data_i   
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:253</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:41</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output[width_p-1:0] data_o   
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:253</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:51</a>: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
   bsg_mem_1r1w #(.width_p(width_p)
   ^~~~~~~~~~~~
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:253</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
        ... Looked in:
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-136" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:136</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;full_r&#39; generates 1 bits.
                                                                                                                    : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
   wire [31:0] num_elements_debug = full_r + (empty_r==0);
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:253</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-136" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:136</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                                    : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
   wire [31:0] num_elements_debug = full_r + (empty_r==0);
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:253</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:17</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]  data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-111" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:111</a>: Cannot find file containing module: &#39;bsg_mem_1rw_sync&#39;
   bsg_mem_1rw_sync #(.width_p(width_p)
   ^~~~~~~~~~~~~~~~
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-238" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:238</a>: ... note: In file included from bsg_fifo_1r1w_pseudo_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-121" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:121</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0] data_i
            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-126" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:126</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] data_o
             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-131" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:131</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   wire [width_p-1:0] big_data_lo;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-163" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:163</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;big_deq_r&#39; generates 1 bits.
                                                                                                                                  : ... In instance bsg_fifo_1r1w_pseudo_large
   wire [31:0] num_elements_debug = big1p.num_elements_debug + big_deq_r + little2p.num_elements_debug;
                                                             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-231" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:231</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   wire [width_p-1:0] little_data = big_deq_r ? big_data_lo : data_i;
        ^
%Error: Exiting due to 2 error(s)

</pre>
</body>