
*** Running vivado
    with args -log design_1_led_ip_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_led_ip_0_3.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_led_ip_0_3.tcl -notrace
Command: synth_design -top design_1_led_ip_0_3 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 323.930 ; gain = 114.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_led_ip_0_3' [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_3/synth/design_1_led_ip_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0.v:4]
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S_AXI' [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0_S_AXI.v:225]
INFO: [Synth 8-226] default block is never used [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0_S_AXI.v:366]
WARNING: [Synth 8-3848] Net LED in module/entity led_ip_v1_0_S_AXI does not have driver. [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0_S_AXI.v:83]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S_AXI' (1#1) [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'led_user_logic' [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_user_logic.v:22]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_user_logic' (2#1) [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_user_logic.v:22]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (4) of module 'led_user_logic' [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0.v:88]
WARNING: [Synth 8-3848] Net slv_reg_wren in module/entity led_ip_v1_0 does not have driver. [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0.v:87]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (3#1) [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_led_ip_0_3' (4#1) [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ip/design_1_led_ip_0_3/synth/design_1_led_ip_0_3.v:57]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design led_user_logic has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[7]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[6]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[5]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[4]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[3]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port LED[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0 has unconnected port axi_awaddr[1]
WARNING: [Synth 8-3331] design led_ip_v1_0 has unconnected port axi_awaddr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 361.105 ; gain = 151.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1:slv_reg_wren to constant 0 [c:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.srcs/sources_1/bd/design_1/ipshared/594c/hdl/led_ip_v1_0.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 361.105 ; gain = 151.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 670.930 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:11 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module led_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_led_ip_0_3 has unconnected port axi_awaddr[0]
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U1/LED_reg[7] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[7]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[6]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[5]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[4]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[3]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[2]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[1]) is unused and will be removed from module design_1_led_ip_0_3.
INFO: [Synth 8-3332] Sequential element (inst/U1/LED_reg[0]) is unused and will be removed from module design_1_led_ip_0_3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:18 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:45 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:46 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   169|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   229|
|2     |  inst                     |led_ip_v1_0       |   229|
|3     |    led_ip_v1_0_S_AXI_inst |led_ip_v1_0_S_AXI |   229|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 670.930 ; gain = 461.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 670.930 ; gain = 111.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 670.930 ; gain = 461.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:50 . Memory (MB): peak = 670.930 ; gain = 421.473
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/lab3_customIP/lab3_customIP/lab3_customIP.runs/design_1_led_ip_0_3_synth_1/design_1_led_ip_0_3.dcp' has been generated.
