# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1_led_blink.srcs/sources_1/new/ad4134_slave.vhd" \
"../../../../1_led_blink.srcs/sim_1/new/ad4134_slave_tb.vhd" \

# Do not sort compile order
nosort
