#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jan 10 18:21:47 2016
# Process ID: 7320
# Current directory: D:/SeniorProject/FFT_DMA_24102015
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3380 D:\SeniorProject\FFT_DMA_24102015\FFT_DMA_24102015.xpr
# Log file: D:/SeniorProject/FFT_DMA_24102015/vivado.log
# Journal file: D:/SeniorProject/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 837.945 ; gain = 274.031
open_bd_design {D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <FFTDMADesign> from BD file <D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 991.918 ; gain = 153.973
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.v
Verilog Output written to : D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign_wrapper.v
Wrote  : <D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] FFTDMADesign_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_rst_processing_system7_0_50M_0'...
INFO: [Device 21-403] Loading part xa7z020clg484-1I
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'FFTDMADesign_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign.hwh
Generated Block Design Tcl file D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign_bd.tcl
Generated Hardware Definition File D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.hwdef
[Sun Jan 10 18:22:53 2016] Launched synth_1...
Run output will be captured here: D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.runs/synth_1/runme.log
[Sun Jan 10 18:22:53 2016] Launched impl_1...
Run output will be captured here: D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1181.805 ; gain = 152.473
open_run impl_1
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/SeniorProject/FFT_DMA_24102015/.Xil/Vivado-7320-DESKTOP-6GLAFKI/dcp/FFTDMADesign_wrapper_early.xdc]
Finished Parsing XDC File [D:/SeniorProject/FFT_DMA_24102015/.Xil/Vivado-7320-DESKTOP-6GLAFKI/dcp/FFTDMADesign_wrapper_early.xdc]
Parsing XDC File [D:/SeniorProject/FFT_DMA_24102015/.Xil/Vivado-7320-DESKTOP-6GLAFKI/dcp/FFTDMADesign_wrapper_late.xdc]
Finished Parsing XDC File [D:/SeniorProject/FFT_DMA_24102015/.Xil/Vivado-7320-DESKTOP-6GLAFKI/dcp/FFTDMADesign_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1341.000 ; gain = 15.090
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1341.000 ; gain = 15.090
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1462.465 ; gain = 261.938
file copy -force D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.runs/impl_1/FFTDMADesign_wrapper.sysdef D:/SeniorProject/dma_fft1/FFTDMADesign_wrapper.hdf

launch_sdk -workspace D:/SeniorProject/dma_fft1 -hwspec D:/SeniorProject/dma_fft1/FFTDMADesign_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SeniorProject/dma_fft1 -hwspec D:/SeniorProject/dma_fft1/FFTDMADesign_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/SeniorProject/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 00:31:34 2016...
