// Seed: 1823417786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output logic id_3,
    output wor   id_4,
    input  wor   id_5
);
  uwire id_7;
  always $display(id_7 - (id_5), id_2);
  assign id_0 = id_7;
  initial id_3 <= 1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8
  );
endmodule
