----------------------------------------------------------------------------------------
-- This module is used to implement an IO_MUX
-- 
-- Inputs:
--	- dat			32-bit signed operand
-- 
-- Output:
-- 	- instruction			32-bit unsigned instruction
--
-- Input/Output:
--  - memIO     32-bit std_logic_vector
-- 
-- Control:
-- 	- sel  std_logic
-- 
----------------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity IO_MUX is
	port (
	  rst   : in std_logic;
		dat  	: in std_logic_vector(31 downto 0);
		sel   : in std_logic;
		inst  : out std_logic_vector(31 downto 0);
		memIO : inout std_logic_vector(31 downto 0)
	);
end entity IO_MUX;

architecture RTL of IO_MUX is
begin 
memIO <= std_logic_vector(dat) when sel = '1'else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ";
inst <= memIO when sel = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ";


end architecture RTL;