pcnt1	,	V_21
pm_runtime_put_sync	,	F_24
pcnt2	,	V_22
ENOMEM	,	V_74
"DSI_PHY_REG"	,	L_15
pcnt3	,	V_23
msm_dsi_pll	,	V_87
of_match_node	,	F_29
msm_dsi_phy_driver_unregister	,	F_44
dsi_phy_enable_resource	,	F_21
DIV_ROUND_UP	,	F_7
"regulator %d set voltage failed, %d\n"	,	L_3
"%s: can't enable ahb clk, %d\n"	,	L_7
max_voltage	,	V_64
dev_info	,	F_37
regulator_bulk_enable	,	F_20
supply	,	V_60
platform_driver_unregister	,	F_45
pcnt0	,	V_20
s32	,	T_1
dev	,	V_55
supplies	,	V_50
enable	,	V_85
mult_frac	,	F_6
dsi_reg_entry	,	V_51
dsi_phy_regulator_enable	,	F_19
id	,	V_42
NSEC_PER_MSEC	,	V_25
val	,	V_43
msm_dsi_pll_init	,	F_36
S_DIV_ROUND_UP	,	F_2
"dsi_phy_regulator"	,	L_14
"%s: PHY index not specified, %d\n"	,	L_9
msm_dsi_phy_set_src_pll	,	F_9
fail	,	V_68
even	,	V_5
__func__	,	V_62
clk_z	,	V_12
msm_dsi_pll_destroy	,	F_41
of_node	,	V_76
GFP_KERNEL	,	V_73
device	,	V_54
regulator_bulk_data	,	V_48
""	,	L_4
dsi_phy_regulator_init	,	F_12
ENODEV	,	V_77
"%s: regulator enable failed, %d\n"	,	L_21
dsi_dphy_timing_calc_clk_zero	,	F_4
tmax	,	V_1
msm_dsi_phy_get_clk_pre_post	,	F_48
hs_trail	,	V_29
of_property_read_u32	,	F_30
"%s: failed to init regulator\n"	,	L_17
msm_dsi_phy_driver_register	,	F_42
"%s: pll init failed, need separate pll clk driver\n"	,	L_20
min_voltage	,	V_63
"dsi_phy"	,	L_11
"%s: phy enable failed, %d\n"	,	L_22
coeff	,	V_10
clk_prepare_enable	,	F_23
clk_pre	,	V_32
hs_zero	,	V_28
cfg	,	V_46
regulator_set_load	,	F_17
tmin	,	V_2
"%s: Unable to get ahb clk\n"	,	L_19
i	,	V_58
ta_go	,	V_33
regs	,	V_52
pm_runtime_get_sync	,	F_22
EINVAL	,	V_24
s	,	V_49
max_t	,	F_3
dsi_phy_driver_probe	,	F_27
msm_ioremap	,	F_32
lpx	,	V_19
v	,	V_6
clk_prepare	,	V_14
"regulator enable failed, %d\n"	,	L_6
disable	,	V_86
of_property_read_bool	,	F_31
__init	,	T_3
__exit	,	T_4
dsi_phy_write	,	F_11
platform_device	,	V_70
linear_inter	,	F_1
min_result	,	V_4
phy	,	V_37
"qcom,dsi-phy-regulator-ldo-mode"	,	L_10
data	,	V_78
num	,	V_57
DBG	,	F_8
pll_id	,	V_38
phy_id	,	V_41
src_pll_truthtable	,	V_47
regulator_bulk_disable	,	F_18
reg_cfg	,	V_53
pdev	,	V_56
ui	,	V_9
u32	,	T_2
reg	,	V_39
msm_dsi_phy_disable	,	F_47
clk_zero	,	V_16
"%s: failed to init regulator, ret=%d\n"	,	L_2
ret	,	V_59
"%s: failed to map phy regulator base\n"	,	L_16
hs_rqst	,	V_15
dsi_phy_disable_resource	,	F_25
timing	,	V_8
clk_post	,	V_31
platform_driver_register	,	F_43
msm_dsi_dphy_timing_calc	,	F_5
PTR_ERR	,	F_35
ops	,	V_84
devm_regulator_bulk_get	,	F_13
regulator_set_voltage	,	F_15
name	,	V_61
ahb_clk	,	V_69
dsi_phy_platform_driver	,	V_82
src_pll_id	,	V_83
platform_set_drvdata	,	F_38
devm_kzalloc	,	F_28
platform_get_drvdata	,	F_40
dsi_phy_dt_match	,	V_75
esc_rate	,	V_18
dsi_phy_regulator_disable	,	F_16
"qcom,dsi-phy-index"	,	L_8
"%s: failed to map phy base\n"	,	L_13
percent	,	V_3
pcnt	,	V_11
clk_trail	,	V_26
dev_err	,	F_14
bit_rate	,	V_17
msm_dsi_phy_enable	,	F_46
regulator_ldo_mode	,	V_79
"iface_clk"	,	L_18
of_device_id	,	V_71
reg_base	,	V_80
consumer	,	V_65
bit_mask	,	V_40
"regulator %d set op mode failed, %d\n"	,	L_5
temp	,	V_13
dsi_phy_read	,	F_10
devm_clk_get	,	F_34
DSI_MAX	,	V_44
disable_load	,	V_66
match	,	V_72
clk_disable_unprepare	,	F_26
msm_dsi_phy_get_pll	,	F_49
ta_sure	,	V_34
enable_load	,	V_67
ta_get	,	V_35
"PHY timings: %d, %d, %d, %d, %d, %d, %d, %d, %d, %d"	,	L_1
pll	,	V_81
msm_dsi_phy	,	V_36
"DSI_PHY"	,	L_12
msm_dsi_dphy_timing	,	V_7
dsi_phy_driver_remove	,	F_39
hs_prepare	,	V_27
hs_exit	,	V_30
base	,	V_45
IS_ERR	,	F_33
