________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_preplaced.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'tseng.4.circuit'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
Exporting circuit design to VPR...
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_preplaced.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_preplaced.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.01767 bb_cost: 87.1512 td_cost: 1.65163e-07 delay_cost: 4.61982e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.18129 0.99078    87.9315 1.5299e-07 4.5682e-07 2.882e-10   7.6876  0.9971  0.0124 13.0000  1.000      2061  0.500
[vpr] 0.09065 0.99590    86.5695 1.5156e-07 4.5655e-07 2.8594e-10  7.6876  0.9922  0.0138 13.0000  1.000      4122  0.500
[vpr] 0.04532 1.00577    87.7931 1.6066e-07 4.6066e-07 2.8415e-10  7.2090  0.9922  0.0142 13.0000  1.000      6183  0.500
[vpr] 0.02266 1.01842    86.6983 1.5847e-07 4.541e-07  2.8112e-10  7.1407  0.9782  0.0096 13.0000  1.000      8244  0.500
[vpr] 0.01133 0.98953    87.0771 1.5626e-07 4.5584e-07 2.8334e-10  7.4141  0.9597  0.0188 13.0000  1.000     10305  0.900
[vpr] 0.01020 1.01006    86.8525 1.5583e-07 4.5663e-07 2.8351e-10  7.4825  0.9491  0.0092 13.0000  1.000     12366  0.900
[vpr] 0.00918 0.99884    86.4029 1.5464e-07 4.5391e-07 2.8027e-10  7.3458  0.9525  0.0109 13.0000  1.000     14427  0.900
[vpr] 0.00826 1.00757    84.8763 1.5511e-07 4.5034e-07 2.7911e-10  7.1980  0.9350  0.0191 13.0000  1.000     16488  0.900
[vpr] 0.00743 0.99249    86.4137 1.5715e-07 4.5351e-07 2.8189e-10  7.2090  0.9321  0.0124 13.0000  1.000     18549  0.900
[vpr] 0.00669 1.00252    85.4858 1.593e-07  4.5027e-07 2.7792e-10  7.1407  0.9272  0.0165 13.0000  1.000     20610  0.900
[vpr] 0.00602 0.97702    83.9951 1.5818e-07 4.4774e-07 2.8112e-10  7.0039  0.9030  0.0100 13.0000  1.000     22671  0.900
[vpr] 0.00542 0.99472    84.5838 1.5279e-07 4.4894e-07 2.7916e-10  7.3458  0.9127  0.0098 13.0000  1.000     24732  0.900
[vpr] 0.00488 0.99932    84.0484 1.5333e-07 4.4973e-07 2.78e-10    7.3348  0.8913  0.0114 13.0000  1.000     26793  0.900
[vpr] 0.00439 1.01008    84.5894 1.5736e-07 4.4881e-07 2.7856e-10  7.1407  0.8816  0.0076 13.0000  1.000     28854  0.900
[vpr] 0.00395 0.96076    81.6905 1.4758e-07 4.4017e-07 2.7911e-10  7.4031  0.8544  0.0162 13.0000  1.000     30915  0.900
[vpr] 0.00356 1.00957    81.3474 1.4599e-07 4.3989e-07 2.7451e-10  7.3458  0.8389  0.0089 13.0000  1.000     32976  0.900
[vpr] 0.00320 0.98234    80.9413 1.5139e-07 4.3699e-07 2.7446e-10  7.0613  0.8253  0.0111 13.0000  1.000     35037  0.900
[vpr] 0.00288 0.98499    78.4950 1.4771e-07 4.3217e-07 2.6969e-10  7.1407  0.8064  0.0103 13.0000  1.000     37098  0.900
[vpr] 0.00259 0.97730    77.9008 1.4531e-07 4.2977e-07 2.7323e-10  7.2090  0.7918  0.0114 13.0000  1.000     39159  0.950
[vpr] 0.00246 1.00665    78.7087 1.4944e-07 4.3198e-07 2.6585e-10  6.9356  0.7914  0.0112 13.0000  1.000     41220  0.950
[vpr] 0.00234 1.00729    78.7165 1.488e-07  4.3154e-07 2.6773e-10  7.0039  0.7783  0.0098 13.0000  1.000     43281  0.950
[vpr] 0.00222 0.98177    77.3514 1.4891e-07 4.3015e-07 2.7046e-10  7.0039  0.7652  0.0112 13.0000  1.000     45342  0.950
[vpr] 0.00211 0.99911    77.1716 1.4548e-07 4.2844e-07 2.6551e-10  7.1297  0.7399  0.0179 13.0000  1.000     47403  0.950
[vpr] 0.00201 0.98963    76.0185 1.476e-07  4.2208e-07 2.6504e-10  6.8672  0.7191  0.0075 13.0000  1.000     49464  0.950
[vpr] 0.00191 0.99863    75.0403 1.4779e-07 4.2066e-07 2.6359e-10  6.7988  0.6963  0.0072 13.0000  1.000     51525  0.950
[vpr] 0.00181 0.99221    73.9278 1.422e-07  4.1903e-07 2.615e-10   7.0039  0.7006  0.0092 13.0000  1.000     53586  0.950
[vpr] 0.00172 0.98934    73.9048 1.4371e-07 4.1863e-07 2.6308e-10  6.9356  0.6856  0.0112 13.0000  1.000     55647  0.950
[vpr] 0.00163 1.00744    73.9191 1.4153e-07 4.1816e-07 2.5945e-10  7.0039  0.6895  0.0073 13.0000  1.000     57708  0.950
[vpr] 0.00155 0.98490    73.4574 1.4058e-07 4.1536e-07 2.6316e-10  7.0039  0.6803  0.0103 13.0000  1.000     59769  0.950
[vpr] 0.00147 0.98918    73.4119 1.4113e-07 4.1611e-07 2.5984e-10  7.0039  0.6735  0.0047 13.0000  1.000     61830  0.950
[vpr] 0.00140 0.99220    72.3820 1.4163e-07 4.1267e-07 2.5949e-10  6.9356  0.6443  0.0074 13.0000  1.000     63891  0.950
[vpr] 0.00133 0.97948    69.5908 1.4063e-07 4.0928e-07 2.5809e-10  6.7988  0.6395  0.0090 13.0000  1.000     65952  0.950
[vpr] 0.00126 0.99208    68.2463 1.3905e-07 4.0297e-07 2.5105e-10  6.7304  0.6036  0.0075 13.0000  1.000     68013  0.950
[vpr] 0.00120 1.00132    69.4453 1.3661e-07 4.0367e-07 2.5284e-10  6.9356  0.5885  0.0066 13.0000  1.000     70074  0.950
[vpr] 0.00114 0.98341    67.7054 1.3712e-07 4.0318e-07 2.5182e-10  6.8672  0.5745  0.0112 13.0000  1.000     72135  0.950
[vpr] 0.00108 1.00665    68.2325 1.3958e-07 4.0474e-07 2.525e-10   6.7988  0.5861  0.0056 13.0000  1.000     74196  0.950
[vpr] 0.00103 0.98336    66.5030 1.3606e-07 3.977e-07  2.4947e-10  6.7988  0.5628  0.0056 13.0000  1.000     76257  0.950
[vpr] 0.00098 0.98926    64.4109 1.3277e-07 3.944e-07  2.4747e-10  6.9356  0.5201  0.0068 13.0000  1.000     78318  0.950
[vpr] 0.00093 1.00837    64.7896 1.3396e-07 3.9601e-07 2.4636e-10  6.8672  0.5255  0.0067 13.0000  1.000     80379  0.950
[vpr] 0.00088 0.98731    64.9904 1.3544e-07 3.9331e-07 2.4696e-10  6.7988  0.5133  0.0104 13.0000  1.000     82440  0.950
[vpr] 0.00084 1.00649    64.1666 1.3238e-07 3.9185e-07 2.4384e-10  6.8672  0.5090  0.0052 13.0000  1.000     84501  0.950
[vpr] 0.00080 1.00611    64.4976 1.3252e-07 3.9205e-07 2.4346e-10  6.8672  0.4794  0.0051 13.0000  1.000     86562  0.950
[vpr] 0.00076 0.98812    64.6767 1.329e-07  3.9287e-07 2.4508e-10  6.8672  0.4964  0.0092 13.0000  1.000     88623  0.950
[vpr] 0.00072 0.99341    63.4723 1.3222e-07 3.8998e-07 2.4427e-10  6.8672  0.4711  0.0054 13.0000  1.000     90684  0.950
[vpr] 0.00068 0.99227    62.4632 1.3123e-07 3.8662e-07 2.4239e-10  6.8672  0.4639  0.0039 13.0000  1.000     92745  0.950
[vpr] 0.00065 0.99241    61.8957 1.3001e-07 3.8483e-07 2.4073e-10  6.8672  0.4537  0.0043 13.0000  1.000     94806  0.950
[vpr] 0.00062 0.99477    61.3673 1.3268e-07 3.8523e-07 2.4073e-10  6.7304  0.4449  0.0047 13.0000  1.000     96867  0.950
[vpr] 0.00059 0.99331    61.0371 1.323e-07  3.8482e-07 2.4145e-10  6.7304  0.4255  0.0038 13.0000  1.000     98928  0.950
[vpr] 0.00056 0.99986    61.1616 1.1948e-07 3.852e-07  2.3902e-10  6.7988  0.4367  0.0017 12.8118  1.110    100989  0.950
[vpr] 0.00053 0.98927    60.2162 1.1665e-07 3.8243e-07 2.3979e-10  6.7304  0.4139  0.0041 12.7693  1.135    103050  0.950
[vpr] 0.00050 0.99219    59.1954 9.8799e-08 3.81e-07   2.3847e-10  6.7988  0.4027  0.0032 12.4357  1.329    105111  0.950
[vpr] 0.00048 1.00026    58.8068 8.1984e-08 3.8104e-07 2.3732e-10  6.7988  0.4056  0.0022 11.9720  1.600    107172  0.950
[vpr] 0.00045 0.99801    58.0816 7.0925e-08 3.8179e-07 2.3864e-10  6.7988  0.3877  0.0025 11.5605  1.840    109233  0.950
[vpr] 0.00043 1.00638    58.4601 5.9646e-08 3.8473e-07 2.3847e-10  6.7988  0.4250  0.0038 10.9557  2.193    111294  0.950
[vpr] 0.00041 0.99840    58.8918 5.6923e-08 3.8563e-07 2.4116e-10  6.7988  0.4003  0.0034 10.7917  2.288    113355  0.950
[vpr] 0.00039 0.98978    57.5101 5.2142e-08 3.8094e-07 2.4154e-10  6.7988  0.3624  0.0045 10.3632  2.538    115416  0.950
[vpr] 0.00037 0.99233    56.7450 4.3726e-08 3.804e-07  2.3651e-10  6.7988  0.3765  0.0043  9.5595  3.007    117477  0.950
[vpr] 0.00035 0.99824    56.1378 3.989e-08  3.8071e-07 2.371e-10   6.7304  0.3702  0.0020  8.9526  3.361    119538  0.950
[vpr] 0.00033 1.00190    56.3488 3.6245e-08 3.7985e-07 2.3672e-10  6.7304  0.4013  0.0036  8.3278  3.725    121599  0.950
[vpr] 0.00032 0.99687    55.6601 3.4647e-08 3.7871e-07 2.3676e-10  6.7304  0.3605  0.0038  8.0052  3.914    123660  0.950
[vpr] 0.00030 0.99696    54.6455 3.2273e-08 3.7734e-07 2.3489e-10  6.7304  0.3823  0.0035  7.3688  4.285    125721  0.950
[vpr] 0.00029 0.99882    54.5383 3.0829e-08 3.7574e-07 2.3727e-10  6.7304  0.3760  0.0022  6.9439  4.533    127782  0.950
[vpr] 0.00027 0.99544    54.1589 2.9406e-08 3.7713e-07 2.3634e-10  6.7304  0.3736  0.0033  6.4997  4.792    129843  0.950
[vpr] 0.00026 0.99919    53.8325 2.7895e-08 3.7467e-07 2.3582e-10  6.7304  0.3760  0.0019  6.0682  5.044    131904  0.950
[vpr] 0.00024 1.00305    53.9606 2.72e-08   3.7696e-07 2.3326e-10  6.7304  0.4032  0.0020  5.6800  5.270    133965  0.950
[vpr] 0.00023 0.99589    53.4006 2.7093e-08 3.7752e-07 2.3527e-10  6.7304  0.3746  0.0049  5.4710  5.392    136026  0.950
[vpr] 0.00022 0.99823    52.5428 2.7375e-08 3.7658e-07 2.3612e-10  6.6621  0.3721  0.0016  5.1130  5.601    138087  0.950
[vpr] 0.00021 0.99534    52.2517 2.6539e-08 3.7623e-07 2.3403e-10  6.6621  0.4246  0.0037  4.7661  5.803    140148  0.950
[vpr] 0.00020 0.99824    51.5925 2.6436e-08 3.7686e-07 2.3634e-10  6.6621  0.3654  0.0010  4.6925  5.846    142209  0.950
[vpr] 0.00019 1.00035    51.8086 2.5811e-08 3.7817e-07 2.3599e-10  6.6621  0.3731  0.0017  4.3422  6.050    144270  0.950
[vpr] 0.00018 0.99899    51.6649 2.5297e-08 3.7853e-07 2.3382e-10  6.6621  0.3624  0.0012  4.0518  6.220    146331  0.950
[vpr] 0.00017 1.00119    51.5737 2.4738e-08 3.7856e-07 2.3702e-10  6.6621  0.4056  0.0009  3.7376  6.403    148392  0.950
[vpr] 0.00016 0.99684    51.3860 2.444e-08  3.765e-07  2.3467e-10  6.6621  0.3891  0.0014  3.6091  6.478    150453  0.950
[vpr] 0.00015 0.99567    50.9273 2.4064e-08 3.7626e-07 2.3672e-10  6.6621  0.3721  0.0027  3.4255  6.585    152514  0.950
[vpr] 0.00015 0.99768    50.4203 2.3746e-08 3.7301e-07 2.3199e-10  6.6621  0.3658  0.0013  3.1931  6.721    154575  0.950
[vpr] 0.00014 0.99769    50.0411 2.3446e-08 3.7604e-07 2.3331e-10  6.6621  0.3925  0.0016  2.9563  6.859    156636  0.950
[vpr] 0.00013 0.99799    49.7208 2.329e-08  3.7852e-07 2.3544e-10  6.6621  0.3911  0.0014  2.8160  6.941    158697  0.950
[vpr] 0.00013 0.99833    49.3149 2.3096e-08 3.7642e-07 2.3604e-10  6.6621  0.3644  0.0014  2.6782  7.021    160758  0.950
[vpr] 0.00012 1.00030    49.1577 2.2841e-08 3.7537e-07 2.3501e-10  6.6621  0.3692  0.0007  2.4757  7.139    162819  0.950
[vpr] 0.00011 0.99921    48.8516 2.2622e-08 3.7474e-07 2.3425e-10  6.6621  0.3561  0.0009  2.3005  7.241    164880  0.950
[vpr] 0.00011 0.99795    48.8012 2.2361e-08 3.7496e-07 2.3352e-10  6.6621  0.3261  0.0015  2.1076  7.354    166941  0.950
[vpr] 0.00010 1.00145    48.6132 2.2151e-08 3.7511e-07 2.3365e-10  6.6621  0.4003  0.0008  1.8674  7.494    169002  0.950
[vpr] 0.00010 0.99693    48.5343 2.1916e-08 3.7355e-07 2.3386e-10  6.6621  0.3969  0.0010  1.7933  7.537    171063  0.950
[vpr] 0.00009 0.99775    48.1987 2.1847e-08 3.744e-07  2.3412e-10  6.6621  0.3678  0.0013  1.7160  7.582    173124  0.950
[vpr] 0.00009 0.99858    47.9385 2.1773e-08 3.7228e-07 2.3331e-10  6.6621  0.3440  0.0008  1.5920  7.655    175185  0.950
[vpr] 0.00008 0.99943    47.7822 2.1591e-08 3.7148e-07 2.3028e-10  6.6621  0.3280  0.0006  1.4392  7.744    177246  0.950
[vpr] 0.00008 0.99975    47.9320 2.1397e-08 3.7379e-07 2.3254e-10  6.6621  0.3314  0.0008  1.2780  7.838    179307  0.950
[vpr] 0.00008 0.99794    47.5687 2.1229e-08 3.73e-07   2.3297e-10  6.6621  0.3071  0.0011  1.1392  7.919    181368  0.950
[vpr] 0.00007 1.00036    47.4189 2.1133e-08 3.7212e-07 2.3245e-10  6.6621  0.2868  0.0005  1.0000  8.000    183429  0.950
[vpr] 0.00007 0.99838    47.3632 2.1097e-08 3.7195e-07 2.3233e-10  6.6621  0.2722  0.0005  1.0000  8.000    185490  0.950
[vpr] 0.00006 0.99930    47.2759 2.1129e-08 3.7078e-07 2.3199e-10  6.6621  0.2479  0.0003  1.0000  8.000    187551  0.950
[vpr] 0.00006 0.99965    47.2428 2.113e-08  3.7e-07    2.3169e-10  6.6621  0.2348  0.0005  1.0000  8.000    189612  0.950
[vpr] 0.00006 1.00073    47.1796 2.1142e-08 3.68e-07   2.3045e-10  6.6621  0.2174  0.0006  1.0000  8.000    191673  0.950
[vpr] 0.00006 0.99976    47.1472 2.1136e-08 3.701e-07  2.299e-10   6.6621  0.2135  0.0004  1.0000  8.000    193734  0.950
[vpr] 0.00005 0.99911    47.0513 2.1077e-08 3.7196e-07 2.3241e-10  6.6621  0.2028  0.0005  1.0000  8.000    195795  0.950
[vpr] 0.00005 0.99964    46.9586 2.1134e-08 3.7204e-07 2.3173e-10  6.6621  0.1839  0.0005  1.0000  8.000    197856  0.950
[vpr] 0.00005 0.99887    46.8744 2.1134e-08 3.7232e-07 2.3216e-10  6.6621  0.1684  0.0004  1.0000  8.000    199917  0.950
[vpr] 0.00005 0.99948    46.8158 2.1137e-08 3.7198e-07 2.3271e-10  6.6621  0.1674  0.0003  1.0000  8.000    201978  0.950
[vpr] 0.00004 0.99835    46.7490 2.1105e-08 3.6791e-07 2.3075e-10  6.6621  0.1422  0.0007  1.0000  8.000    204039  0.800
[vpr] 0.00003 0.99910    46.5949 2.1078e-08 3.6808e-07 2.2977e-10  6.6621  0.0966  0.0007  1.0000  8.000    206100  0.800
[vpr] 0.00003 0.99961    46.4665 2.1135e-08 3.6778e-07 2.2921e-10  6.6621  0.0568  0.0002  1.0000  8.000    208161  0.800
[vpr] 0.00002 0.99979    46.3782 2.1138e-08 3.689e-07  2.2938e-10  6.6621  0.0456  0.0000  1.0000  8.000    210222  0.800
[vpr] 0.00002 0.99995    46.3581 2.1135e-08 3.7028e-07 2.2985e-10  6.6621  0.0393  0.0000  1.0000  8.000    212283  0.800
[vpr] 0.00001 0.99989    46.3527 2.1136e-08 3.708e-07  2.3173e-10  6.6621  0.0340  0.0000  1.0000  8.000    214344  0.800
[vpr] 0.00001 1.00000    46.3532 2.1136e-08 3.7016e-07 2.3126e-10  6.6621  0.0442  0.0000  1.0000  8.000    216405  0.800
[vpr] 0.00001 1.00000    46.3532 2.1136e-08 3.7067e-07 2.3147e-10  6.6621  0.0374  0.0000  1.0000  8.000    218466  0.800
[vpr] 0.00000 1.00000    46.3535 2.1136e-08 3.7128e-07 2.3199e-10          0.0233  0.0000  1.0000  8.000    220527
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4625
[vpr] bb_cost recomputed from scratch: 46.3534
[vpr] timing_cost recomputed from scratch: 2.11355e-08
[vpr] delay_cost recomputed from scratch: 3.70915e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 220833
[vpr] 
[vpr] Placement estimated critical path delay: 6.66207 ns
[vpr] Placement cost: 1, bb_cost: 46.3535, td_cost: 2.11355e-08, delay_cost: 3.70915e-07
[vpr] Placement total # of swap attempts: 220833
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8413, total available wire length 8736, ratio 0.963027
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7860, total available wire length 17472, ratio 0.449863
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.66207 ns
[vpr] Successfully routed after 16 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8029, total available wire length 13104, ratio 0.612714
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.71944 ns
[vpr] Successfully routed after 50 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 42, current: 36
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7903, total available wire length 11232, ratio 0.703615
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 36, high: 42, current: 40
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7874, total available wire length 12480, ratio 0.630929
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -659458879
[vpr] Best routing used a channel width factor of 42.
[vpr] 
[vpr] Average number of bends per net: 3.31188  Maximum # of bends: 71
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10339, average net length: 17.0611
[vpr] 	Maximum net length: 312
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2984, average wire segments per net: 4.92409
[vpr] 	Maximum segments used by a net: 94
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      39 32.7500       42
[vpr]                        1      40 32.9167       42
[vpr]                        2      40 32.4167       42
[vpr]                        3      40 34.2500       42
[vpr]                        4      42 35.2500       42
[vpr]                        5      39 33.5000       42
[vpr]                        6      42 34.2500       42
[vpr]                        7      41 33.0833       42
[vpr]                        8      39 32.2500       42
[vpr]                        9      40 33.0833       42
[vpr]                       10      39 30.4167       42
[vpr]                       11      37 29.7500       42
[vpr]                       12      40 31.9167       42
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      42 36.8333       42
[vpr]                        1      41 36.1667       42
[vpr]                        2      42 37.0833       42
[vpr]                        3      41 35.8333       42
[vpr]                        4      41 36.0000       42
[vpr]                        5      42 36.5833       42
[vpr]                        6      41 35.3333       42
[vpr]                        7      40 34.2500       42
[vpr]                        8      40 33.0833       42
[vpr]                        9      40 33.2500       42
[vpr]                       10      34 28.2500       42
[vpr]                       11      32 25.0833       42
[vpr]                       12      36 28.0000       42
[vpr] 
[vpr] Total tracks in x-direction: 546, in y-direction: 546
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 648480., per logic tile: 4503.33
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.729
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.729
[vpr] 
[vpr] Nets on critical path: 9 normal, 0 global.
[vpr] Total logic delay: 4.4947e-09 (s), total net delay: 2.22474e-09 (s)
[vpr] Final critical path: 6.71944 ns, f_max: 148.822 MHz
[vpr] 
[vpr] Least slack in design: -6.71944 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_preplaced.toro.snoitpo'...
Writing xml file 'vpr_tseng_preplaced.toro.xml'...
Writing blif file 'vpr_tseng_preplaced.toro.blif'...
Writing architecture file 'vpr_tseng_preplaced.toro.arch'...
Writing fabric file 'vpr_tseng_preplaced.toro.fabric'...
Writing circuit file 'vpr_tseng_preplaced.toro.circuit'...
Writing laff file 'vpr_tseng_preplaced.toro.laff'...
Exiting...
