============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:08:15 am
  Module:                 IF_ID_data_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7 ps) Setup Check with Pin PC_Plus4_D_reg[10]/CK->D
          Group: clk
     Startpoint: (F) WEN
          Clock: (R) clk
       Endpoint: (F) PC_Plus4_D_reg[10]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     222                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_line_7 

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  WEN                  -       -      F     (arrival)      1   1.0     0     0     200    (-,-) 
  drc_buf_sp4828/Z     -       A->Z   F     CLKBUF_X1      2   4.7    14    34     234    (-,-) 
  g3955__6083/ZN       -       A1->ZN R     NAND2_X1       2   5.5    18    26     260    (-,-) 
  g2/ZN                -       A1->ZN R     AND2_X4       30  66.3    41    70     330    (-,-) 
  drc_bufs4166/ZN      -       A->ZN  F     INV_X8        64 126.0    23    40     370    (-,-) 
  g3869__1309/Z        -       S->Z   F     MUX2_X1        1   1.4    10    52     422    (-,-) 
  PC_Plus4_D_reg[10]/D <<<     -      F     DFFR_X1        1     -     -     0     422    (-,-) 
#-----------------------------------------------------------------------------------------------

