
ENCODER_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f98  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  08006168  08006168  00007168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064e8  080064e8  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  080064e8  080064e8  000074e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064f0  080064f0  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064f0  080064f0  000074f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064f4  080064f4  000074f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080064f8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  200001d4  080066cc  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080066cc  000083e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a5b2  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d75  00000000  00000000  000127b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  00014530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000890  00000000  00000000  00015068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022862  00000000  00000000  000158f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd9e  00000000  00000000  0003815a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d021a  00000000  00000000  00045ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d4c  00000000  00000000  00116158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00119ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006150 	.word	0x08006150

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006150 	.word	0x08006150

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	@ 0x28
 8000edc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a26      	ldr	r2, [pc, #152]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a1f      	ldr	r2, [pc, #124]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f14:	f043 0304 	orr.w	r3, r3, #4
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0304 	and.w	r3, r3, #4
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a18      	ldr	r2, [pc, #96]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a11      	ldr	r2, [pc, #68]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <MX_GPIO_Init+0xb8>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f64:	480b      	ldr	r0, [pc, #44]	@ (8000f94 <MX_GPIO_Init+0xbc>)
 8000f66:	f000 ff1d 	bl	8001da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	4804      	ldr	r0, [pc, #16]	@ (8000f94 <MX_GPIO_Init+0xbc>)
 8000f84:	f000 fd7a 	bl	8001a7c <HAL_GPIO_Init>

}
 8000f88:	bf00      	nop
 8000f8a:	3728      	adds	r7, #40	@ 0x28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020800 	.word	0x40020800

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9c:	f000 fc16 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa0:	f000 f8c6 	bl	8001130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa4:	f7ff ff98 	bl	8000ed8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000fa8:	f000 faee 	bl	8001588 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000fac:	f000 fa68 	bl	8001480 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4854      	ldr	r0, [pc, #336]	@ (8001104 <main+0x16c>)
 8000fb4:	f001 fd62 	bl	8002a7c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4852      	ldr	r0, [pc, #328]	@ (8001104 <main+0x16c>)
 8000fbc:	f002 fa9e 	bl	80034fc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000fc0:	213c      	movs	r1, #60	@ 0x3c
 8000fc2:	4851      	ldr	r0, [pc, #324]	@ (8001108 <main+0x170>)
 8000fc4:	f001 fec8 	bl	8002d58 <HAL_TIM_Encoder_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  encoder_value = (int16_t)TIM3->CNT;
 8000fc8:	4b50      	ldr	r3, [pc, #320]	@ (800110c <main+0x174>)
 8000fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fcc:	b21b      	sxth	r3, r3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b4f      	ldr	r3, [pc, #316]	@ (8001110 <main+0x178>)
 8000fd2:	601a      	str	r2, [r3, #0]

	  if (encoder_value > pre_encoder_value && (encoder_value - pre_encoder_value) > ENCODER_MAX / 2)
 8000fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8001110 <main+0x178>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b4e      	ldr	r3, [pc, #312]	@ (8001114 <main+0x17c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	dd0d      	ble.n	8000ffc <main+0x64>
 8000fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8001110 <main+0x178>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b4b      	ldr	r3, [pc, #300]	@ (8001114 <main+0x17c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000fee:	db05      	blt.n	8000ffc <main+0x64>
	  {
	      motor_pos--;//오버플로우
 8000ff0:	4b49      	ldr	r3, [pc, #292]	@ (8001118 <main+0x180>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3b01      	subs	r3, #1
 8000ff6:	4a48      	ldr	r2, [pc, #288]	@ (8001118 <main+0x180>)
 8000ff8:	6013      	str	r3, [r2, #0]
 8000ffa:	e02a      	b.n	8001052 <main+0xba>
	  }
	  else if (encoder_value < pre_encoder_value && (pre_encoder_value - encoder_value) > ENCODER_MAX / 2)
 8000ffc:	4b44      	ldr	r3, [pc, #272]	@ (8001110 <main+0x178>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b44      	ldr	r3, [pc, #272]	@ (8001114 <main+0x17c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	429a      	cmp	r2, r3
 8001006:	da0d      	bge.n	8001024 <main+0x8c>
 8001008:	4b42      	ldr	r3, [pc, #264]	@ (8001114 <main+0x17c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <main+0x178>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001016:	db05      	blt.n	8001024 <main+0x8c>
	  {
	      motor_pos++;//언더플로우
 8001018:	4b3f      	ldr	r3, [pc, #252]	@ (8001118 <main+0x180>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	3301      	adds	r3, #1
 800101e:	4a3e      	ldr	r2, [pc, #248]	@ (8001118 <main+0x180>)
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	e016      	b.n	8001052 <main+0xba>
	  }
	  else
	  {
	      if (encoder_value > pre_encoder_value)
 8001024:	4b3a      	ldr	r3, [pc, #232]	@ (8001110 <main+0x178>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4b3a      	ldr	r3, [pc, #232]	@ (8001114 <main+0x17c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	429a      	cmp	r2, r3
 800102e:	dd05      	ble.n	800103c <main+0xa4>
	      {
	          motor_pos++;
 8001030:	4b39      	ldr	r3, [pc, #228]	@ (8001118 <main+0x180>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a38      	ldr	r2, [pc, #224]	@ (8001118 <main+0x180>)
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	e00a      	b.n	8001052 <main+0xba>
	      }
	      else if (encoder_value < pre_encoder_value)
 800103c:	4b34      	ldr	r3, [pc, #208]	@ (8001110 <main+0x178>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b34      	ldr	r3, [pc, #208]	@ (8001114 <main+0x17c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	429a      	cmp	r2, r3
 8001046:	da04      	bge.n	8001052 <main+0xba>
	      {
	          motor_pos--;
 8001048:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <main+0x180>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3b01      	subs	r3, #1
 800104e:	4a32      	ldr	r2, [pc, #200]	@ (8001118 <main+0x180>)
 8001050:	6013      	str	r3, [r2, #0]
	      }
	  }

	  duty_torque = duty_percent * 1000;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <main+0x184>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001120 <main+0x188>
 800105c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001060:	4b30      	ldr	r3, [pc, #192]	@ (8001124 <main+0x18c>)
 8001062:	edc3 7a00 	vstr	s15, [r3]

	  if(duty_percent > 0)
 8001066:	4b2d      	ldr	r3, [pc, #180]	@ (800111c <main+0x184>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001074:	dd0f      	ble.n	8001096 <main+0xfe>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800107c:	482a      	ldr	r0, [pc, #168]	@ (8001128 <main+0x190>)
 800107e:	f000 fe91 	bl	8001da4 <HAL_GPIO_WritePin>
		  TIM1->CCR1 = duty_torque;
 8001082:	4b28      	ldr	r3, [pc, #160]	@ (8001124 <main+0x18c>)
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	4b28      	ldr	r3, [pc, #160]	@ (800112c <main+0x194>)
 800108a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800108e:	ee17 2a90 	vmov	r2, s15
 8001092:	635a      	str	r2, [r3, #52]	@ 0x34
 8001094:	e030      	b.n	80010f8 <main+0x160>
	  }
	  else if(duty_percent < 0)
 8001096:	4b21      	ldr	r3, [pc, #132]	@ (800111c <main+0x184>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	d511      	bpl.n	80010ca <main+0x132>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ac:	481e      	ldr	r0, [pc, #120]	@ (8001128 <main+0x190>)
 80010ae:	f000 fe79 	bl	8001da4 <HAL_GPIO_WritePin>
		  TIM1->CCR1 = duty_torque * -1;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <main+0x18c>)
 80010b4:	edd3 7a00 	vldr	s15, [r3]
 80010b8:	eef1 7a67 	vneg.f32	s15, s15
 80010bc:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <main+0x194>)
 80010be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c2:	ee17 2a90 	vmov	r2, s15
 80010c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80010c8:	e016      	b.n	80010f8 <main+0x160>
	  }
	  else if(duty_percent == 0)
 80010ca:	4b14      	ldr	r3, [pc, #80]	@ (800111c <main+0x184>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	d10e      	bne.n	80010f8 <main+0x160>
	  {
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010e0:	4811      	ldr	r0, [pc, #68]	@ (8001128 <main+0x190>)
 80010e2:	f000 fe5f 	bl	8001da4 <HAL_GPIO_WritePin>
		  TIM1->CCR1 = duty_torque;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <main+0x18c>)
 80010e8:	edd3 7a00 	vldr	s15, [r3]
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <main+0x194>)
 80010ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010f2:	ee17 2a90 	vmov	r2, s15
 80010f6:	635a      	str	r2, [r3, #52]	@ 0x34
	  }

	  pre_encoder_value = encoder_value;
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <main+0x178>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <main+0x17c>)
 80010fe:	6013      	str	r3, [r2, #0]
	  encoder_value = (int16_t)TIM3->CNT;
 8001100:	e762      	b.n	8000fc8 <main+0x30>
 8001102:	bf00      	nop
 8001104:	20000208 	.word	0x20000208
 8001108:	20000250 	.word	0x20000250
 800110c:	40000400 	.word	0x40000400
 8001110:	200001f8 	.word	0x200001f8
 8001114:	200001fc 	.word	0x200001fc
 8001118:	20000200 	.word	0x20000200
 800111c:	200001f0 	.word	0x200001f0
 8001120:	447a0000 	.word	0x447a0000
 8001124:	200001f4 	.word	0x200001f4
 8001128:	40020800 	.word	0x40020800
 800112c:	40010000 	.word	0x40010000

08001130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b094      	sub	sp, #80	@ 0x50
 8001134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001136:	f107 031c 	add.w	r3, r7, #28
 800113a:	2234      	movs	r2, #52	@ 0x34
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f003 f8e5 	bl	800430e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001144:	f107 0308 	add.w	r3, r7, #8
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	4b2c      	ldr	r3, [pc, #176]	@ (800120c <SystemClock_Config+0xdc>)
 800115a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115c:	4a2b      	ldr	r2, [pc, #172]	@ (800120c <SystemClock_Config+0xdc>)
 800115e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001162:	6413      	str	r3, [r2, #64]	@ 0x40
 8001164:	4b29      	ldr	r3, [pc, #164]	@ (800120c <SystemClock_Config+0xdc>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001170:	2300      	movs	r3, #0
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <SystemClock_Config+0xe0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a25      	ldr	r2, [pc, #148]	@ (8001210 <SystemClock_Config+0xe0>)
 800117a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <SystemClock_Config+0xe0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001188:	603b      	str	r3, [r7, #0]
 800118a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800118c:	2301      	movs	r3, #1
 800118e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001190:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001194:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001196:	2302      	movs	r3, #2
 8001198:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800119a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800119e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011a0:	2308      	movs	r3, #8
 80011a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80011a4:	23b4      	movs	r3, #180	@ 0xb4
 80011a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a8:	2302      	movs	r3, #2
 80011aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011ac:	2302      	movs	r3, #2
 80011ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011b0:	2302      	movs	r3, #2
 80011b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b4:	f107 031c 	add.w	r3, r7, #28
 80011b8:	4618      	mov	r0, r3
 80011ba:	f001 f971 	bl	80024a0 <HAL_RCC_OscConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011c4:	f000 f826 	bl	8001214 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011c8:	f000 fe06 	bl	8001dd8 <HAL_PWREx_EnableOverDrive>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80011d2:	f000 f81f 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d6:	230f      	movs	r3, #15
 80011d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011da:	2302      	movs	r3, #2
 80011dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	2105      	movs	r1, #5
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fe3f 	bl	8001e78 <HAL_RCC_ClockConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001200:	f000 f808 	bl	8001214 <Error_Handler>
  }
}
 8001204:	bf00      	nop
 8001206:	3750      	adds	r7, #80	@ 0x50
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <Error_Handler+0x8>

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001234:	6453      	str	r3, [r2, #68]	@ 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	@ (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	@ 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	@ (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <NMI_Handler+0x4>

08001278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <HardFault_Handler+0x4>

08001280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <MemManage_Handler+0x4>

08001288 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <BusFault_Handler+0x4>

08001290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <UsageFault_Handler+0x4>

08001298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c6:	f000 fad3 	bl	8001870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}

080012ce <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  return 1;
 80012d2:	2301      	movs	r3, #1
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <_kill>:

int _kill(int pid, int sig)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012e8:	f003 f864 	bl	80043b4 <__errno>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2216      	movs	r2, #22
 80012f0:	601a      	str	r2, [r3, #0]
  return -1;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <_exit>:

void _exit (int status)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001306:	f04f 31ff 	mov.w	r1, #4294967295
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffe7 	bl	80012de <_kill>
  while (1) {}    /* Make sure we hang here */
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <_exit+0x12>

08001314 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e00a      	b.n	800133c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001326:	f3af 8000 	nop.w
 800132a:	4601      	mov	r1, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	60ba      	str	r2, [r7, #8]
 8001332:	b2ca      	uxtb	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	dbf0      	blt.n	8001326 <_read+0x12>
  }

  return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e009      	b.n	8001374 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbf1      	blt.n	8001360 <_write+0x12>
  }
  return len;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_close>:

int _close(int file)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013ae:	605a      	str	r2, [r3, #4]
  return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_isatty>:

int _isatty(int file)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013c6:	2301      	movs	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	@ (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f002 ffc8 	bl	80043b4 <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	@ (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20020000 	.word	0x20020000
 8001450:	00000400 	.word	0x00000400
 8001454:	20000204 	.word	0x20000204
 8001458:	200003e8 	.word	0x200003e8

0800145c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <SystemInit+0x20>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001466:	4a05      	ldr	r2, [pc, #20]	@ (800147c <SystemInit+0x20>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b092      	sub	sp, #72	@ 0x48
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001486:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
 80014a0:	615a      	str	r2, [r3, #20]
 80014a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	2220      	movs	r2, #32
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 ff2f 	bl	800430e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014b0:	4b33      	ldr	r3, [pc, #204]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014b2:	4a34      	ldr	r2, [pc, #208]	@ (8001584 <MX_TIM1_Init+0x104>)
 80014b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 80014b6:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014b8:	2208      	movs	r2, #8
 80014ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014bc:	4b30      	ldr	r3, [pc, #192]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80014c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80014dc:	4828      	ldr	r0, [pc, #160]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014de:	f001 fa7d 	bl	80029dc <HAL_TIM_PWM_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80014e8:	f7ff fe94 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ec:	2300      	movs	r3, #0
 80014ee:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f0:	2300      	movs	r3, #0
 80014f2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014f8:	4619      	mov	r1, r3
 80014fa:	4821      	ldr	r0, [pc, #132]	@ (8001580 <MX_TIM1_Init+0x100>)
 80014fc:	f002 f8b8 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001506:	f7ff fe85 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800150a:	2360      	movs	r3, #96	@ 0x60
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001512:	2300      	movs	r3, #0
 8001514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001516:	2300      	movs	r3, #0
 8001518:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001526:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800152a:	2200      	movs	r2, #0
 800152c:	4619      	mov	r1, r3
 800152e:	4814      	ldr	r0, [pc, #80]	@ (8001580 <MX_TIM1_Init+0x100>)
 8001530:	f001 fca0 	bl	8002e74 <HAL_TIM_PWM_ConfigChannel>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800153a:	f7ff fe6b 	bl	8001214 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001552:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001556:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	4619      	mov	r1, r3
 8001560:	4807      	ldr	r0, [pc, #28]	@ (8001580 <MX_TIM1_Init+0x100>)
 8001562:	f002 f901 	bl	8003768 <HAL_TIMEx_ConfigBreakDeadTime>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 800156c:	f7ff fe52 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <MX_TIM1_Init+0x100>)
 8001572:	f000 f8c7 	bl	8001704 <HAL_TIM_MspPostInit>

}
 8001576:	bf00      	nop
 8001578:	3748      	adds	r7, #72	@ 0x48
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000208 	.word	0x20000208
 8001584:	40010000 	.word	0x40010000

08001588 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	@ 0x30
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	2224      	movs	r2, #36	@ 0x24
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f002 feb9 	bl	800430e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015a4:	4b20      	ldr	r3, [pc, #128]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015a6:	4a21      	ldr	r2, [pc, #132]	@ (800162c <MX_TIM3_Init+0xa4>)
 80015a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c4:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015ca:	2303      	movs	r3, #3
 80015cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015d2:	2301      	movs	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80015da:	2305      	movs	r3, #5
 80015dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015de:	2300      	movs	r3, #0
 80015e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015e2:	2301      	movs	r3, #1
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80015ea:	2305      	movs	r3, #5
 80015ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80015ee:	f107 030c 	add.w	r3, r7, #12
 80015f2:	4619      	mov	r1, r3
 80015f4:	480c      	ldr	r0, [pc, #48]	@ (8001628 <MX_TIM3_Init+0xa0>)
 80015f6:	f001 fb09 	bl	8002c0c <HAL_TIM_Encoder_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001600:	f7ff fe08 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001604:	2300      	movs	r3, #0
 8001606:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4805      	ldr	r0, [pc, #20]	@ (8001628 <MX_TIM3_Init+0xa0>)
 8001612:	f002 f82d 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800161c:	f7ff fdfa 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	3730      	adds	r7, #48	@ 0x30
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000250 	.word	0x20000250
 800162c:	40000400 	.word	0x40000400

08001630 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <HAL_TIM_PWM_MspInit+0x3c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d10d      	bne.n	800165e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <HAL_TIM_PWM_MspInit+0x40>)
 8001648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164a:	4a09      	ldr	r2, [pc, #36]	@ (8001670 <HAL_TIM_PWM_MspInit+0x40>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6453      	str	r3, [r2, #68]	@ 0x44
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <HAL_TIM_PWM_MspInit+0x40>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40010000 	.word	0x40010000
 8001670:	40023800 	.word	0x40023800

08001674 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	@ 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a19      	ldr	r2, [pc, #100]	@ (80016f8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d12b      	bne.n	80016ee <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169e:	4a17      	ldr	r2, [pc, #92]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	613b      	str	r3, [r7, #16]
 80016b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	4a10      	ldr	r2, [pc, #64]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 80016bc:	f043 0302 	orr.w	r3, r3, #2
 80016c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c2:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <HAL_TIM_Encoder_MspInit+0x88>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ce:	2330      	movs	r3, #48	@ 0x30
 80016d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016de:	2302      	movs	r3, #2
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	4805      	ldr	r0, [pc, #20]	@ (8001700 <HAL_TIM_Encoder_MspInit+0x8c>)
 80016ea:	f000 f9c7 	bl	8001a7c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80016ee:	bf00      	nop
 80016f0:	3728      	adds	r7, #40	@ 0x28
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40000400 	.word	0x40000400
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020400 	.word	0x40020400

08001704 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 030c 	add.w	r3, r7, #12
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a12      	ldr	r2, [pc, #72]	@ (800176c <HAL_TIM_MspPostInit+0x68>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d11e      	bne.n	8001764 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <HAL_TIM_MspPostInit+0x6c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a10      	ldr	r2, [pc, #64]	@ (8001770 <HAL_TIM_MspPostInit+0x6c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <HAL_TIM_MspPostInit+0x6c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001742:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001746:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001748:	2302      	movs	r3, #2
 800174a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2300      	movs	r3, #0
 8001752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001754:	2301      	movs	r3, #1
 8001756:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	4619      	mov	r1, r3
 800175e:	4805      	ldr	r0, [pc, #20]	@ (8001774 <HAL_TIM_MspPostInit+0x70>)
 8001760:	f000 f98c 	bl	8001a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40010000 	.word	0x40010000
 8001770:	40023800 	.word	0x40023800
 8001774:	40020000 	.word	0x40020000

08001778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001778:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800177c:	f7ff fe6e 	bl	800145c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001780:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001782:	490d      	ldr	r1, [pc, #52]	@ (80017b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001784:	4a0d      	ldr	r2, [pc, #52]	@ (80017bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001788:	e002      	b.n	8001790 <LoopCopyDataInit>

0800178a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800178c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178e:	3304      	adds	r3, #4

08001790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001794:	d3f9      	bcc.n	800178a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001796:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001798:	4c0a      	ldr	r4, [pc, #40]	@ (80017c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800179c:	e001      	b.n	80017a2 <LoopFillZerobss>

0800179e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a0:	3204      	adds	r2, #4

080017a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a4:	d3fb      	bcc.n	800179e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017a6:	f002 fe0b 	bl	80043c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017aa:	f7ff fbf5 	bl	8000f98 <main>
  bx  lr    
 80017ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017bc:	080064f8 	.word	0x080064f8
  ldr r2, =_sbss
 80017c0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017c4:	200003e8 	.word	0x200003e8

080017c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <ADC_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d0:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <HAL_Init+0x40>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <HAL_Init+0x40>)
 80017d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017dc:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0a      	ldr	r2, [pc, #40]	@ (800180c <HAL_Init+0x40>)
 80017e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e8:	4b08      	ldr	r3, [pc, #32]	@ (800180c <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a07      	ldr	r2, [pc, #28]	@ (800180c <HAL_Init+0x40>)
 80017ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f4:	2003      	movs	r0, #3
 80017f6:	f000 f90d 	bl	8001a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fa:	200f      	movs	r0, #15
 80017fc:	f000 f808 	bl	8001810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001800:	f7ff fd0e 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023c00 	.word	0x40023c00

08001810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <HAL_InitTick+0x54>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <HAL_InitTick+0x58>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	4619      	mov	r1, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001826:	fbb3 f3f1 	udiv	r3, r3, r1
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f917 	bl	8001a62 <HAL_SYSTICK_Config>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e00e      	b.n	800185c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	d80a      	bhi.n	800185a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001844:	2200      	movs	r2, #0
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f000 f8ed 	bl	8001a2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001850:	4a06      	ldr	r2, [pc, #24]	@ (800186c <HAL_InitTick+0x5c>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
 8001858:	e000      	b.n	800185c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000000 	.word	0x20000000
 8001868:	20000008 	.word	0x20000008
 800186c:	20000004 	.word	0x20000004

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <HAL_IncTick+0x20>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_IncTick+0x24>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <HAL_IncTick+0x24>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000008 	.word	0x20000008
 8001894:	20000298 	.word	0x20000298

08001898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return uwTick;
 800189c:	4b03      	ldr	r3, [pc, #12]	@ (80018ac <HAL_GetTick+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	20000298 	.word	0x20000298

080018b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e2:	4a04      	ldr	r2, [pc, #16]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	60d3      	str	r3, [r2, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018fc:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <__NVIC_GetPriorityGrouping+0x18>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	f003 0307 	and.w	r3, r3, #7
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	2b00      	cmp	r3, #0
 8001926:	db0a      	blt.n	800193e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	490c      	ldr	r1, [pc, #48]	@ (8001960 <__NVIC_SetPriority+0x4c>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	0112      	lsls	r2, r2, #4
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	440b      	add	r3, r1
 8001938:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800193c:	e00a      	b.n	8001954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4908      	ldr	r1, [pc, #32]	@ (8001964 <__NVIC_SetPriority+0x50>)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	3b04      	subs	r3, #4
 800194c:	0112      	lsls	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	440b      	add	r3, r1
 8001952:	761a      	strb	r2, [r3, #24]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	@ 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f1c3 0307 	rsb	r3, r3, #7
 8001982:	2b04      	cmp	r3, #4
 8001984:	bf28      	it	cs
 8001986:	2304      	movcs	r3, #4
 8001988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3304      	adds	r3, #4
 800198e:	2b06      	cmp	r3, #6
 8001990:	d902      	bls.n	8001998 <NVIC_EncodePriority+0x30>
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3b03      	subs	r3, #3
 8001996:	e000      	b.n	800199a <NVIC_EncodePriority+0x32>
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	f04f 32ff 	mov.w	r2, #4294967295
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43da      	mvns	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	401a      	ands	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ba:	43d9      	mvns	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	4313      	orrs	r3, r2
         );
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3724      	adds	r7, #36	@ 0x24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019e0:	d301      	bcc.n	80019e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e2:	2301      	movs	r3, #1
 80019e4:	e00f      	b.n	8001a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a10 <SysTick_Config+0x40>)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ee:	210f      	movs	r1, #15
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	f7ff ff8e 	bl	8001914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f8:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <SysTick_Config+0x40>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fe:	4b04      	ldr	r3, [pc, #16]	@ (8001a10 <SysTick_Config+0x40>)
 8001a00:	2207      	movs	r2, #7
 8001a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	e000e010 	.word	0xe000e010

08001a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff47 	bl	80018b0 <__NVIC_SetPriorityGrouping>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
 8001a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a3c:	f7ff ff5c 	bl	80018f8 <__NVIC_GetPriorityGrouping>
 8001a40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	6978      	ldr	r0, [r7, #20]
 8001a48:	f7ff ff8e 	bl	8001968 <NVIC_EncodePriority>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff5d 	bl	8001914 <__NVIC_SetPriority>
}
 8001a5a:	bf00      	nop
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffb0 	bl	80019d0 <SysTick_Config>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b089      	sub	sp, #36	@ 0x24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
 8001a96:	e165      	b.n	8001d64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a98:	2201      	movs	r2, #1
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	f040 8154 	bne.w	8001d5e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f003 0303 	and.w	r3, r3, #3
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d005      	beq.n	8001ace <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d130      	bne.n	8001b30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	2203      	movs	r2, #3
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b04:	2201      	movs	r2, #1
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	4013      	ands	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	091b      	lsrs	r3, r3, #4
 8001b1a:	f003 0201 	and.w	r2, r3, #1
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b03      	cmp	r3, #3
 8001b3a:	d017      	beq.n	8001b6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	2203      	movs	r2, #3
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	689a      	ldr	r2, [r3, #8]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d123      	bne.n	8001bc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	08da      	lsrs	r2, r3, #3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3208      	adds	r2, #8
 8001b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	f003 0307 	and.w	r3, r3, #7
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	220f      	movs	r2, #15
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	691a      	ldr	r2, [r3, #16]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	08da      	lsrs	r2, r3, #3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3208      	adds	r2, #8
 8001bba:	69b9      	ldr	r1, [r7, #24]
 8001bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	2203      	movs	r2, #3
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 0203 	and.w	r2, r3, #3
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f000 80ae 	beq.w	8001d5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <HAL_GPIO_Init+0x300>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	4a5c      	ldr	r2, [pc, #368]	@ (8001d7c <HAL_GPIO_Init+0x300>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c12:	4b5a      	ldr	r3, [pc, #360]	@ (8001d7c <HAL_GPIO_Init+0x300>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c1e:	4a58      	ldr	r2, [pc, #352]	@ (8001d80 <HAL_GPIO_Init+0x304>)
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	089b      	lsrs	r3, r3, #2
 8001c24:	3302      	adds	r3, #2
 8001c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	220f      	movs	r2, #15
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a4f      	ldr	r2, [pc, #316]	@ (8001d84 <HAL_GPIO_Init+0x308>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d025      	beq.n	8001c96 <HAL_GPIO_Init+0x21a>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001d88 <HAL_GPIO_Init+0x30c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d01f      	beq.n	8001c92 <HAL_GPIO_Init+0x216>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a4d      	ldr	r2, [pc, #308]	@ (8001d8c <HAL_GPIO_Init+0x310>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d019      	beq.n	8001c8e <HAL_GPIO_Init+0x212>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a4c      	ldr	r2, [pc, #304]	@ (8001d90 <HAL_GPIO_Init+0x314>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d013      	beq.n	8001c8a <HAL_GPIO_Init+0x20e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a4b      	ldr	r2, [pc, #300]	@ (8001d94 <HAL_GPIO_Init+0x318>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00d      	beq.n	8001c86 <HAL_GPIO_Init+0x20a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4a      	ldr	r2, [pc, #296]	@ (8001d98 <HAL_GPIO_Init+0x31c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d007      	beq.n	8001c82 <HAL_GPIO_Init+0x206>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a49      	ldr	r2, [pc, #292]	@ (8001d9c <HAL_GPIO_Init+0x320>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d101      	bne.n	8001c7e <HAL_GPIO_Init+0x202>
 8001c7a:	2306      	movs	r3, #6
 8001c7c:	e00c      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c7e:	2307      	movs	r3, #7
 8001c80:	e00a      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c82:	2305      	movs	r3, #5
 8001c84:	e008      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c86:	2304      	movs	r3, #4
 8001c88:	e006      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e004      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e002      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_GPIO_Init+0x21c>
 8001c96:	2300      	movs	r3, #0
 8001c98:	69fa      	ldr	r2, [r7, #28]
 8001c9a:	f002 0203 	and.w	r2, r2, #3
 8001c9e:	0092      	lsls	r2, r2, #2
 8001ca0:	4093      	lsls	r3, r2
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca8:	4935      	ldr	r1, [pc, #212]	@ (8001d80 <HAL_GPIO_Init+0x304>)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cda:	4a31      	ldr	r2, [pc, #196]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d04:	4a26      	ldr	r2, [pc, #152]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d0a:	4b25      	ldr	r3, [pc, #148]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4013      	ands	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d58:	4a11      	ldr	r2, [pc, #68]	@ (8001da0 <HAL_GPIO_Init+0x324>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	2b0f      	cmp	r3, #15
 8001d68:	f67f ae96 	bls.w	8001a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40013800 	.word	0x40013800
 8001d84:	40020000 	.word	0x40020000
 8001d88:	40020400 	.word	0x40020400
 8001d8c:	40020800 	.word	0x40020800
 8001d90:	40020c00 	.word	0x40020c00
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40021400 	.word	0x40021400
 8001d9c:	40021800 	.word	0x40021800
 8001da0:	40013c00 	.word	0x40013c00

08001da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
 8001db0:	4613      	mov	r3, r2
 8001db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001db4:	787b      	ldrb	r3, [r7, #1]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dc0:	e003      	b.n	8001dca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dc2:	887b      	ldrh	r3, [r7, #2]
 8001dc4:	041a      	lsls	r2, r3, #16
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	619a      	str	r2, [r3, #24]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
 8001de6:	4b20      	ldr	r3, [pc, #128]	@ (8001e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	4a1f      	ldr	r2, [pc, #124]	@ (8001e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <HAL_PWREx_EnableOverDrive+0x90>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001e6c <HAL_PWREx_EnableOverDrive+0x94>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e04:	f7ff fd48 	bl	8001898 <HAL_GetTick>
 8001e08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e0a:	e009      	b.n	8001e20 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e0c:	f7ff fd44 	bl	8001898 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e1a:	d901      	bls.n	8001e20 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e01f      	b.n	8001e60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e2c:	d1ee      	bne.n	8001e0c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e34:	f7ff fd30 	bl	8001898 <HAL_GetTick>
 8001e38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e3a:	e009      	b.n	8001e50 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e3c:	f7ff fd2c 	bl	8001898 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e4a:	d901      	bls.n	8001e50 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e007      	b.n	8001e60 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e50:	4b07      	ldr	r3, [pc, #28]	@ (8001e70 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001e5c:	d1ee      	bne.n	8001e3c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	420e0040 	.word	0x420e0040
 8001e70:	40007000 	.word	0x40007000
 8001e74:	420e0044 	.word	0x420e0044

08001e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0cc      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e8c:	4b68      	ldr	r3, [pc, #416]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 030f 	and.w	r3, r3, #15
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d90c      	bls.n	8001eb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9a:	4b65      	ldr	r3, [pc, #404]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	b2d2      	uxtb	r2, r2
 8001ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	4b63      	ldr	r3, [pc, #396]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e0b8      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d020      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ecc:	4b59      	ldr	r3, [pc, #356]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	4a58      	ldr	r2, [pc, #352]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ed6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d005      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ee4:	4b53      	ldr	r3, [pc, #332]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	4a52      	ldr	r2, [pc, #328]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001eea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001eee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ef0:	4b50      	ldr	r3, [pc, #320]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	494d      	ldr	r1, [pc, #308]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d044      	beq.n	8001f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d107      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	4b47      	ldr	r3, [pc, #284]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d119      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e07f      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d003      	beq.n	8001f36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	d107      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f36:	4b3f      	ldr	r3, [pc, #252]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e06f      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f46:	4b3b      	ldr	r3, [pc, #236]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e067      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f56:	4b37      	ldr	r3, [pc, #220]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f023 0203 	bic.w	r2, r3, #3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	4934      	ldr	r1, [pc, #208]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f68:	f7ff fc96 	bl	8001898 <HAL_GetTick>
 8001f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6e:	e00a      	b.n	8001f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f70:	f7ff fc92 	bl	8001898 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e04f      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f86:	4b2b      	ldr	r3, [pc, #172]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 020c 	and.w	r2, r3, #12
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d1eb      	bne.n	8001f70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f98:	4b25      	ldr	r3, [pc, #148]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d20c      	bcs.n	8001fc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa6:	4b22      	ldr	r3, [pc, #136]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fae:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_RCC_ClockConfig+0x1b8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e032      	b.n	8002026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d008      	beq.n	8001fde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fcc:	4b19      	ldr	r3, [pc, #100]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	4916      	ldr	r1, [pc, #88]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d009      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	490e      	ldr	r1, [pc, #56]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ffe:	f000 f821 	bl	8002044 <HAL_RCC_GetSysClockFreq>
 8002002:	4602      	mov	r2, r0
 8002004:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <HAL_RCC_ClockConfig+0x1bc>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	091b      	lsrs	r3, r3, #4
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	490a      	ldr	r1, [pc, #40]	@ (8002038 <HAL_RCC_ClockConfig+0x1c0>)
 8002010:	5ccb      	ldrb	r3, [r1, r3]
 8002012:	fa22 f303 	lsr.w	r3, r2, r3
 8002016:	4a09      	ldr	r2, [pc, #36]	@ (800203c <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800201a:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <HAL_RCC_ClockConfig+0x1c8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fbf6 	bl	8001810 <HAL_InitTick>

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40023c00 	.word	0x40023c00
 8002034:	40023800 	.word	0x40023800
 8002038:	08006168 	.word	0x08006168
 800203c:	20000000 	.word	0x20000000
 8002040:	20000004 	.word	0x20000004

08002044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002048:	b0ae      	sub	sp, #184	@ 0xb8
 800204a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002052:	2300      	movs	r3, #0
 8002054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002058:	2300      	movs	r3, #0
 800205a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800205e:	2300      	movs	r3, #0
 8002060:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002064:	2300      	movs	r3, #0
 8002066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800206a:	4bcb      	ldr	r3, [pc, #812]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 030c 	and.w	r3, r3, #12
 8002072:	2b0c      	cmp	r3, #12
 8002074:	f200 8204 	bhi.w	8002480 <HAL_RCC_GetSysClockFreq+0x43c>
 8002078:	a201      	add	r2, pc, #4	@ (adr r2, 8002080 <HAL_RCC_GetSysClockFreq+0x3c>)
 800207a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207e:	bf00      	nop
 8002080:	080020b5 	.word	0x080020b5
 8002084:	08002481 	.word	0x08002481
 8002088:	08002481 	.word	0x08002481
 800208c:	08002481 	.word	0x08002481
 8002090:	080020bd 	.word	0x080020bd
 8002094:	08002481 	.word	0x08002481
 8002098:	08002481 	.word	0x08002481
 800209c:	08002481 	.word	0x08002481
 80020a0:	080020c5 	.word	0x080020c5
 80020a4:	08002481 	.word	0x08002481
 80020a8:	08002481 	.word	0x08002481
 80020ac:	08002481 	.word	0x08002481
 80020b0:	080022b5 	.word	0x080022b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020b4:	4bb9      	ldr	r3, [pc, #740]	@ (800239c <HAL_RCC_GetSysClockFreq+0x358>)
 80020b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80020ba:	e1e5      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020bc:	4bb7      	ldr	r3, [pc, #732]	@ (800239c <HAL_RCC_GetSysClockFreq+0x358>)
 80020be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80020c2:	e1e1      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020c4:	4bb4      	ldr	r3, [pc, #720]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020d0:	4bb1      	ldr	r3, [pc, #708]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d071      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020dc:	4bae      	ldr	r3, [pc, #696]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	099b      	lsrs	r3, r3, #6
 80020e2:	2200      	movs	r2, #0
 80020e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80020e8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80020ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80020f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002102:	4622      	mov	r2, r4
 8002104:	462b      	mov	r3, r5
 8002106:	f04f 0000 	mov.w	r0, #0
 800210a:	f04f 0100 	mov.w	r1, #0
 800210e:	0159      	lsls	r1, r3, #5
 8002110:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002114:	0150      	lsls	r0, r2, #5
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	4621      	mov	r1, r4
 800211c:	1a51      	subs	r1, r2, r1
 800211e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002120:	4629      	mov	r1, r5
 8002122:	eb63 0301 	sbc.w	r3, r3, r1
 8002126:	647b      	str	r3, [r7, #68]	@ 0x44
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 0300 	mov.w	r3, #0
 8002130:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002134:	4649      	mov	r1, r9
 8002136:	018b      	lsls	r3, r1, #6
 8002138:	4641      	mov	r1, r8
 800213a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800213e:	4641      	mov	r1, r8
 8002140:	018a      	lsls	r2, r1, #6
 8002142:	4641      	mov	r1, r8
 8002144:	1a51      	subs	r1, r2, r1
 8002146:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002148:	4649      	mov	r1, r9
 800214a:	eb63 0301 	sbc.w	r3, r3, r1
 800214e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	f04f 0300 	mov.w	r3, #0
 8002158:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800215c:	4649      	mov	r1, r9
 800215e:	00cb      	lsls	r3, r1, #3
 8002160:	4641      	mov	r1, r8
 8002162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002166:	4641      	mov	r1, r8
 8002168:	00ca      	lsls	r2, r1, #3
 800216a:	4610      	mov	r0, r2
 800216c:	4619      	mov	r1, r3
 800216e:	4603      	mov	r3, r0
 8002170:	4622      	mov	r2, r4
 8002172:	189b      	adds	r3, r3, r2
 8002174:	633b      	str	r3, [r7, #48]	@ 0x30
 8002176:	462b      	mov	r3, r5
 8002178:	460a      	mov	r2, r1
 800217a:	eb42 0303 	adc.w	r3, r2, r3
 800217e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800218c:	4629      	mov	r1, r5
 800218e:	028b      	lsls	r3, r1, #10
 8002190:	4621      	mov	r1, r4
 8002192:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002196:	4621      	mov	r1, r4
 8002198:	028a      	lsls	r2, r1, #10
 800219a:	4610      	mov	r0, r2
 800219c:	4619      	mov	r1, r3
 800219e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021a2:	2200      	movs	r2, #0
 80021a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80021a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80021ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80021b0:	f7fe fd1a 	bl	8000be8 <__aeabi_uldivmod>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4613      	mov	r3, r2
 80021ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021be:	e067      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021c0:	4b75      	ldr	r3, [pc, #468]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	099b      	lsrs	r3, r3, #6
 80021c6:	2200      	movs	r2, #0
 80021c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80021cc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80021d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80021d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80021da:	2300      	movs	r3, #0
 80021dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80021de:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80021e2:	4622      	mov	r2, r4
 80021e4:	462b      	mov	r3, r5
 80021e6:	f04f 0000 	mov.w	r0, #0
 80021ea:	f04f 0100 	mov.w	r1, #0
 80021ee:	0159      	lsls	r1, r3, #5
 80021f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021f4:	0150      	lsls	r0, r2, #5
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4621      	mov	r1, r4
 80021fc:	1a51      	subs	r1, r2, r1
 80021fe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002200:	4629      	mov	r1, r5
 8002202:	eb63 0301 	sbc.w	r3, r3, r1
 8002206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	f04f 0300 	mov.w	r3, #0
 8002210:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002214:	4649      	mov	r1, r9
 8002216:	018b      	lsls	r3, r1, #6
 8002218:	4641      	mov	r1, r8
 800221a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800221e:	4641      	mov	r1, r8
 8002220:	018a      	lsls	r2, r1, #6
 8002222:	4641      	mov	r1, r8
 8002224:	ebb2 0a01 	subs.w	sl, r2, r1
 8002228:	4649      	mov	r1, r9
 800222a:	eb63 0b01 	sbc.w	fp, r3, r1
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800223a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800223e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002242:	4692      	mov	sl, r2
 8002244:	469b      	mov	fp, r3
 8002246:	4623      	mov	r3, r4
 8002248:	eb1a 0303 	adds.w	r3, sl, r3
 800224c:	623b      	str	r3, [r7, #32]
 800224e:	462b      	mov	r3, r5
 8002250:	eb4b 0303 	adc.w	r3, fp, r3
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
 8002256:	f04f 0200 	mov.w	r2, #0
 800225a:	f04f 0300 	mov.w	r3, #0
 800225e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002262:	4629      	mov	r1, r5
 8002264:	028b      	lsls	r3, r1, #10
 8002266:	4621      	mov	r1, r4
 8002268:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800226c:	4621      	mov	r1, r4
 800226e:	028a      	lsls	r2, r1, #10
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002278:	2200      	movs	r2, #0
 800227a:	673b      	str	r3, [r7, #112]	@ 0x70
 800227c:	677a      	str	r2, [r7, #116]	@ 0x74
 800227e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002282:	f7fe fcb1 	bl	8000be8 <__aeabi_uldivmod>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	4613      	mov	r3, r2
 800228c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002290:	4b41      	ldr	r3, [pc, #260]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	0c1b      	lsrs	r3, r3, #16
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	3301      	adds	r3, #1
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80022a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80022a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80022b2:	e0e9      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022b4:	4b38      	ldr	r3, [pc, #224]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022c0:	4b35      	ldr	r3, [pc, #212]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d069      	beq.n	80023a0 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022cc:	4b32      	ldr	r3, [pc, #200]	@ (8002398 <HAL_RCC_GetSysClockFreq+0x354>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	099b      	lsrs	r3, r3, #6
 80022d2:	2200      	movs	r2, #0
 80022d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80022d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80022d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80022da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022de:	663b      	str	r3, [r7, #96]	@ 0x60
 80022e0:	2300      	movs	r3, #0
 80022e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80022e4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80022e8:	4622      	mov	r2, r4
 80022ea:	462b      	mov	r3, r5
 80022ec:	f04f 0000 	mov.w	r0, #0
 80022f0:	f04f 0100 	mov.w	r1, #0
 80022f4:	0159      	lsls	r1, r3, #5
 80022f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022fa:	0150      	lsls	r0, r2, #5
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	4621      	mov	r1, r4
 8002302:	1a51      	subs	r1, r2, r1
 8002304:	61b9      	str	r1, [r7, #24]
 8002306:	4629      	mov	r1, r5
 8002308:	eb63 0301 	sbc.w	r3, r3, r1
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800231a:	4659      	mov	r1, fp
 800231c:	018b      	lsls	r3, r1, #6
 800231e:	4651      	mov	r1, sl
 8002320:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002324:	4651      	mov	r1, sl
 8002326:	018a      	lsls	r2, r1, #6
 8002328:	4651      	mov	r1, sl
 800232a:	ebb2 0801 	subs.w	r8, r2, r1
 800232e:	4659      	mov	r1, fp
 8002330:	eb63 0901 	sbc.w	r9, r3, r1
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002340:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002344:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002348:	4690      	mov	r8, r2
 800234a:	4699      	mov	r9, r3
 800234c:	4623      	mov	r3, r4
 800234e:	eb18 0303 	adds.w	r3, r8, r3
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	462b      	mov	r3, r5
 8002356:	eb49 0303 	adc.w	r3, r9, r3
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002368:	4629      	mov	r1, r5
 800236a:	028b      	lsls	r3, r1, #10
 800236c:	4621      	mov	r1, r4
 800236e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002372:	4621      	mov	r1, r4
 8002374:	028a      	lsls	r2, r1, #10
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800237e:	2200      	movs	r2, #0
 8002380:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002382:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002384:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002388:	f7fe fc2e 	bl	8000be8 <__aeabi_uldivmod>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4613      	mov	r3, r2
 8002392:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002396:	e063      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0x41c>
 8002398:	40023800 	.word	0x40023800
 800239c:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x454>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	099b      	lsrs	r3, r3, #6
 80023a6:	2200      	movs	r2, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	4611      	mov	r1, r2
 80023ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80023b2:	2300      	movs	r3, #0
 80023b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80023b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80023ba:	4642      	mov	r2, r8
 80023bc:	464b      	mov	r3, r9
 80023be:	f04f 0000 	mov.w	r0, #0
 80023c2:	f04f 0100 	mov.w	r1, #0
 80023c6:	0159      	lsls	r1, r3, #5
 80023c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023cc:	0150      	lsls	r0, r2, #5
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4641      	mov	r1, r8
 80023d4:	1a51      	subs	r1, r2, r1
 80023d6:	60b9      	str	r1, [r7, #8]
 80023d8:	4649      	mov	r1, r9
 80023da:	eb63 0301 	sbc.w	r3, r3, r1
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80023ec:	4659      	mov	r1, fp
 80023ee:	018b      	lsls	r3, r1, #6
 80023f0:	4651      	mov	r1, sl
 80023f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f6:	4651      	mov	r1, sl
 80023f8:	018a      	lsls	r2, r1, #6
 80023fa:	4651      	mov	r1, sl
 80023fc:	1a54      	subs	r4, r2, r1
 80023fe:	4659      	mov	r1, fp
 8002400:	eb63 0501 	sbc.w	r5, r3, r1
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	00eb      	lsls	r3, r5, #3
 800240e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002412:	00e2      	lsls	r2, r4, #3
 8002414:	4614      	mov	r4, r2
 8002416:	461d      	mov	r5, r3
 8002418:	4643      	mov	r3, r8
 800241a:	18e3      	adds	r3, r4, r3
 800241c:	603b      	str	r3, [r7, #0]
 800241e:	464b      	mov	r3, r9
 8002420:	eb45 0303 	adc.w	r3, r5, r3
 8002424:	607b      	str	r3, [r7, #4]
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002432:	4629      	mov	r1, r5
 8002434:	028b      	lsls	r3, r1, #10
 8002436:	4621      	mov	r1, r4
 8002438:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800243c:	4621      	mov	r1, r4
 800243e:	028a      	lsls	r2, r1, #10
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002448:	2200      	movs	r2, #0
 800244a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800244c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800244e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002452:	f7fe fbc9 	bl	8000be8 <__aeabi_uldivmod>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	4613      	mov	r3, r2
 800245c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002460:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x454>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	0f1b      	lsrs	r3, r3, #28
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800246e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002472:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002476:	fbb2 f3f3 	udiv	r3, r2, r3
 800247a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800247e:	e003      	b.n	8002488 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002480:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_RCC_GetSysClockFreq+0x458>)
 8002482:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002486:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002488:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800248c:	4618      	mov	r0, r3
 800248e:	37b8      	adds	r7, #184	@ 0xb8
 8002490:	46bd      	mov	sp, r7
 8002492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002496:	bf00      	nop
 8002498:	40023800 	.word	0x40023800
 800249c:	00f42400 	.word	0x00f42400

080024a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e28d      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 8083 	beq.w	80025c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80024c0:	4b94      	ldr	r3, [pc, #592]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d019      	beq.n	8002500 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024cc:	4b91      	ldr	r3, [pc, #580]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d106      	bne.n	80024e6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024d8:	4b8e      	ldr	r3, [pc, #568]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024e4:	d00c      	beq.n	8002500 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80024ee:	2b0c      	cmp	r3, #12
 80024f0:	d112      	bne.n	8002518 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024f2:	4b88      	ldr	r3, [pc, #544]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024fe:	d10b      	bne.n	8002518 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002500:	4b84      	ldr	r3, [pc, #528]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d05b      	beq.n	80025c4 <HAL_RCC_OscConfig+0x124>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d157      	bne.n	80025c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e25a      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002520:	d106      	bne.n	8002530 <HAL_RCC_OscConfig+0x90>
 8002522:	4b7c      	ldr	r3, [pc, #496]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a7b      	ldr	r2, [pc, #492]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	e01d      	b.n	800256c <HAL_RCC_OscConfig+0xcc>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002538:	d10c      	bne.n	8002554 <HAL_RCC_OscConfig+0xb4>
 800253a:	4b76      	ldr	r3, [pc, #472]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a75      	ldr	r2, [pc, #468]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002540:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002544:	6013      	str	r3, [r2, #0]
 8002546:	4b73      	ldr	r3, [pc, #460]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a72      	ldr	r2, [pc, #456]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 800254c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002550:	6013      	str	r3, [r2, #0]
 8002552:	e00b      	b.n	800256c <HAL_RCC_OscConfig+0xcc>
 8002554:	4b6f      	ldr	r3, [pc, #444]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a6e      	ldr	r2, [pc, #440]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 800255a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	4b6c      	ldr	r3, [pc, #432]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a6b      	ldr	r2, [pc, #428]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d013      	beq.n	800259c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7ff f990 	bl	8001898 <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800257c:	f7ff f98c 	bl	8001898 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b64      	cmp	r3, #100	@ 0x64
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e21f      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258e:	4b61      	ldr	r3, [pc, #388]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0xdc>
 800259a:	e014      	b.n	80025c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7ff f97c 	bl	8001898 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025a4:	f7ff f978 	bl	8001898 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	@ 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e20b      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b6:	4b57      	ldr	r3, [pc, #348]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f0      	bne.n	80025a4 <HAL_RCC_OscConfig+0x104>
 80025c2:	e000      	b.n	80025c6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d06f      	beq.n	80026b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80025d2:	4b50      	ldr	r3, [pc, #320]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 030c 	and.w	r3, r3, #12
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d017      	beq.n	800260e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025de:	4b4d      	ldr	r3, [pc, #308]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80025e6:	2b08      	cmp	r3, #8
 80025e8:	d105      	bne.n	80025f6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00b      	beq.n	800260e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025f6:	4b47      	ldr	r3, [pc, #284]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025fe:	2b0c      	cmp	r3, #12
 8002600:	d11c      	bne.n	800263c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002602:	4b44      	ldr	r3, [pc, #272]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d116      	bne.n	800263c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260e:	4b41      	ldr	r3, [pc, #260]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d005      	beq.n	8002626 <HAL_RCC_OscConfig+0x186>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d001      	beq.n	8002626 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e1d3      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002626:	4b3b      	ldr	r3, [pc, #236]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	4937      	ldr	r1, [pc, #220]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002636:	4313      	orrs	r3, r2
 8002638:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263a:	e03a      	b.n	80026b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d020      	beq.n	8002686 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002644:	4b34      	ldr	r3, [pc, #208]	@ (8002718 <HAL_RCC_OscConfig+0x278>)
 8002646:	2201      	movs	r2, #1
 8002648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264a:	f7ff f925 	bl	8001898 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002652:	f7ff f921 	bl	8001898 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e1b4      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002664:	4b2b      	ldr	r3, [pc, #172]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002670:	4b28      	ldr	r3, [pc, #160]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	4925      	ldr	r1, [pc, #148]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 8002680:	4313      	orrs	r3, r2
 8002682:	600b      	str	r3, [r1, #0]
 8002684:	e015      	b.n	80026b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002686:	4b24      	ldr	r3, [pc, #144]	@ (8002718 <HAL_RCC_OscConfig+0x278>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f904 	bl	8001898 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002694:	f7ff f900 	bl	8001898 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e193      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d036      	beq.n	800272c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d016      	beq.n	80026f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c6:	4b15      	ldr	r3, [pc, #84]	@ (800271c <HAL_RCC_OscConfig+0x27c>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026cc:	f7ff f8e4 	bl	8001898 <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d4:	f7ff f8e0 	bl	8001898 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e173      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_RCC_OscConfig+0x274>)
 80026e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0x234>
 80026f2:	e01b      	b.n	800272c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f4:	4b09      	ldr	r3, [pc, #36]	@ (800271c <HAL_RCC_OscConfig+0x27c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fa:	f7ff f8cd 	bl	8001898 <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002700:	e00e      	b.n	8002720 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002702:	f7ff f8c9 	bl	8001898 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d907      	bls.n	8002720 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e15c      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
 8002714:	40023800 	.word	0x40023800
 8002718:	42470000 	.word	0x42470000
 800271c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002720:	4b8a      	ldr	r3, [pc, #552]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1ea      	bne.n	8002702 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 8097 	beq.w	8002868 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800273e:	4b83      	ldr	r3, [pc, #524]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10f      	bne.n	800276a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	4b7f      	ldr	r3, [pc, #508]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	4a7e      	ldr	r2, [pc, #504]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002758:	6413      	str	r3, [r2, #64]	@ 0x40
 800275a:	4b7c      	ldr	r3, [pc, #496]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002766:	2301      	movs	r3, #1
 8002768:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276a:	4b79      	ldr	r3, [pc, #484]	@ (8002950 <HAL_RCC_OscConfig+0x4b0>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002772:	2b00      	cmp	r3, #0
 8002774:	d118      	bne.n	80027a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002776:	4b76      	ldr	r3, [pc, #472]	@ (8002950 <HAL_RCC_OscConfig+0x4b0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a75      	ldr	r2, [pc, #468]	@ (8002950 <HAL_RCC_OscConfig+0x4b0>)
 800277c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002782:	f7ff f889 	bl	8001898 <HAL_GetTick>
 8002786:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278a:	f7ff f885 	bl	8001898 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e118      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279c:	4b6c      	ldr	r3, [pc, #432]	@ (8002950 <HAL_RCC_OscConfig+0x4b0>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d106      	bne.n	80027be <HAL_RCC_OscConfig+0x31e>
 80027b0:	4b66      	ldr	r3, [pc, #408]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b4:	4a65      	ldr	r2, [pc, #404]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80027bc:	e01c      	b.n	80027f8 <HAL_RCC_OscConfig+0x358>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b05      	cmp	r3, #5
 80027c4:	d10c      	bne.n	80027e0 <HAL_RCC_OscConfig+0x340>
 80027c6:	4b61      	ldr	r3, [pc, #388]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ca:	4a60      	ldr	r2, [pc, #384]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027cc:	f043 0304 	orr.w	r3, r3, #4
 80027d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d2:	4b5e      	ldr	r3, [pc, #376]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d6:	4a5d      	ldr	r2, [pc, #372]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027de:	e00b      	b.n	80027f8 <HAL_RCC_OscConfig+0x358>
 80027e0:	4b5a      	ldr	r3, [pc, #360]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e4:	4a59      	ldr	r2, [pc, #356]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027e6:	f023 0301 	bic.w	r3, r3, #1
 80027ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ec:	4b57      	ldr	r3, [pc, #348]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f0:	4a56      	ldr	r2, [pc, #344]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80027f2:	f023 0304 	bic.w	r3, r3, #4
 80027f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d015      	beq.n	800282c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002800:	f7ff f84a 	bl	8001898 <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002806:	e00a      	b.n	800281e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002808:	f7ff f846 	bl	8001898 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e0d7      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800281e:	4b4b      	ldr	r3, [pc, #300]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0ee      	beq.n	8002808 <HAL_RCC_OscConfig+0x368>
 800282a:	e014      	b.n	8002856 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282c:	f7ff f834 	bl	8001898 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002832:	e00a      	b.n	800284a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002834:	f7ff f830 	bl	8001898 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002842:	4293      	cmp	r3, r2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e0c1      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800284a:	4b40      	ldr	r3, [pc, #256]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1ee      	bne.n	8002834 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002856:	7dfb      	ldrb	r3, [r7, #23]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d105      	bne.n	8002868 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285c:	4b3b      	ldr	r3, [pc, #236]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	4a3a      	ldr	r2, [pc, #232]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002866:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 80ad 	beq.w	80029cc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002872:	4b36      	ldr	r3, [pc, #216]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b08      	cmp	r3, #8
 800287c:	d060      	beq.n	8002940 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d145      	bne.n	8002912 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002886:	4b33      	ldr	r3, [pc, #204]	@ (8002954 <HAL_RCC_OscConfig+0x4b4>)
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7ff f804 	bl	8001898 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002894:	f7ff f800 	bl	8001898 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e093      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028a6:	4b29      	ldr	r3, [pc, #164]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69da      	ldr	r2, [r3, #28]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c0:	019b      	lsls	r3, r3, #6
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c8:	085b      	lsrs	r3, r3, #1
 80028ca:	3b01      	subs	r3, #1
 80028cc:	041b      	lsls	r3, r3, #16
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d4:	061b      	lsls	r3, r3, #24
 80028d6:	431a      	orrs	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028dc:	071b      	lsls	r3, r3, #28
 80028de:	491b      	ldr	r1, [pc, #108]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002954 <HAL_RCC_OscConfig+0x4b4>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ea:	f7fe ffd5 	bl	8001898 <HAL_GetTick>
 80028ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f2:	f7fe ffd1 	bl	8001898 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e064      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002904:	4b11      	ldr	r3, [pc, #68]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0f0      	beq.n	80028f2 <HAL_RCC_OscConfig+0x452>
 8002910:	e05c      	b.n	80029cc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <HAL_RCC_OscConfig+0x4b4>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7fe ffbe 	bl	8001898 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002920:	f7fe ffba 	bl	8001898 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e04d      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002932:	4b06      	ldr	r3, [pc, #24]	@ (800294c <HAL_RCC_OscConfig+0x4ac>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x480>
 800293e:	e045      	b.n	80029cc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d107      	bne.n	8002958 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e040      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
 800294c:	40023800 	.word	0x40023800
 8002950:	40007000 	.word	0x40007000
 8002954:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002958:	4b1f      	ldr	r3, [pc, #124]	@ (80029d8 <HAL_RCC_OscConfig+0x538>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d030      	beq.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002970:	429a      	cmp	r2, r3
 8002972:	d129      	bne.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800297e:	429a      	cmp	r2, r3
 8002980:	d122      	bne.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002988:	4013      	ands	r3, r2
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800298e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002990:	4293      	cmp	r3, r2
 8002992:	d119      	bne.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299e:	085b      	lsrs	r3, r3, #1
 80029a0:	3b01      	subs	r3, #1
 80029a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d10f      	bne.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d107      	bne.n	80029c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40023800 	.word	0x40023800

080029dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e041      	b.n	8002a72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe fe14 	bl	8001630 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3304      	adds	r3, #4
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4610      	mov	r0, r2
 8002a1c:	f000 faec 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d109      	bne.n	8002aa0 <HAL_TIM_PWM_Start+0x24>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	bf14      	ite	ne
 8002a98:	2301      	movne	r3, #1
 8002a9a:	2300      	moveq	r3, #0
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	e022      	b.n	8002ae6 <HAL_TIM_PWM_Start+0x6a>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d109      	bne.n	8002aba <HAL_TIM_PWM_Start+0x3e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	bf14      	ite	ne
 8002ab2:	2301      	movne	r3, #1
 8002ab4:	2300      	moveq	r3, #0
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	e015      	b.n	8002ae6 <HAL_TIM_PWM_Start+0x6a>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d109      	bne.n	8002ad4 <HAL_TIM_PWM_Start+0x58>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	bf14      	ite	ne
 8002acc:	2301      	movne	r3, #1
 8002ace:	2300      	moveq	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e008      	b.n	8002ae6 <HAL_TIM_PWM_Start+0x6a>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	bf14      	ite	ne
 8002ae0:	2301      	movne	r3, #1
 8002ae2:	2300      	moveq	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e07c      	b.n	8002be8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d104      	bne.n	8002afe <HAL_TIM_PWM_Start+0x82>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2202      	movs	r2, #2
 8002af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002afc:	e013      	b.n	8002b26 <HAL_TIM_PWM_Start+0xaa>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	d104      	bne.n	8002b0e <HAL_TIM_PWM_Start+0x92>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b0c:	e00b      	b.n	8002b26 <HAL_TIM_PWM_Start+0xaa>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b08      	cmp	r3, #8
 8002b12:	d104      	bne.n	8002b1e <HAL_TIM_PWM_Start+0xa2>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b1c:	e003      	b.n	8002b26 <HAL_TIM_PWM_Start+0xaa>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2202      	movs	r2, #2
 8002b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	6839      	ldr	r1, [r7, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 fcbe 	bl	80034b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf0 <HAL_TIM_PWM_Start+0x174>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d004      	beq.n	8002b48 <HAL_TIM_PWM_Start+0xcc>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a2c      	ldr	r2, [pc, #176]	@ (8002bf4 <HAL_TIM_PWM_Start+0x178>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d101      	bne.n	8002b4c <HAL_TIM_PWM_Start+0xd0>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <HAL_TIM_PWM_Start+0xd2>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d007      	beq.n	8002b62 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b60:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a22      	ldr	r2, [pc, #136]	@ (8002bf0 <HAL_TIM_PWM_Start+0x174>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d022      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b74:	d01d      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002bf8 <HAL_TIM_PWM_Start+0x17c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d018      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a1d      	ldr	r2, [pc, #116]	@ (8002bfc <HAL_TIM_PWM_Start+0x180>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d013      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002c00 <HAL_TIM_PWM_Start+0x184>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d00e      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a16      	ldr	r2, [pc, #88]	@ (8002bf4 <HAL_TIM_PWM_Start+0x178>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d009      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a18      	ldr	r2, [pc, #96]	@ (8002c04 <HAL_TIM_PWM_Start+0x188>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d004      	beq.n	8002bb2 <HAL_TIM_PWM_Start+0x136>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a16      	ldr	r2, [pc, #88]	@ (8002c08 <HAL_TIM_PWM_Start+0x18c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d111      	bne.n	8002bd6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d010      	beq.n	8002be6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0201 	orr.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bd4:	e007      	b.n	8002be6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f042 0201 	orr.w	r2, r2, #1
 8002be4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40010000 	.word	0x40010000
 8002bf4:	40010400 	.word	0x40010400
 8002bf8:	40000400 	.word	0x40000400
 8002bfc:	40000800 	.word	0x40000800
 8002c00:	40000c00 	.word	0x40000c00
 8002c04:	40014000 	.word	0x40014000
 8002c08:	40001800 	.word	0x40001800

08002c0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e097      	b.n	8002d50 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d106      	bne.n	8002c3a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f7fe fd1d 	bl	8001674 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c50:	f023 0307 	bic.w	r3, r3, #7
 8002c54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4610      	mov	r0, r2
 8002c62:	f000 f9c9 	bl	8002ff8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c8e:	f023 0303 	bic.w	r3, r3, #3
 8002c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	021b      	lsls	r3, r3, #8
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002cac:	f023 030c 	bic.w	r3, r3, #12
 8002cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002cb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	021b      	lsls	r3, r3, #8
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	011a      	lsls	r2, r3, #4
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	031b      	lsls	r3, r3, #12
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002cea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8002cf2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002d80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d110      	bne.n	8002daa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002d88:	7bfb      	ldrb	r3, [r7, #15]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d102      	bne.n	8002d94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002d8e:	7b7b      	ldrb	r3, [r7, #13]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d001      	beq.n	8002d98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e069      	b.n	8002e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2202      	movs	r2, #2
 8002da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002da8:	e031      	b.n	8002e0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	d110      	bne.n	8002dd2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002db0:	7bbb      	ldrb	r3, [r7, #14]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d102      	bne.n	8002dbc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002db6:	7b3b      	ldrb	r3, [r7, #12]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d001      	beq.n	8002dc0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e055      	b.n	8002e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dd0:	e01d      	b.n	8002e0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d108      	bne.n	8002dea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002dd8:	7bbb      	ldrb	r3, [r7, #14]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d105      	bne.n	8002dea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002dde:	7b7b      	ldrb	r3, [r7, #13]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d102      	bne.n	8002dea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002de4:	7b3b      	ldrb	r3, [r7, #12]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d001      	beq.n	8002dee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e03e      	b.n	8002e6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2202      	movs	r2, #2
 8002df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2202      	movs	r2, #2
 8002dfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2202      	movs	r2, #2
 8002e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2202      	movs	r2, #2
 8002e0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_TIM_Encoder_Start+0xc4>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d008      	beq.n	8002e2c <HAL_TIM_Encoder_Start+0xd4>
 8002e1a:	e00f      	b.n	8002e3c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fb43 	bl	80034b0 <TIM_CCxChannelCmd>
      break;
 8002e2a:	e016      	b.n	8002e5a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2201      	movs	r2, #1
 8002e32:	2104      	movs	r1, #4
 8002e34:	4618      	mov	r0, r3
 8002e36:	f000 fb3b 	bl	80034b0 <TIM_CCxChannelCmd>
      break;
 8002e3a:	e00e      	b.n	8002e5a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2201      	movs	r2, #1
 8002e42:	2100      	movs	r1, #0
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 fb33 	bl	80034b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	2104      	movs	r1, #4
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 fb2c 	bl	80034b0 <TIM_CCxChannelCmd>
      break;
 8002e58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0201 	orr.w	r2, r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e0ae      	b.n	8002ff0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b0c      	cmp	r3, #12
 8002e9e:	f200 809f 	bhi.w	8002fe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea8:	08002edd 	.word	0x08002edd
 8002eac:	08002fe1 	.word	0x08002fe1
 8002eb0:	08002fe1 	.word	0x08002fe1
 8002eb4:	08002fe1 	.word	0x08002fe1
 8002eb8:	08002f1d 	.word	0x08002f1d
 8002ebc:	08002fe1 	.word	0x08002fe1
 8002ec0:	08002fe1 	.word	0x08002fe1
 8002ec4:	08002fe1 	.word	0x08002fe1
 8002ec8:	08002f5f 	.word	0x08002f5f
 8002ecc:	08002fe1 	.word	0x08002fe1
 8002ed0:	08002fe1 	.word	0x08002fe1
 8002ed4:	08002fe1 	.word	0x08002fe1
 8002ed8:	08002f9f 	.word	0x08002f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68b9      	ldr	r1, [r7, #8]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 f934 	bl	8003150 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699a      	ldr	r2, [r3, #24]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0208 	orr.w	r2, r2, #8
 8002ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699a      	ldr	r2, [r3, #24]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0204 	bic.w	r2, r2, #4
 8002f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6999      	ldr	r1, [r3, #24]
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	691a      	ldr	r2, [r3, #16]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	619a      	str	r2, [r3, #24]
      break;
 8002f1a:	e064      	b.n	8002fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 f984 	bl	8003230 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699a      	ldr	r2, [r3, #24]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699a      	ldr	r2, [r3, #24]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6999      	ldr	r1, [r3, #24]
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	021a      	lsls	r2, r3, #8
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	619a      	str	r2, [r3, #24]
      break;
 8002f5c:	e043      	b.n	8002fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68b9      	ldr	r1, [r7, #8]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 f9d9 	bl	800331c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69da      	ldr	r2, [r3, #28]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f042 0208 	orr.w	r2, r2, #8
 8002f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69da      	ldr	r2, [r3, #28]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0204 	bic.w	r2, r2, #4
 8002f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	69d9      	ldr	r1, [r3, #28]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	691a      	ldr	r2, [r3, #16]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	61da      	str	r2, [r3, #28]
      break;
 8002f9c:	e023      	b.n	8002fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68b9      	ldr	r1, [r7, #8]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 fa2d 	bl	8003404 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69da      	ldr	r2, [r3, #28]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69da      	ldr	r2, [r3, #28]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69d9      	ldr	r1, [r3, #28]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	021a      	lsls	r2, r3, #8
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	61da      	str	r2, [r3, #28]
      break;
 8002fde:	e002      	b.n	8002fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8002fe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a46      	ldr	r2, [pc, #280]	@ (8003124 <TIM_Base_SetConfig+0x12c>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d013      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003016:	d00f      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a43      	ldr	r2, [pc, #268]	@ (8003128 <TIM_Base_SetConfig+0x130>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d00b      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a42      	ldr	r2, [pc, #264]	@ (800312c <TIM_Base_SetConfig+0x134>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d007      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a41      	ldr	r2, [pc, #260]	@ (8003130 <TIM_Base_SetConfig+0x138>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d003      	beq.n	8003038 <TIM_Base_SetConfig+0x40>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a40      	ldr	r2, [pc, #256]	@ (8003134 <TIM_Base_SetConfig+0x13c>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d108      	bne.n	800304a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800303e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	4313      	orrs	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a35      	ldr	r2, [pc, #212]	@ (8003124 <TIM_Base_SetConfig+0x12c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d02b      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003058:	d027      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a32      	ldr	r2, [pc, #200]	@ (8003128 <TIM_Base_SetConfig+0x130>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d023      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a31      	ldr	r2, [pc, #196]	@ (800312c <TIM_Base_SetConfig+0x134>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d01f      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a30      	ldr	r2, [pc, #192]	@ (8003130 <TIM_Base_SetConfig+0x138>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d01b      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a2f      	ldr	r2, [pc, #188]	@ (8003134 <TIM_Base_SetConfig+0x13c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d017      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a2e      	ldr	r2, [pc, #184]	@ (8003138 <TIM_Base_SetConfig+0x140>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d013      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a2d      	ldr	r2, [pc, #180]	@ (800313c <TIM_Base_SetConfig+0x144>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d00f      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a2c      	ldr	r2, [pc, #176]	@ (8003140 <TIM_Base_SetConfig+0x148>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d00b      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a2b      	ldr	r2, [pc, #172]	@ (8003144 <TIM_Base_SetConfig+0x14c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d007      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a2a      	ldr	r2, [pc, #168]	@ (8003148 <TIM_Base_SetConfig+0x150>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d003      	beq.n	80030aa <TIM_Base_SetConfig+0xb2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a29      	ldr	r2, [pc, #164]	@ (800314c <TIM_Base_SetConfig+0x154>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d108      	bne.n	80030bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68fa      	ldr	r2, [r7, #12]
 80030ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a10      	ldr	r2, [pc, #64]	@ (8003124 <TIM_Base_SetConfig+0x12c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d003      	beq.n	80030f0 <TIM_Base_SetConfig+0xf8>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a12      	ldr	r2, [pc, #72]	@ (8003134 <TIM_Base_SetConfig+0x13c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d103      	bne.n	80030f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b01      	cmp	r3, #1
 8003108:	d105      	bne.n	8003116 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f023 0201 	bic.w	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	611a      	str	r2, [r3, #16]
  }
}
 8003116:	bf00      	nop
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	40010000 	.word	0x40010000
 8003128:	40000400 	.word	0x40000400
 800312c:	40000800 	.word	0x40000800
 8003130:	40000c00 	.word	0x40000c00
 8003134:	40010400 	.word	0x40010400
 8003138:	40014000 	.word	0x40014000
 800313c:	40014400 	.word	0x40014400
 8003140:	40014800 	.word	0x40014800
 8003144:	40001800 	.word	0x40001800
 8003148:	40001c00 	.word	0x40001c00
 800314c:	40002000 	.word	0x40002000

08003150 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003150:	b480      	push	{r7}
 8003152:	b087      	sub	sp, #28
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f023 0201 	bic.w	r2, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800317e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 0303 	bic.w	r3, r3, #3
 8003186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f023 0302 	bic.w	r3, r3, #2
 8003198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a20      	ldr	r2, [pc, #128]	@ (8003228 <TIM_OC1_SetConfig+0xd8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d003      	beq.n	80031b4 <TIM_OC1_SetConfig+0x64>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a1f      	ldr	r2, [pc, #124]	@ (800322c <TIM_OC1_SetConfig+0xdc>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d10c      	bne.n	80031ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f023 0308 	bic.w	r3, r3, #8
 80031ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f023 0304 	bic.w	r3, r3, #4
 80031cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a15      	ldr	r2, [pc, #84]	@ (8003228 <TIM_OC1_SetConfig+0xd8>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d003      	beq.n	80031de <TIM_OC1_SetConfig+0x8e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a14      	ldr	r2, [pc, #80]	@ (800322c <TIM_OC1_SetConfig+0xdc>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d111      	bne.n	8003202 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	4313      	orrs	r3, r2
 8003200:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	621a      	str	r2, [r3, #32]
}
 800321c:	bf00      	nop
 800321e:	371c      	adds	r7, #28
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40010000 	.word	0x40010000
 800322c:	40010400 	.word	0x40010400

08003230 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f023 0210 	bic.w	r2, r3, #16
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800325e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4313      	orrs	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f023 0320 	bic.w	r3, r3, #32
 800327a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a22      	ldr	r2, [pc, #136]	@ (8003314 <TIM_OC2_SetConfig+0xe4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d003      	beq.n	8003298 <TIM_OC2_SetConfig+0x68>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a21      	ldr	r2, [pc, #132]	@ (8003318 <TIM_OC2_SetConfig+0xe8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d10d      	bne.n	80032b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800329e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a17      	ldr	r2, [pc, #92]	@ (8003314 <TIM_OC2_SetConfig+0xe4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d003      	beq.n	80032c4 <TIM_OC2_SetConfig+0x94>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a16      	ldr	r2, [pc, #88]	@ (8003318 <TIM_OC2_SetConfig+0xe8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d113      	bne.n	80032ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	621a      	str	r2, [r3, #32]
}
 8003306:	bf00      	nop
 8003308:	371c      	adds	r7, #28
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40010000 	.word	0x40010000
 8003318:	40010400 	.word	0x40010400

0800331c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800331c:	b480      	push	{r7}
 800331e:	b087      	sub	sp, #28
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800334a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f023 0303 	bic.w	r3, r3, #3
 8003352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	021b      	lsls	r3, r3, #8
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	4313      	orrs	r3, r2
 8003370:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a21      	ldr	r2, [pc, #132]	@ (80033fc <TIM_OC3_SetConfig+0xe0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d003      	beq.n	8003382 <TIM_OC3_SetConfig+0x66>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a20      	ldr	r2, [pc, #128]	@ (8003400 <TIM_OC3_SetConfig+0xe4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d10d      	bne.n	800339e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003388:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	021b      	lsls	r3, r3, #8
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800339c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a16      	ldr	r2, [pc, #88]	@ (80033fc <TIM_OC3_SetConfig+0xe0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d003      	beq.n	80033ae <TIM_OC3_SetConfig+0x92>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a15      	ldr	r2, [pc, #84]	@ (8003400 <TIM_OC3_SetConfig+0xe4>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d113      	bne.n	80033d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	621a      	str	r2, [r3, #32]
}
 80033f0:	bf00      	nop
 80033f2:	371c      	adds	r7, #28
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	40010000 	.word	0x40010000
 8003400:	40010400 	.word	0x40010400

08003404 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003404:	b480      	push	{r7}
 8003406:	b087      	sub	sp, #28
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003432:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	021b      	lsls	r3, r3, #8
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800344e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	031b      	lsls	r3, r3, #12
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a12      	ldr	r2, [pc, #72]	@ (80034a8 <TIM_OC4_SetConfig+0xa4>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d003      	beq.n	800346c <TIM_OC4_SetConfig+0x68>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a11      	ldr	r2, [pc, #68]	@ (80034ac <TIM_OC4_SetConfig+0xa8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d109      	bne.n	8003480 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003472:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	019b      	lsls	r3, r3, #6
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	621a      	str	r2, [r3, #32]
}
 800349a:	bf00      	nop
 800349c:	371c      	adds	r7, #28
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	40010000 	.word	0x40010000
 80034ac:	40010400 	.word	0x40010400

080034b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	2201      	movs	r2, #1
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6a1a      	ldr	r2, [r3, #32]
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	43db      	mvns	r3, r3
 80034d2:	401a      	ands	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a1a      	ldr	r2, [r3, #32]
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	f003 031f 	and.w	r3, r3, #31
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	fa01 f303 	lsl.w	r3, r1, r3
 80034e8:	431a      	orrs	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	621a      	str	r2, [r3, #32]
}
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
	...

080034fc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d109      	bne.n	8003520 <HAL_TIMEx_PWMN_Start+0x24>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b01      	cmp	r3, #1
 8003516:	bf14      	ite	ne
 8003518:	2301      	movne	r3, #1
 800351a:	2300      	moveq	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	e022      	b.n	8003566 <HAL_TIMEx_PWMN_Start+0x6a>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b04      	cmp	r3, #4
 8003524:	d109      	bne.n	800353a <HAL_TIMEx_PWMN_Start+0x3e>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	bf14      	ite	ne
 8003532:	2301      	movne	r3, #1
 8003534:	2300      	moveq	r3, #0
 8003536:	b2db      	uxtb	r3, r3
 8003538:	e015      	b.n	8003566 <HAL_TIMEx_PWMN_Start+0x6a>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b08      	cmp	r3, #8
 800353e:	d109      	bne.n	8003554 <HAL_TIMEx_PWMN_Start+0x58>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	bf14      	ite	ne
 800354c:	2301      	movne	r3, #1
 800354e:	2300      	moveq	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	e008      	b.n	8003566 <HAL_TIMEx_PWMN_Start+0x6a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b01      	cmp	r3, #1
 800355e:	bf14      	ite	ne
 8003560:	2301      	movne	r3, #1
 8003562:	2300      	moveq	r3, #0
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e06d      	b.n	800364a <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d104      	bne.n	800357e <HAL_TIMEx_PWMN_Start+0x82>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800357c:	e013      	b.n	80035a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b04      	cmp	r3, #4
 8003582:	d104      	bne.n	800358e <HAL_TIMEx_PWMN_Start+0x92>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800358c:	e00b      	b.n	80035a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	2b08      	cmp	r3, #8
 8003592:	d104      	bne.n	800359e <HAL_TIMEx_PWMN_Start+0xa2>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800359c:	e003      	b.n	80035a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2202      	movs	r2, #2
 80035a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2204      	movs	r2, #4
 80035ac:	6839      	ldr	r1, [r7, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 f92c 	bl	800380c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a22      	ldr	r2, [pc, #136]	@ (8003654 <HAL_TIMEx_PWMN_Start+0x158>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d022      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d6:	d01d      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003658 <HAL_TIMEx_PWMN_Start+0x15c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d018      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a1d      	ldr	r2, [pc, #116]	@ (800365c <HAL_TIMEx_PWMN_Start+0x160>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d013      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003660 <HAL_TIMEx_PWMN_Start+0x164>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d00e      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003664 <HAL_TIMEx_PWMN_Start+0x168>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d009      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a18      	ldr	r2, [pc, #96]	@ (8003668 <HAL_TIMEx_PWMN_Start+0x16c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d004      	beq.n	8003614 <HAL_TIMEx_PWMN_Start+0x118>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a17      	ldr	r2, [pc, #92]	@ (800366c <HAL_TIMEx_PWMN_Start+0x170>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d111      	bne.n	8003638 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2b06      	cmp	r3, #6
 8003624:	d010      	beq.n	8003648 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0201 	orr.w	r2, r2, #1
 8003634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003636:	e007      	b.n	8003648 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000
 8003658:	40000400 	.word	0x40000400
 800365c:	40000800 	.word	0x40000800
 8003660:	40000c00 	.word	0x40000c00
 8003664:	40010400 	.word	0x40010400
 8003668:	40014000 	.word	0x40014000
 800366c:	40001800 	.word	0x40001800

08003670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003684:	2302      	movs	r3, #2
 8003686:	e05a      	b.n	800373e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a21      	ldr	r2, [pc, #132]	@ (800374c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d022      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d4:	d01d      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1d      	ldr	r2, [pc, #116]	@ (8003750 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d018      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003754 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d013      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003758 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d00e      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a18      	ldr	r2, [pc, #96]	@ (800375c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a17      	ldr	r2, [pc, #92]	@ (8003760 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d004      	beq.n	8003712 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a15      	ldr	r2, [pc, #84]	@ (8003764 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d10c      	bne.n	800372c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003718:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	4313      	orrs	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40010000 	.word	0x40010000
 8003750:	40000400 	.word	0x40000400
 8003754:	40000800 	.word	0x40000800
 8003758:	40000c00 	.word	0x40000c00
 800375c:	40010400 	.word	0x40010400
 8003760:	40014000 	.word	0x40014000
 8003764:	40001800 	.word	0x40001800

08003768 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003780:	2302      	movs	r3, #2
 8003782:	e03d      	b.n	8003800 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	4313      	orrs	r3, r2
 80037de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800380c:	b480      	push	{r7}
 800380e:	b087      	sub	sp, #28
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	2204      	movs	r2, #4
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a1a      	ldr	r2, [r3, #32]
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	43db      	mvns	r3, r3
 800382e:	401a      	ands	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a1a      	ldr	r2, [r3, #32]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	fa01 f303 	lsl.w	r3, r1, r3
 8003844:	431a      	orrs	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	621a      	str	r2, [r3, #32]
}
 800384a:	bf00      	nop
 800384c:	371c      	adds	r7, #28
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <__cvt>:
 8003856:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800385a:	ec57 6b10 	vmov	r6, r7, d0
 800385e:	2f00      	cmp	r7, #0
 8003860:	460c      	mov	r4, r1
 8003862:	4619      	mov	r1, r3
 8003864:	463b      	mov	r3, r7
 8003866:	bfbb      	ittet	lt
 8003868:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800386c:	461f      	movlt	r7, r3
 800386e:	2300      	movge	r3, #0
 8003870:	232d      	movlt	r3, #45	@ 0x2d
 8003872:	700b      	strb	r3, [r1, #0]
 8003874:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003876:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800387a:	4691      	mov	r9, r2
 800387c:	f023 0820 	bic.w	r8, r3, #32
 8003880:	bfbc      	itt	lt
 8003882:	4632      	movlt	r2, r6
 8003884:	4616      	movlt	r6, r2
 8003886:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800388a:	d005      	beq.n	8003898 <__cvt+0x42>
 800388c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003890:	d100      	bne.n	8003894 <__cvt+0x3e>
 8003892:	3401      	adds	r4, #1
 8003894:	2102      	movs	r1, #2
 8003896:	e000      	b.n	800389a <__cvt+0x44>
 8003898:	2103      	movs	r1, #3
 800389a:	ab03      	add	r3, sp, #12
 800389c:	9301      	str	r3, [sp, #4]
 800389e:	ab02      	add	r3, sp, #8
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	ec47 6b10 	vmov	d0, r6, r7
 80038a6:	4653      	mov	r3, sl
 80038a8:	4622      	mov	r2, r4
 80038aa:	f000 fe39 	bl	8004520 <_dtoa_r>
 80038ae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80038b2:	4605      	mov	r5, r0
 80038b4:	d119      	bne.n	80038ea <__cvt+0x94>
 80038b6:	f019 0f01 	tst.w	r9, #1
 80038ba:	d00e      	beq.n	80038da <__cvt+0x84>
 80038bc:	eb00 0904 	add.w	r9, r0, r4
 80038c0:	2200      	movs	r2, #0
 80038c2:	2300      	movs	r3, #0
 80038c4:	4630      	mov	r0, r6
 80038c6:	4639      	mov	r1, r7
 80038c8:	f7fd f91e 	bl	8000b08 <__aeabi_dcmpeq>
 80038cc:	b108      	cbz	r0, 80038d2 <__cvt+0x7c>
 80038ce:	f8cd 900c 	str.w	r9, [sp, #12]
 80038d2:	2230      	movs	r2, #48	@ 0x30
 80038d4:	9b03      	ldr	r3, [sp, #12]
 80038d6:	454b      	cmp	r3, r9
 80038d8:	d31e      	bcc.n	8003918 <__cvt+0xc2>
 80038da:	9b03      	ldr	r3, [sp, #12]
 80038dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80038de:	1b5b      	subs	r3, r3, r5
 80038e0:	4628      	mov	r0, r5
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	b004      	add	sp, #16
 80038e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80038ee:	eb00 0904 	add.w	r9, r0, r4
 80038f2:	d1e5      	bne.n	80038c0 <__cvt+0x6a>
 80038f4:	7803      	ldrb	r3, [r0, #0]
 80038f6:	2b30      	cmp	r3, #48	@ 0x30
 80038f8:	d10a      	bne.n	8003910 <__cvt+0xba>
 80038fa:	2200      	movs	r2, #0
 80038fc:	2300      	movs	r3, #0
 80038fe:	4630      	mov	r0, r6
 8003900:	4639      	mov	r1, r7
 8003902:	f7fd f901 	bl	8000b08 <__aeabi_dcmpeq>
 8003906:	b918      	cbnz	r0, 8003910 <__cvt+0xba>
 8003908:	f1c4 0401 	rsb	r4, r4, #1
 800390c:	f8ca 4000 	str.w	r4, [sl]
 8003910:	f8da 3000 	ldr.w	r3, [sl]
 8003914:	4499      	add	r9, r3
 8003916:	e7d3      	b.n	80038c0 <__cvt+0x6a>
 8003918:	1c59      	adds	r1, r3, #1
 800391a:	9103      	str	r1, [sp, #12]
 800391c:	701a      	strb	r2, [r3, #0]
 800391e:	e7d9      	b.n	80038d4 <__cvt+0x7e>

08003920 <__exponent>:
 8003920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003922:	2900      	cmp	r1, #0
 8003924:	bfba      	itte	lt
 8003926:	4249      	neglt	r1, r1
 8003928:	232d      	movlt	r3, #45	@ 0x2d
 800392a:	232b      	movge	r3, #43	@ 0x2b
 800392c:	2909      	cmp	r1, #9
 800392e:	7002      	strb	r2, [r0, #0]
 8003930:	7043      	strb	r3, [r0, #1]
 8003932:	dd29      	ble.n	8003988 <__exponent+0x68>
 8003934:	f10d 0307 	add.w	r3, sp, #7
 8003938:	461d      	mov	r5, r3
 800393a:	270a      	movs	r7, #10
 800393c:	461a      	mov	r2, r3
 800393e:	fbb1 f6f7 	udiv	r6, r1, r7
 8003942:	fb07 1416 	mls	r4, r7, r6, r1
 8003946:	3430      	adds	r4, #48	@ 0x30
 8003948:	f802 4c01 	strb.w	r4, [r2, #-1]
 800394c:	460c      	mov	r4, r1
 800394e:	2c63      	cmp	r4, #99	@ 0x63
 8003950:	f103 33ff 	add.w	r3, r3, #4294967295
 8003954:	4631      	mov	r1, r6
 8003956:	dcf1      	bgt.n	800393c <__exponent+0x1c>
 8003958:	3130      	adds	r1, #48	@ 0x30
 800395a:	1e94      	subs	r4, r2, #2
 800395c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003960:	1c41      	adds	r1, r0, #1
 8003962:	4623      	mov	r3, r4
 8003964:	42ab      	cmp	r3, r5
 8003966:	d30a      	bcc.n	800397e <__exponent+0x5e>
 8003968:	f10d 0309 	add.w	r3, sp, #9
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	42ac      	cmp	r4, r5
 8003970:	bf88      	it	hi
 8003972:	2300      	movhi	r3, #0
 8003974:	3302      	adds	r3, #2
 8003976:	4403      	add	r3, r0
 8003978:	1a18      	subs	r0, r3, r0
 800397a:	b003      	add	sp, #12
 800397c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800397e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003982:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003986:	e7ed      	b.n	8003964 <__exponent+0x44>
 8003988:	2330      	movs	r3, #48	@ 0x30
 800398a:	3130      	adds	r1, #48	@ 0x30
 800398c:	7083      	strb	r3, [r0, #2]
 800398e:	70c1      	strb	r1, [r0, #3]
 8003990:	1d03      	adds	r3, r0, #4
 8003992:	e7f1      	b.n	8003978 <__exponent+0x58>

08003994 <_printf_float>:
 8003994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003998:	b08d      	sub	sp, #52	@ 0x34
 800399a:	460c      	mov	r4, r1
 800399c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80039a0:	4616      	mov	r6, r2
 80039a2:	461f      	mov	r7, r3
 80039a4:	4605      	mov	r5, r0
 80039a6:	f000 fcbb 	bl	8004320 <_localeconv_r>
 80039aa:	6803      	ldr	r3, [r0, #0]
 80039ac:	9304      	str	r3, [sp, #16]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fc fc7e 	bl	80002b0 <strlen>
 80039b4:	2300      	movs	r3, #0
 80039b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80039b8:	f8d8 3000 	ldr.w	r3, [r8]
 80039bc:	9005      	str	r0, [sp, #20]
 80039be:	3307      	adds	r3, #7
 80039c0:	f023 0307 	bic.w	r3, r3, #7
 80039c4:	f103 0208 	add.w	r2, r3, #8
 80039c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80039cc:	f8d4 b000 	ldr.w	fp, [r4]
 80039d0:	f8c8 2000 	str.w	r2, [r8]
 80039d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80039d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80039dc:	9307      	str	r3, [sp, #28]
 80039de:	f8cd 8018 	str.w	r8, [sp, #24]
 80039e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80039e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80039ea:	4b9c      	ldr	r3, [pc, #624]	@ (8003c5c <_printf_float+0x2c8>)
 80039ec:	f04f 32ff 	mov.w	r2, #4294967295
 80039f0:	f7fd f8bc 	bl	8000b6c <__aeabi_dcmpun>
 80039f4:	bb70      	cbnz	r0, 8003a54 <_printf_float+0xc0>
 80039f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80039fa:	4b98      	ldr	r3, [pc, #608]	@ (8003c5c <_printf_float+0x2c8>)
 80039fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003a00:	f7fd f896 	bl	8000b30 <__aeabi_dcmple>
 8003a04:	bb30      	cbnz	r0, 8003a54 <_printf_float+0xc0>
 8003a06:	2200      	movs	r2, #0
 8003a08:	2300      	movs	r3, #0
 8003a0a:	4640      	mov	r0, r8
 8003a0c:	4649      	mov	r1, r9
 8003a0e:	f7fd f885 	bl	8000b1c <__aeabi_dcmplt>
 8003a12:	b110      	cbz	r0, 8003a1a <_printf_float+0x86>
 8003a14:	232d      	movs	r3, #45	@ 0x2d
 8003a16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a1a:	4a91      	ldr	r2, [pc, #580]	@ (8003c60 <_printf_float+0x2cc>)
 8003a1c:	4b91      	ldr	r3, [pc, #580]	@ (8003c64 <_printf_float+0x2d0>)
 8003a1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003a22:	bf94      	ite	ls
 8003a24:	4690      	movls	r8, r2
 8003a26:	4698      	movhi	r8, r3
 8003a28:	2303      	movs	r3, #3
 8003a2a:	6123      	str	r3, [r4, #16]
 8003a2c:	f02b 0304 	bic.w	r3, fp, #4
 8003a30:	6023      	str	r3, [r4, #0]
 8003a32:	f04f 0900 	mov.w	r9, #0
 8003a36:	9700      	str	r7, [sp, #0]
 8003a38:	4633      	mov	r3, r6
 8003a3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003a3c:	4621      	mov	r1, r4
 8003a3e:	4628      	mov	r0, r5
 8003a40:	f000 f9d2 	bl	8003de8 <_printf_common>
 8003a44:	3001      	adds	r0, #1
 8003a46:	f040 808d 	bne.w	8003b64 <_printf_float+0x1d0>
 8003a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a4e:	b00d      	add	sp, #52	@ 0x34
 8003a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a54:	4642      	mov	r2, r8
 8003a56:	464b      	mov	r3, r9
 8003a58:	4640      	mov	r0, r8
 8003a5a:	4649      	mov	r1, r9
 8003a5c:	f7fd f886 	bl	8000b6c <__aeabi_dcmpun>
 8003a60:	b140      	cbz	r0, 8003a74 <_printf_float+0xe0>
 8003a62:	464b      	mov	r3, r9
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bfbc      	itt	lt
 8003a68:	232d      	movlt	r3, #45	@ 0x2d
 8003a6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003a6e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c68 <_printf_float+0x2d4>)
 8003a70:	4b7e      	ldr	r3, [pc, #504]	@ (8003c6c <_printf_float+0x2d8>)
 8003a72:	e7d4      	b.n	8003a1e <_printf_float+0x8a>
 8003a74:	6863      	ldr	r3, [r4, #4]
 8003a76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003a7a:	9206      	str	r2, [sp, #24]
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	d13b      	bne.n	8003af8 <_printf_float+0x164>
 8003a80:	2306      	movs	r3, #6
 8003a82:	6063      	str	r3, [r4, #4]
 8003a84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003a88:	2300      	movs	r3, #0
 8003a8a:	6022      	str	r2, [r4, #0]
 8003a8c:	9303      	str	r3, [sp, #12]
 8003a8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003a90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003a94:	ab09      	add	r3, sp, #36	@ 0x24
 8003a96:	9300      	str	r3, [sp, #0]
 8003a98:	6861      	ldr	r1, [r4, #4]
 8003a9a:	ec49 8b10 	vmov	d0, r8, r9
 8003a9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f7ff fed7 	bl	8003856 <__cvt>
 8003aa8:	9b06      	ldr	r3, [sp, #24]
 8003aaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003aac:	2b47      	cmp	r3, #71	@ 0x47
 8003aae:	4680      	mov	r8, r0
 8003ab0:	d129      	bne.n	8003b06 <_printf_float+0x172>
 8003ab2:	1cc8      	adds	r0, r1, #3
 8003ab4:	db02      	blt.n	8003abc <_printf_float+0x128>
 8003ab6:	6863      	ldr	r3, [r4, #4]
 8003ab8:	4299      	cmp	r1, r3
 8003aba:	dd41      	ble.n	8003b40 <_printf_float+0x1ac>
 8003abc:	f1aa 0a02 	sub.w	sl, sl, #2
 8003ac0:	fa5f fa8a 	uxtb.w	sl, sl
 8003ac4:	3901      	subs	r1, #1
 8003ac6:	4652      	mov	r2, sl
 8003ac8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003acc:	9109      	str	r1, [sp, #36]	@ 0x24
 8003ace:	f7ff ff27 	bl	8003920 <__exponent>
 8003ad2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ad4:	1813      	adds	r3, r2, r0
 8003ad6:	2a01      	cmp	r2, #1
 8003ad8:	4681      	mov	r9, r0
 8003ada:	6123      	str	r3, [r4, #16]
 8003adc:	dc02      	bgt.n	8003ae4 <_printf_float+0x150>
 8003ade:	6822      	ldr	r2, [r4, #0]
 8003ae0:	07d2      	lsls	r2, r2, #31
 8003ae2:	d501      	bpl.n	8003ae8 <_printf_float+0x154>
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	6123      	str	r3, [r4, #16]
 8003ae8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0a2      	beq.n	8003a36 <_printf_float+0xa2>
 8003af0:	232d      	movs	r3, #45	@ 0x2d
 8003af2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003af6:	e79e      	b.n	8003a36 <_printf_float+0xa2>
 8003af8:	9a06      	ldr	r2, [sp, #24]
 8003afa:	2a47      	cmp	r2, #71	@ 0x47
 8003afc:	d1c2      	bne.n	8003a84 <_printf_float+0xf0>
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1c0      	bne.n	8003a84 <_printf_float+0xf0>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e7bd      	b.n	8003a82 <_printf_float+0xee>
 8003b06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b0a:	d9db      	bls.n	8003ac4 <_printf_float+0x130>
 8003b0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b10:	d118      	bne.n	8003b44 <_printf_float+0x1b0>
 8003b12:	2900      	cmp	r1, #0
 8003b14:	6863      	ldr	r3, [r4, #4]
 8003b16:	dd0b      	ble.n	8003b30 <_printf_float+0x19c>
 8003b18:	6121      	str	r1, [r4, #16]
 8003b1a:	b913      	cbnz	r3, 8003b22 <_printf_float+0x18e>
 8003b1c:	6822      	ldr	r2, [r4, #0]
 8003b1e:	07d0      	lsls	r0, r2, #31
 8003b20:	d502      	bpl.n	8003b28 <_printf_float+0x194>
 8003b22:	3301      	adds	r3, #1
 8003b24:	440b      	add	r3, r1
 8003b26:	6123      	str	r3, [r4, #16]
 8003b28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003b2a:	f04f 0900 	mov.w	r9, #0
 8003b2e:	e7db      	b.n	8003ae8 <_printf_float+0x154>
 8003b30:	b913      	cbnz	r3, 8003b38 <_printf_float+0x1a4>
 8003b32:	6822      	ldr	r2, [r4, #0]
 8003b34:	07d2      	lsls	r2, r2, #31
 8003b36:	d501      	bpl.n	8003b3c <_printf_float+0x1a8>
 8003b38:	3302      	adds	r3, #2
 8003b3a:	e7f4      	b.n	8003b26 <_printf_float+0x192>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e7f2      	b.n	8003b26 <_printf_float+0x192>
 8003b40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b46:	4299      	cmp	r1, r3
 8003b48:	db05      	blt.n	8003b56 <_printf_float+0x1c2>
 8003b4a:	6823      	ldr	r3, [r4, #0]
 8003b4c:	6121      	str	r1, [r4, #16]
 8003b4e:	07d8      	lsls	r0, r3, #31
 8003b50:	d5ea      	bpl.n	8003b28 <_printf_float+0x194>
 8003b52:	1c4b      	adds	r3, r1, #1
 8003b54:	e7e7      	b.n	8003b26 <_printf_float+0x192>
 8003b56:	2900      	cmp	r1, #0
 8003b58:	bfd4      	ite	le
 8003b5a:	f1c1 0202 	rsble	r2, r1, #2
 8003b5e:	2201      	movgt	r2, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	e7e0      	b.n	8003b26 <_printf_float+0x192>
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	055a      	lsls	r2, r3, #21
 8003b68:	d407      	bmi.n	8003b7a <_printf_float+0x1e6>
 8003b6a:	6923      	ldr	r3, [r4, #16]
 8003b6c:	4642      	mov	r2, r8
 8003b6e:	4631      	mov	r1, r6
 8003b70:	4628      	mov	r0, r5
 8003b72:	47b8      	blx	r7
 8003b74:	3001      	adds	r0, #1
 8003b76:	d12b      	bne.n	8003bd0 <_printf_float+0x23c>
 8003b78:	e767      	b.n	8003a4a <_printf_float+0xb6>
 8003b7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b7e:	f240 80dd 	bls.w	8003d3c <_printf_float+0x3a8>
 8003b82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b86:	2200      	movs	r2, #0
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f7fc ffbd 	bl	8000b08 <__aeabi_dcmpeq>
 8003b8e:	2800      	cmp	r0, #0
 8003b90:	d033      	beq.n	8003bfa <_printf_float+0x266>
 8003b92:	4a37      	ldr	r2, [pc, #220]	@ (8003c70 <_printf_float+0x2dc>)
 8003b94:	2301      	movs	r3, #1
 8003b96:	4631      	mov	r1, r6
 8003b98:	4628      	mov	r0, r5
 8003b9a:	47b8      	blx	r7
 8003b9c:	3001      	adds	r0, #1
 8003b9e:	f43f af54 	beq.w	8003a4a <_printf_float+0xb6>
 8003ba2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003ba6:	4543      	cmp	r3, r8
 8003ba8:	db02      	blt.n	8003bb0 <_printf_float+0x21c>
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	07d8      	lsls	r0, r3, #31
 8003bae:	d50f      	bpl.n	8003bd0 <_printf_float+0x23c>
 8003bb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bb4:	4631      	mov	r1, r6
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	47b8      	blx	r7
 8003bba:	3001      	adds	r0, #1
 8003bbc:	f43f af45 	beq.w	8003a4a <_printf_float+0xb6>
 8003bc0:	f04f 0900 	mov.w	r9, #0
 8003bc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8003bc8:	f104 0a1a 	add.w	sl, r4, #26
 8003bcc:	45c8      	cmp	r8, r9
 8003bce:	dc09      	bgt.n	8003be4 <_printf_float+0x250>
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	079b      	lsls	r3, r3, #30
 8003bd4:	f100 8103 	bmi.w	8003dde <_printf_float+0x44a>
 8003bd8:	68e0      	ldr	r0, [r4, #12]
 8003bda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003bdc:	4298      	cmp	r0, r3
 8003bde:	bfb8      	it	lt
 8003be0:	4618      	movlt	r0, r3
 8003be2:	e734      	b.n	8003a4e <_printf_float+0xba>
 8003be4:	2301      	movs	r3, #1
 8003be6:	4652      	mov	r2, sl
 8003be8:	4631      	mov	r1, r6
 8003bea:	4628      	mov	r0, r5
 8003bec:	47b8      	blx	r7
 8003bee:	3001      	adds	r0, #1
 8003bf0:	f43f af2b 	beq.w	8003a4a <_printf_float+0xb6>
 8003bf4:	f109 0901 	add.w	r9, r9, #1
 8003bf8:	e7e8      	b.n	8003bcc <_printf_float+0x238>
 8003bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	dc39      	bgt.n	8003c74 <_printf_float+0x2e0>
 8003c00:	4a1b      	ldr	r2, [pc, #108]	@ (8003c70 <_printf_float+0x2dc>)
 8003c02:	2301      	movs	r3, #1
 8003c04:	4631      	mov	r1, r6
 8003c06:	4628      	mov	r0, r5
 8003c08:	47b8      	blx	r7
 8003c0a:	3001      	adds	r0, #1
 8003c0c:	f43f af1d 	beq.w	8003a4a <_printf_float+0xb6>
 8003c10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003c14:	ea59 0303 	orrs.w	r3, r9, r3
 8003c18:	d102      	bne.n	8003c20 <_printf_float+0x28c>
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	07d9      	lsls	r1, r3, #31
 8003c1e:	d5d7      	bpl.n	8003bd0 <_printf_float+0x23c>
 8003c20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c24:	4631      	mov	r1, r6
 8003c26:	4628      	mov	r0, r5
 8003c28:	47b8      	blx	r7
 8003c2a:	3001      	adds	r0, #1
 8003c2c:	f43f af0d 	beq.w	8003a4a <_printf_float+0xb6>
 8003c30:	f04f 0a00 	mov.w	sl, #0
 8003c34:	f104 0b1a 	add.w	fp, r4, #26
 8003c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c3a:	425b      	negs	r3, r3
 8003c3c:	4553      	cmp	r3, sl
 8003c3e:	dc01      	bgt.n	8003c44 <_printf_float+0x2b0>
 8003c40:	464b      	mov	r3, r9
 8003c42:	e793      	b.n	8003b6c <_printf_float+0x1d8>
 8003c44:	2301      	movs	r3, #1
 8003c46:	465a      	mov	r2, fp
 8003c48:	4631      	mov	r1, r6
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	47b8      	blx	r7
 8003c4e:	3001      	adds	r0, #1
 8003c50:	f43f aefb 	beq.w	8003a4a <_printf_float+0xb6>
 8003c54:	f10a 0a01 	add.w	sl, sl, #1
 8003c58:	e7ee      	b.n	8003c38 <_printf_float+0x2a4>
 8003c5a:	bf00      	nop
 8003c5c:	7fefffff 	.word	0x7fefffff
 8003c60:	08006178 	.word	0x08006178
 8003c64:	0800617c 	.word	0x0800617c
 8003c68:	08006180 	.word	0x08006180
 8003c6c:	08006184 	.word	0x08006184
 8003c70:	08006188 	.word	0x08006188
 8003c74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003c7a:	4553      	cmp	r3, sl
 8003c7c:	bfa8      	it	ge
 8003c7e:	4653      	movge	r3, sl
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	4699      	mov	r9, r3
 8003c84:	dc36      	bgt.n	8003cf4 <_printf_float+0x360>
 8003c86:	f04f 0b00 	mov.w	fp, #0
 8003c8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c8e:	f104 021a 	add.w	r2, r4, #26
 8003c92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c94:	9306      	str	r3, [sp, #24]
 8003c96:	eba3 0309 	sub.w	r3, r3, r9
 8003c9a:	455b      	cmp	r3, fp
 8003c9c:	dc31      	bgt.n	8003d02 <_printf_float+0x36e>
 8003c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ca0:	459a      	cmp	sl, r3
 8003ca2:	dc3a      	bgt.n	8003d1a <_printf_float+0x386>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	07da      	lsls	r2, r3, #31
 8003ca8:	d437      	bmi.n	8003d1a <_printf_float+0x386>
 8003caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cac:	ebaa 0903 	sub.w	r9, sl, r3
 8003cb0:	9b06      	ldr	r3, [sp, #24]
 8003cb2:	ebaa 0303 	sub.w	r3, sl, r3
 8003cb6:	4599      	cmp	r9, r3
 8003cb8:	bfa8      	it	ge
 8003cba:	4699      	movge	r9, r3
 8003cbc:	f1b9 0f00 	cmp.w	r9, #0
 8003cc0:	dc33      	bgt.n	8003d2a <_printf_float+0x396>
 8003cc2:	f04f 0800 	mov.w	r8, #0
 8003cc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cca:	f104 0b1a 	add.w	fp, r4, #26
 8003cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cd0:	ebaa 0303 	sub.w	r3, sl, r3
 8003cd4:	eba3 0309 	sub.w	r3, r3, r9
 8003cd8:	4543      	cmp	r3, r8
 8003cda:	f77f af79 	ble.w	8003bd0 <_printf_float+0x23c>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	465a      	mov	r2, fp
 8003ce2:	4631      	mov	r1, r6
 8003ce4:	4628      	mov	r0, r5
 8003ce6:	47b8      	blx	r7
 8003ce8:	3001      	adds	r0, #1
 8003cea:	f43f aeae 	beq.w	8003a4a <_printf_float+0xb6>
 8003cee:	f108 0801 	add.w	r8, r8, #1
 8003cf2:	e7ec      	b.n	8003cce <_printf_float+0x33a>
 8003cf4:	4642      	mov	r2, r8
 8003cf6:	4631      	mov	r1, r6
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	47b8      	blx	r7
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	d1c2      	bne.n	8003c86 <_printf_float+0x2f2>
 8003d00:	e6a3      	b.n	8003a4a <_printf_float+0xb6>
 8003d02:	2301      	movs	r3, #1
 8003d04:	4631      	mov	r1, r6
 8003d06:	4628      	mov	r0, r5
 8003d08:	9206      	str	r2, [sp, #24]
 8003d0a:	47b8      	blx	r7
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	f43f ae9c 	beq.w	8003a4a <_printf_float+0xb6>
 8003d12:	9a06      	ldr	r2, [sp, #24]
 8003d14:	f10b 0b01 	add.w	fp, fp, #1
 8003d18:	e7bb      	b.n	8003c92 <_printf_float+0x2fe>
 8003d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d1e:	4631      	mov	r1, r6
 8003d20:	4628      	mov	r0, r5
 8003d22:	47b8      	blx	r7
 8003d24:	3001      	adds	r0, #1
 8003d26:	d1c0      	bne.n	8003caa <_printf_float+0x316>
 8003d28:	e68f      	b.n	8003a4a <_printf_float+0xb6>
 8003d2a:	9a06      	ldr	r2, [sp, #24]
 8003d2c:	464b      	mov	r3, r9
 8003d2e:	4442      	add	r2, r8
 8003d30:	4631      	mov	r1, r6
 8003d32:	4628      	mov	r0, r5
 8003d34:	47b8      	blx	r7
 8003d36:	3001      	adds	r0, #1
 8003d38:	d1c3      	bne.n	8003cc2 <_printf_float+0x32e>
 8003d3a:	e686      	b.n	8003a4a <_printf_float+0xb6>
 8003d3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d40:	f1ba 0f01 	cmp.w	sl, #1
 8003d44:	dc01      	bgt.n	8003d4a <_printf_float+0x3b6>
 8003d46:	07db      	lsls	r3, r3, #31
 8003d48:	d536      	bpl.n	8003db8 <_printf_float+0x424>
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	4631      	mov	r1, r6
 8003d50:	4628      	mov	r0, r5
 8003d52:	47b8      	blx	r7
 8003d54:	3001      	adds	r0, #1
 8003d56:	f43f ae78 	beq.w	8003a4a <_printf_float+0xb6>
 8003d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d5e:	4631      	mov	r1, r6
 8003d60:	4628      	mov	r0, r5
 8003d62:	47b8      	blx	r7
 8003d64:	3001      	adds	r0, #1
 8003d66:	f43f ae70 	beq.w	8003a4a <_printf_float+0xb6>
 8003d6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2300      	movs	r3, #0
 8003d72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003d76:	f7fc fec7 	bl	8000b08 <__aeabi_dcmpeq>
 8003d7a:	b9c0      	cbnz	r0, 8003dae <_printf_float+0x41a>
 8003d7c:	4653      	mov	r3, sl
 8003d7e:	f108 0201 	add.w	r2, r8, #1
 8003d82:	4631      	mov	r1, r6
 8003d84:	4628      	mov	r0, r5
 8003d86:	47b8      	blx	r7
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d10c      	bne.n	8003da6 <_printf_float+0x412>
 8003d8c:	e65d      	b.n	8003a4a <_printf_float+0xb6>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	465a      	mov	r2, fp
 8003d92:	4631      	mov	r1, r6
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b8      	blx	r7
 8003d98:	3001      	adds	r0, #1
 8003d9a:	f43f ae56 	beq.w	8003a4a <_printf_float+0xb6>
 8003d9e:	f108 0801 	add.w	r8, r8, #1
 8003da2:	45d0      	cmp	r8, sl
 8003da4:	dbf3      	blt.n	8003d8e <_printf_float+0x3fa>
 8003da6:	464b      	mov	r3, r9
 8003da8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003dac:	e6df      	b.n	8003b6e <_printf_float+0x1da>
 8003dae:	f04f 0800 	mov.w	r8, #0
 8003db2:	f104 0b1a 	add.w	fp, r4, #26
 8003db6:	e7f4      	b.n	8003da2 <_printf_float+0x40e>
 8003db8:	2301      	movs	r3, #1
 8003dba:	4642      	mov	r2, r8
 8003dbc:	e7e1      	b.n	8003d82 <_printf_float+0x3ee>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	464a      	mov	r2, r9
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	47b8      	blx	r7
 8003dc8:	3001      	adds	r0, #1
 8003dca:	f43f ae3e 	beq.w	8003a4a <_printf_float+0xb6>
 8003dce:	f108 0801 	add.w	r8, r8, #1
 8003dd2:	68e3      	ldr	r3, [r4, #12]
 8003dd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003dd6:	1a5b      	subs	r3, r3, r1
 8003dd8:	4543      	cmp	r3, r8
 8003dda:	dcf0      	bgt.n	8003dbe <_printf_float+0x42a>
 8003ddc:	e6fc      	b.n	8003bd8 <_printf_float+0x244>
 8003dde:	f04f 0800 	mov.w	r8, #0
 8003de2:	f104 0919 	add.w	r9, r4, #25
 8003de6:	e7f4      	b.n	8003dd2 <_printf_float+0x43e>

08003de8 <_printf_common>:
 8003de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dec:	4616      	mov	r6, r2
 8003dee:	4698      	mov	r8, r3
 8003df0:	688a      	ldr	r2, [r1, #8]
 8003df2:	690b      	ldr	r3, [r1, #16]
 8003df4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	bfb8      	it	lt
 8003dfc:	4613      	movlt	r3, r2
 8003dfe:	6033      	str	r3, [r6, #0]
 8003e00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e04:	4607      	mov	r7, r0
 8003e06:	460c      	mov	r4, r1
 8003e08:	b10a      	cbz	r2, 8003e0e <_printf_common+0x26>
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	6033      	str	r3, [r6, #0]
 8003e0e:	6823      	ldr	r3, [r4, #0]
 8003e10:	0699      	lsls	r1, r3, #26
 8003e12:	bf42      	ittt	mi
 8003e14:	6833      	ldrmi	r3, [r6, #0]
 8003e16:	3302      	addmi	r3, #2
 8003e18:	6033      	strmi	r3, [r6, #0]
 8003e1a:	6825      	ldr	r5, [r4, #0]
 8003e1c:	f015 0506 	ands.w	r5, r5, #6
 8003e20:	d106      	bne.n	8003e30 <_printf_common+0x48>
 8003e22:	f104 0a19 	add.w	sl, r4, #25
 8003e26:	68e3      	ldr	r3, [r4, #12]
 8003e28:	6832      	ldr	r2, [r6, #0]
 8003e2a:	1a9b      	subs	r3, r3, r2
 8003e2c:	42ab      	cmp	r3, r5
 8003e2e:	dc26      	bgt.n	8003e7e <_printf_common+0x96>
 8003e30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	3b00      	subs	r3, #0
 8003e38:	bf18      	it	ne
 8003e3a:	2301      	movne	r3, #1
 8003e3c:	0692      	lsls	r2, r2, #26
 8003e3e:	d42b      	bmi.n	8003e98 <_printf_common+0xb0>
 8003e40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e44:	4641      	mov	r1, r8
 8003e46:	4638      	mov	r0, r7
 8003e48:	47c8      	blx	r9
 8003e4a:	3001      	adds	r0, #1
 8003e4c:	d01e      	beq.n	8003e8c <_printf_common+0xa4>
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	6922      	ldr	r2, [r4, #16]
 8003e52:	f003 0306 	and.w	r3, r3, #6
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	bf02      	ittt	eq
 8003e5a:	68e5      	ldreq	r5, [r4, #12]
 8003e5c:	6833      	ldreq	r3, [r6, #0]
 8003e5e:	1aed      	subeq	r5, r5, r3
 8003e60:	68a3      	ldr	r3, [r4, #8]
 8003e62:	bf0c      	ite	eq
 8003e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e68:	2500      	movne	r5, #0
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	bfc4      	itt	gt
 8003e6e:	1a9b      	subgt	r3, r3, r2
 8003e70:	18ed      	addgt	r5, r5, r3
 8003e72:	2600      	movs	r6, #0
 8003e74:	341a      	adds	r4, #26
 8003e76:	42b5      	cmp	r5, r6
 8003e78:	d11a      	bne.n	8003eb0 <_printf_common+0xc8>
 8003e7a:	2000      	movs	r0, #0
 8003e7c:	e008      	b.n	8003e90 <_printf_common+0xa8>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	4652      	mov	r2, sl
 8003e82:	4641      	mov	r1, r8
 8003e84:	4638      	mov	r0, r7
 8003e86:	47c8      	blx	r9
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d103      	bne.n	8003e94 <_printf_common+0xac>
 8003e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e94:	3501      	adds	r5, #1
 8003e96:	e7c6      	b.n	8003e26 <_printf_common+0x3e>
 8003e98:	18e1      	adds	r1, r4, r3
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	2030      	movs	r0, #48	@ 0x30
 8003e9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ea2:	4422      	add	r2, r4
 8003ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ea8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003eac:	3302      	adds	r3, #2
 8003eae:	e7c7      	b.n	8003e40 <_printf_common+0x58>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	4641      	mov	r1, r8
 8003eb6:	4638      	mov	r0, r7
 8003eb8:	47c8      	blx	r9
 8003eba:	3001      	adds	r0, #1
 8003ebc:	d0e6      	beq.n	8003e8c <_printf_common+0xa4>
 8003ebe:	3601      	adds	r6, #1
 8003ec0:	e7d9      	b.n	8003e76 <_printf_common+0x8e>
	...

08003ec4 <_printf_i>:
 8003ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ec8:	7e0f      	ldrb	r7, [r1, #24]
 8003eca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ecc:	2f78      	cmp	r7, #120	@ 0x78
 8003ece:	4691      	mov	r9, r2
 8003ed0:	4680      	mov	r8, r0
 8003ed2:	460c      	mov	r4, r1
 8003ed4:	469a      	mov	sl, r3
 8003ed6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003eda:	d807      	bhi.n	8003eec <_printf_i+0x28>
 8003edc:	2f62      	cmp	r7, #98	@ 0x62
 8003ede:	d80a      	bhi.n	8003ef6 <_printf_i+0x32>
 8003ee0:	2f00      	cmp	r7, #0
 8003ee2:	f000 80d2 	beq.w	800408a <_printf_i+0x1c6>
 8003ee6:	2f58      	cmp	r7, #88	@ 0x58
 8003ee8:	f000 80b9 	beq.w	800405e <_printf_i+0x19a>
 8003eec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ef0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ef4:	e03a      	b.n	8003f6c <_printf_i+0xa8>
 8003ef6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003efa:	2b15      	cmp	r3, #21
 8003efc:	d8f6      	bhi.n	8003eec <_printf_i+0x28>
 8003efe:	a101      	add	r1, pc, #4	@ (adr r1, 8003f04 <_printf_i+0x40>)
 8003f00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f04:	08003f5d 	.word	0x08003f5d
 8003f08:	08003f71 	.word	0x08003f71
 8003f0c:	08003eed 	.word	0x08003eed
 8003f10:	08003eed 	.word	0x08003eed
 8003f14:	08003eed 	.word	0x08003eed
 8003f18:	08003eed 	.word	0x08003eed
 8003f1c:	08003f71 	.word	0x08003f71
 8003f20:	08003eed 	.word	0x08003eed
 8003f24:	08003eed 	.word	0x08003eed
 8003f28:	08003eed 	.word	0x08003eed
 8003f2c:	08003eed 	.word	0x08003eed
 8003f30:	08004071 	.word	0x08004071
 8003f34:	08003f9b 	.word	0x08003f9b
 8003f38:	0800402b 	.word	0x0800402b
 8003f3c:	08003eed 	.word	0x08003eed
 8003f40:	08003eed 	.word	0x08003eed
 8003f44:	08004093 	.word	0x08004093
 8003f48:	08003eed 	.word	0x08003eed
 8003f4c:	08003f9b 	.word	0x08003f9b
 8003f50:	08003eed 	.word	0x08003eed
 8003f54:	08003eed 	.word	0x08003eed
 8003f58:	08004033 	.word	0x08004033
 8003f5c:	6833      	ldr	r3, [r6, #0]
 8003f5e:	1d1a      	adds	r2, r3, #4
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6032      	str	r2, [r6, #0]
 8003f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e09d      	b.n	80040ac <_printf_i+0x1e8>
 8003f70:	6833      	ldr	r3, [r6, #0]
 8003f72:	6820      	ldr	r0, [r4, #0]
 8003f74:	1d19      	adds	r1, r3, #4
 8003f76:	6031      	str	r1, [r6, #0]
 8003f78:	0606      	lsls	r6, r0, #24
 8003f7a:	d501      	bpl.n	8003f80 <_printf_i+0xbc>
 8003f7c:	681d      	ldr	r5, [r3, #0]
 8003f7e:	e003      	b.n	8003f88 <_printf_i+0xc4>
 8003f80:	0645      	lsls	r5, r0, #25
 8003f82:	d5fb      	bpl.n	8003f7c <_printf_i+0xb8>
 8003f84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f88:	2d00      	cmp	r5, #0
 8003f8a:	da03      	bge.n	8003f94 <_printf_i+0xd0>
 8003f8c:	232d      	movs	r3, #45	@ 0x2d
 8003f8e:	426d      	negs	r5, r5
 8003f90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f94:	4859      	ldr	r0, [pc, #356]	@ (80040fc <_printf_i+0x238>)
 8003f96:	230a      	movs	r3, #10
 8003f98:	e011      	b.n	8003fbe <_printf_i+0xfa>
 8003f9a:	6821      	ldr	r1, [r4, #0]
 8003f9c:	6833      	ldr	r3, [r6, #0]
 8003f9e:	0608      	lsls	r0, r1, #24
 8003fa0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fa4:	d402      	bmi.n	8003fac <_printf_i+0xe8>
 8003fa6:	0649      	lsls	r1, r1, #25
 8003fa8:	bf48      	it	mi
 8003faa:	b2ad      	uxthmi	r5, r5
 8003fac:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fae:	4853      	ldr	r0, [pc, #332]	@ (80040fc <_printf_i+0x238>)
 8003fb0:	6033      	str	r3, [r6, #0]
 8003fb2:	bf14      	ite	ne
 8003fb4:	230a      	movne	r3, #10
 8003fb6:	2308      	moveq	r3, #8
 8003fb8:	2100      	movs	r1, #0
 8003fba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fbe:	6866      	ldr	r6, [r4, #4]
 8003fc0:	60a6      	str	r6, [r4, #8]
 8003fc2:	2e00      	cmp	r6, #0
 8003fc4:	bfa2      	ittt	ge
 8003fc6:	6821      	ldrge	r1, [r4, #0]
 8003fc8:	f021 0104 	bicge.w	r1, r1, #4
 8003fcc:	6021      	strge	r1, [r4, #0]
 8003fce:	b90d      	cbnz	r5, 8003fd4 <_printf_i+0x110>
 8003fd0:	2e00      	cmp	r6, #0
 8003fd2:	d04b      	beq.n	800406c <_printf_i+0x1a8>
 8003fd4:	4616      	mov	r6, r2
 8003fd6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fda:	fb03 5711 	mls	r7, r3, r1, r5
 8003fde:	5dc7      	ldrb	r7, [r0, r7]
 8003fe0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fe4:	462f      	mov	r7, r5
 8003fe6:	42bb      	cmp	r3, r7
 8003fe8:	460d      	mov	r5, r1
 8003fea:	d9f4      	bls.n	8003fd6 <_printf_i+0x112>
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d10b      	bne.n	8004008 <_printf_i+0x144>
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	07df      	lsls	r7, r3, #31
 8003ff4:	d508      	bpl.n	8004008 <_printf_i+0x144>
 8003ff6:	6923      	ldr	r3, [r4, #16]
 8003ff8:	6861      	ldr	r1, [r4, #4]
 8003ffa:	4299      	cmp	r1, r3
 8003ffc:	bfde      	ittt	le
 8003ffe:	2330      	movle	r3, #48	@ 0x30
 8004000:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004004:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004008:	1b92      	subs	r2, r2, r6
 800400a:	6122      	str	r2, [r4, #16]
 800400c:	f8cd a000 	str.w	sl, [sp]
 8004010:	464b      	mov	r3, r9
 8004012:	aa03      	add	r2, sp, #12
 8004014:	4621      	mov	r1, r4
 8004016:	4640      	mov	r0, r8
 8004018:	f7ff fee6 	bl	8003de8 <_printf_common>
 800401c:	3001      	adds	r0, #1
 800401e:	d14a      	bne.n	80040b6 <_printf_i+0x1f2>
 8004020:	f04f 30ff 	mov.w	r0, #4294967295
 8004024:	b004      	add	sp, #16
 8004026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	f043 0320 	orr.w	r3, r3, #32
 8004030:	6023      	str	r3, [r4, #0]
 8004032:	4833      	ldr	r0, [pc, #204]	@ (8004100 <_printf_i+0x23c>)
 8004034:	2778      	movs	r7, #120	@ 0x78
 8004036:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	6831      	ldr	r1, [r6, #0]
 800403e:	061f      	lsls	r7, r3, #24
 8004040:	f851 5b04 	ldr.w	r5, [r1], #4
 8004044:	d402      	bmi.n	800404c <_printf_i+0x188>
 8004046:	065f      	lsls	r7, r3, #25
 8004048:	bf48      	it	mi
 800404a:	b2ad      	uxthmi	r5, r5
 800404c:	6031      	str	r1, [r6, #0]
 800404e:	07d9      	lsls	r1, r3, #31
 8004050:	bf44      	itt	mi
 8004052:	f043 0320 	orrmi.w	r3, r3, #32
 8004056:	6023      	strmi	r3, [r4, #0]
 8004058:	b11d      	cbz	r5, 8004062 <_printf_i+0x19e>
 800405a:	2310      	movs	r3, #16
 800405c:	e7ac      	b.n	8003fb8 <_printf_i+0xf4>
 800405e:	4827      	ldr	r0, [pc, #156]	@ (80040fc <_printf_i+0x238>)
 8004060:	e7e9      	b.n	8004036 <_printf_i+0x172>
 8004062:	6823      	ldr	r3, [r4, #0]
 8004064:	f023 0320 	bic.w	r3, r3, #32
 8004068:	6023      	str	r3, [r4, #0]
 800406a:	e7f6      	b.n	800405a <_printf_i+0x196>
 800406c:	4616      	mov	r6, r2
 800406e:	e7bd      	b.n	8003fec <_printf_i+0x128>
 8004070:	6833      	ldr	r3, [r6, #0]
 8004072:	6825      	ldr	r5, [r4, #0]
 8004074:	6961      	ldr	r1, [r4, #20]
 8004076:	1d18      	adds	r0, r3, #4
 8004078:	6030      	str	r0, [r6, #0]
 800407a:	062e      	lsls	r6, r5, #24
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	d501      	bpl.n	8004084 <_printf_i+0x1c0>
 8004080:	6019      	str	r1, [r3, #0]
 8004082:	e002      	b.n	800408a <_printf_i+0x1c6>
 8004084:	0668      	lsls	r0, r5, #25
 8004086:	d5fb      	bpl.n	8004080 <_printf_i+0x1bc>
 8004088:	8019      	strh	r1, [r3, #0]
 800408a:	2300      	movs	r3, #0
 800408c:	6123      	str	r3, [r4, #16]
 800408e:	4616      	mov	r6, r2
 8004090:	e7bc      	b.n	800400c <_printf_i+0x148>
 8004092:	6833      	ldr	r3, [r6, #0]
 8004094:	1d1a      	adds	r2, r3, #4
 8004096:	6032      	str	r2, [r6, #0]
 8004098:	681e      	ldr	r6, [r3, #0]
 800409a:	6862      	ldr	r2, [r4, #4]
 800409c:	2100      	movs	r1, #0
 800409e:	4630      	mov	r0, r6
 80040a0:	f7fc f8b6 	bl	8000210 <memchr>
 80040a4:	b108      	cbz	r0, 80040aa <_printf_i+0x1e6>
 80040a6:	1b80      	subs	r0, r0, r6
 80040a8:	6060      	str	r0, [r4, #4]
 80040aa:	6863      	ldr	r3, [r4, #4]
 80040ac:	6123      	str	r3, [r4, #16]
 80040ae:	2300      	movs	r3, #0
 80040b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040b4:	e7aa      	b.n	800400c <_printf_i+0x148>
 80040b6:	6923      	ldr	r3, [r4, #16]
 80040b8:	4632      	mov	r2, r6
 80040ba:	4649      	mov	r1, r9
 80040bc:	4640      	mov	r0, r8
 80040be:	47d0      	blx	sl
 80040c0:	3001      	adds	r0, #1
 80040c2:	d0ad      	beq.n	8004020 <_printf_i+0x15c>
 80040c4:	6823      	ldr	r3, [r4, #0]
 80040c6:	079b      	lsls	r3, r3, #30
 80040c8:	d413      	bmi.n	80040f2 <_printf_i+0x22e>
 80040ca:	68e0      	ldr	r0, [r4, #12]
 80040cc:	9b03      	ldr	r3, [sp, #12]
 80040ce:	4298      	cmp	r0, r3
 80040d0:	bfb8      	it	lt
 80040d2:	4618      	movlt	r0, r3
 80040d4:	e7a6      	b.n	8004024 <_printf_i+0x160>
 80040d6:	2301      	movs	r3, #1
 80040d8:	4632      	mov	r2, r6
 80040da:	4649      	mov	r1, r9
 80040dc:	4640      	mov	r0, r8
 80040de:	47d0      	blx	sl
 80040e0:	3001      	adds	r0, #1
 80040e2:	d09d      	beq.n	8004020 <_printf_i+0x15c>
 80040e4:	3501      	adds	r5, #1
 80040e6:	68e3      	ldr	r3, [r4, #12]
 80040e8:	9903      	ldr	r1, [sp, #12]
 80040ea:	1a5b      	subs	r3, r3, r1
 80040ec:	42ab      	cmp	r3, r5
 80040ee:	dcf2      	bgt.n	80040d6 <_printf_i+0x212>
 80040f0:	e7eb      	b.n	80040ca <_printf_i+0x206>
 80040f2:	2500      	movs	r5, #0
 80040f4:	f104 0619 	add.w	r6, r4, #25
 80040f8:	e7f5      	b.n	80040e6 <_printf_i+0x222>
 80040fa:	bf00      	nop
 80040fc:	0800618a 	.word	0x0800618a
 8004100:	0800619b 	.word	0x0800619b

08004104 <std>:
 8004104:	2300      	movs	r3, #0
 8004106:	b510      	push	{r4, lr}
 8004108:	4604      	mov	r4, r0
 800410a:	e9c0 3300 	strd	r3, r3, [r0]
 800410e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004112:	6083      	str	r3, [r0, #8]
 8004114:	8181      	strh	r1, [r0, #12]
 8004116:	6643      	str	r3, [r0, #100]	@ 0x64
 8004118:	81c2      	strh	r2, [r0, #14]
 800411a:	6183      	str	r3, [r0, #24]
 800411c:	4619      	mov	r1, r3
 800411e:	2208      	movs	r2, #8
 8004120:	305c      	adds	r0, #92	@ 0x5c
 8004122:	f000 f8f4 	bl	800430e <memset>
 8004126:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <std+0x58>)
 8004128:	6263      	str	r3, [r4, #36]	@ 0x24
 800412a:	4b0d      	ldr	r3, [pc, #52]	@ (8004160 <std+0x5c>)
 800412c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800412e:	4b0d      	ldr	r3, [pc, #52]	@ (8004164 <std+0x60>)
 8004130:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004132:	4b0d      	ldr	r3, [pc, #52]	@ (8004168 <std+0x64>)
 8004134:	6323      	str	r3, [r4, #48]	@ 0x30
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <std+0x68>)
 8004138:	6224      	str	r4, [r4, #32]
 800413a:	429c      	cmp	r4, r3
 800413c:	d006      	beq.n	800414c <std+0x48>
 800413e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004142:	4294      	cmp	r4, r2
 8004144:	d002      	beq.n	800414c <std+0x48>
 8004146:	33d0      	adds	r3, #208	@ 0xd0
 8004148:	429c      	cmp	r4, r3
 800414a:	d105      	bne.n	8004158 <std+0x54>
 800414c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004154:	f000 b958 	b.w	8004408 <__retarget_lock_init_recursive>
 8004158:	bd10      	pop	{r4, pc}
 800415a:	bf00      	nop
 800415c:	08004289 	.word	0x08004289
 8004160:	080042ab 	.word	0x080042ab
 8004164:	080042e3 	.word	0x080042e3
 8004168:	08004307 	.word	0x08004307
 800416c:	2000029c 	.word	0x2000029c

08004170 <stdio_exit_handler>:
 8004170:	4a02      	ldr	r2, [pc, #8]	@ (800417c <stdio_exit_handler+0xc>)
 8004172:	4903      	ldr	r1, [pc, #12]	@ (8004180 <stdio_exit_handler+0x10>)
 8004174:	4803      	ldr	r0, [pc, #12]	@ (8004184 <stdio_exit_handler+0x14>)
 8004176:	f000 b869 	b.w	800424c <_fwalk_sglue>
 800417a:	bf00      	nop
 800417c:	2000000c 	.word	0x2000000c
 8004180:	08005ab5 	.word	0x08005ab5
 8004184:	2000001c 	.word	0x2000001c

08004188 <cleanup_stdio>:
 8004188:	6841      	ldr	r1, [r0, #4]
 800418a:	4b0c      	ldr	r3, [pc, #48]	@ (80041bc <cleanup_stdio+0x34>)
 800418c:	4299      	cmp	r1, r3
 800418e:	b510      	push	{r4, lr}
 8004190:	4604      	mov	r4, r0
 8004192:	d001      	beq.n	8004198 <cleanup_stdio+0x10>
 8004194:	f001 fc8e 	bl	8005ab4 <_fflush_r>
 8004198:	68a1      	ldr	r1, [r4, #8]
 800419a:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <cleanup_stdio+0x38>)
 800419c:	4299      	cmp	r1, r3
 800419e:	d002      	beq.n	80041a6 <cleanup_stdio+0x1e>
 80041a0:	4620      	mov	r0, r4
 80041a2:	f001 fc87 	bl	8005ab4 <_fflush_r>
 80041a6:	68e1      	ldr	r1, [r4, #12]
 80041a8:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <cleanup_stdio+0x3c>)
 80041aa:	4299      	cmp	r1, r3
 80041ac:	d004      	beq.n	80041b8 <cleanup_stdio+0x30>
 80041ae:	4620      	mov	r0, r4
 80041b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041b4:	f001 bc7e 	b.w	8005ab4 <_fflush_r>
 80041b8:	bd10      	pop	{r4, pc}
 80041ba:	bf00      	nop
 80041bc:	2000029c 	.word	0x2000029c
 80041c0:	20000304 	.word	0x20000304
 80041c4:	2000036c 	.word	0x2000036c

080041c8 <global_stdio_init.part.0>:
 80041c8:	b510      	push	{r4, lr}
 80041ca:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <global_stdio_init.part.0+0x30>)
 80041cc:	4c0b      	ldr	r4, [pc, #44]	@ (80041fc <global_stdio_init.part.0+0x34>)
 80041ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004200 <global_stdio_init.part.0+0x38>)
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	4620      	mov	r0, r4
 80041d4:	2200      	movs	r2, #0
 80041d6:	2104      	movs	r1, #4
 80041d8:	f7ff ff94 	bl	8004104 <std>
 80041dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80041e0:	2201      	movs	r2, #1
 80041e2:	2109      	movs	r1, #9
 80041e4:	f7ff ff8e 	bl	8004104 <std>
 80041e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80041ec:	2202      	movs	r2, #2
 80041ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041f2:	2112      	movs	r1, #18
 80041f4:	f7ff bf86 	b.w	8004104 <std>
 80041f8:	200003d4 	.word	0x200003d4
 80041fc:	2000029c 	.word	0x2000029c
 8004200:	08004171 	.word	0x08004171

08004204 <__sfp_lock_acquire>:
 8004204:	4801      	ldr	r0, [pc, #4]	@ (800420c <__sfp_lock_acquire+0x8>)
 8004206:	f000 b900 	b.w	800440a <__retarget_lock_acquire_recursive>
 800420a:	bf00      	nop
 800420c:	200003dd 	.word	0x200003dd

08004210 <__sfp_lock_release>:
 8004210:	4801      	ldr	r0, [pc, #4]	@ (8004218 <__sfp_lock_release+0x8>)
 8004212:	f000 b8fb 	b.w	800440c <__retarget_lock_release_recursive>
 8004216:	bf00      	nop
 8004218:	200003dd 	.word	0x200003dd

0800421c <__sinit>:
 800421c:	b510      	push	{r4, lr}
 800421e:	4604      	mov	r4, r0
 8004220:	f7ff fff0 	bl	8004204 <__sfp_lock_acquire>
 8004224:	6a23      	ldr	r3, [r4, #32]
 8004226:	b11b      	cbz	r3, 8004230 <__sinit+0x14>
 8004228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800422c:	f7ff bff0 	b.w	8004210 <__sfp_lock_release>
 8004230:	4b04      	ldr	r3, [pc, #16]	@ (8004244 <__sinit+0x28>)
 8004232:	6223      	str	r3, [r4, #32]
 8004234:	4b04      	ldr	r3, [pc, #16]	@ (8004248 <__sinit+0x2c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1f5      	bne.n	8004228 <__sinit+0xc>
 800423c:	f7ff ffc4 	bl	80041c8 <global_stdio_init.part.0>
 8004240:	e7f2      	b.n	8004228 <__sinit+0xc>
 8004242:	bf00      	nop
 8004244:	08004189 	.word	0x08004189
 8004248:	200003d4 	.word	0x200003d4

0800424c <_fwalk_sglue>:
 800424c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004250:	4607      	mov	r7, r0
 8004252:	4688      	mov	r8, r1
 8004254:	4614      	mov	r4, r2
 8004256:	2600      	movs	r6, #0
 8004258:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800425c:	f1b9 0901 	subs.w	r9, r9, #1
 8004260:	d505      	bpl.n	800426e <_fwalk_sglue+0x22>
 8004262:	6824      	ldr	r4, [r4, #0]
 8004264:	2c00      	cmp	r4, #0
 8004266:	d1f7      	bne.n	8004258 <_fwalk_sglue+0xc>
 8004268:	4630      	mov	r0, r6
 800426a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800426e:	89ab      	ldrh	r3, [r5, #12]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d907      	bls.n	8004284 <_fwalk_sglue+0x38>
 8004274:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004278:	3301      	adds	r3, #1
 800427a:	d003      	beq.n	8004284 <_fwalk_sglue+0x38>
 800427c:	4629      	mov	r1, r5
 800427e:	4638      	mov	r0, r7
 8004280:	47c0      	blx	r8
 8004282:	4306      	orrs	r6, r0
 8004284:	3568      	adds	r5, #104	@ 0x68
 8004286:	e7e9      	b.n	800425c <_fwalk_sglue+0x10>

08004288 <__sread>:
 8004288:	b510      	push	{r4, lr}
 800428a:	460c      	mov	r4, r1
 800428c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004290:	f000 f86c 	bl	800436c <_read_r>
 8004294:	2800      	cmp	r0, #0
 8004296:	bfab      	itete	ge
 8004298:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800429a:	89a3      	ldrhlt	r3, [r4, #12]
 800429c:	181b      	addge	r3, r3, r0
 800429e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80042a2:	bfac      	ite	ge
 80042a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80042a6:	81a3      	strhlt	r3, [r4, #12]
 80042a8:	bd10      	pop	{r4, pc}

080042aa <__swrite>:
 80042aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042ae:	461f      	mov	r7, r3
 80042b0:	898b      	ldrh	r3, [r1, #12]
 80042b2:	05db      	lsls	r3, r3, #23
 80042b4:	4605      	mov	r5, r0
 80042b6:	460c      	mov	r4, r1
 80042b8:	4616      	mov	r6, r2
 80042ba:	d505      	bpl.n	80042c8 <__swrite+0x1e>
 80042bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042c0:	2302      	movs	r3, #2
 80042c2:	2200      	movs	r2, #0
 80042c4:	f000 f840 	bl	8004348 <_lseek_r>
 80042c8:	89a3      	ldrh	r3, [r4, #12]
 80042ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042d2:	81a3      	strh	r3, [r4, #12]
 80042d4:	4632      	mov	r2, r6
 80042d6:	463b      	mov	r3, r7
 80042d8:	4628      	mov	r0, r5
 80042da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042de:	f000 b857 	b.w	8004390 <_write_r>

080042e2 <__sseek>:
 80042e2:	b510      	push	{r4, lr}
 80042e4:	460c      	mov	r4, r1
 80042e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042ea:	f000 f82d 	bl	8004348 <_lseek_r>
 80042ee:	1c43      	adds	r3, r0, #1
 80042f0:	89a3      	ldrh	r3, [r4, #12]
 80042f2:	bf15      	itete	ne
 80042f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80042f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80042fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80042fe:	81a3      	strheq	r3, [r4, #12]
 8004300:	bf18      	it	ne
 8004302:	81a3      	strhne	r3, [r4, #12]
 8004304:	bd10      	pop	{r4, pc}

08004306 <__sclose>:
 8004306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800430a:	f000 b80d 	b.w	8004328 <_close_r>

0800430e <memset>:
 800430e:	4402      	add	r2, r0
 8004310:	4603      	mov	r3, r0
 8004312:	4293      	cmp	r3, r2
 8004314:	d100      	bne.n	8004318 <memset+0xa>
 8004316:	4770      	bx	lr
 8004318:	f803 1b01 	strb.w	r1, [r3], #1
 800431c:	e7f9      	b.n	8004312 <memset+0x4>
	...

08004320 <_localeconv_r>:
 8004320:	4800      	ldr	r0, [pc, #0]	@ (8004324 <_localeconv_r+0x4>)
 8004322:	4770      	bx	lr
 8004324:	20000158 	.word	0x20000158

08004328 <_close_r>:
 8004328:	b538      	push	{r3, r4, r5, lr}
 800432a:	4d06      	ldr	r5, [pc, #24]	@ (8004344 <_close_r+0x1c>)
 800432c:	2300      	movs	r3, #0
 800432e:	4604      	mov	r4, r0
 8004330:	4608      	mov	r0, r1
 8004332:	602b      	str	r3, [r5, #0]
 8004334:	f7fd f827 	bl	8001386 <_close>
 8004338:	1c43      	adds	r3, r0, #1
 800433a:	d102      	bne.n	8004342 <_close_r+0x1a>
 800433c:	682b      	ldr	r3, [r5, #0]
 800433e:	b103      	cbz	r3, 8004342 <_close_r+0x1a>
 8004340:	6023      	str	r3, [r4, #0]
 8004342:	bd38      	pop	{r3, r4, r5, pc}
 8004344:	200003d8 	.word	0x200003d8

08004348 <_lseek_r>:
 8004348:	b538      	push	{r3, r4, r5, lr}
 800434a:	4d07      	ldr	r5, [pc, #28]	@ (8004368 <_lseek_r+0x20>)
 800434c:	4604      	mov	r4, r0
 800434e:	4608      	mov	r0, r1
 8004350:	4611      	mov	r1, r2
 8004352:	2200      	movs	r2, #0
 8004354:	602a      	str	r2, [r5, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	f7fd f83c 	bl	80013d4 <_lseek>
 800435c:	1c43      	adds	r3, r0, #1
 800435e:	d102      	bne.n	8004366 <_lseek_r+0x1e>
 8004360:	682b      	ldr	r3, [r5, #0]
 8004362:	b103      	cbz	r3, 8004366 <_lseek_r+0x1e>
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	bd38      	pop	{r3, r4, r5, pc}
 8004368:	200003d8 	.word	0x200003d8

0800436c <_read_r>:
 800436c:	b538      	push	{r3, r4, r5, lr}
 800436e:	4d07      	ldr	r5, [pc, #28]	@ (800438c <_read_r+0x20>)
 8004370:	4604      	mov	r4, r0
 8004372:	4608      	mov	r0, r1
 8004374:	4611      	mov	r1, r2
 8004376:	2200      	movs	r2, #0
 8004378:	602a      	str	r2, [r5, #0]
 800437a:	461a      	mov	r2, r3
 800437c:	f7fc ffca 	bl	8001314 <_read>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d102      	bne.n	800438a <_read_r+0x1e>
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	b103      	cbz	r3, 800438a <_read_r+0x1e>
 8004388:	6023      	str	r3, [r4, #0]
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	200003d8 	.word	0x200003d8

08004390 <_write_r>:
 8004390:	b538      	push	{r3, r4, r5, lr}
 8004392:	4d07      	ldr	r5, [pc, #28]	@ (80043b0 <_write_r+0x20>)
 8004394:	4604      	mov	r4, r0
 8004396:	4608      	mov	r0, r1
 8004398:	4611      	mov	r1, r2
 800439a:	2200      	movs	r2, #0
 800439c:	602a      	str	r2, [r5, #0]
 800439e:	461a      	mov	r2, r3
 80043a0:	f7fc ffd5 	bl	800134e <_write>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d102      	bne.n	80043ae <_write_r+0x1e>
 80043a8:	682b      	ldr	r3, [r5, #0]
 80043aa:	b103      	cbz	r3, 80043ae <_write_r+0x1e>
 80043ac:	6023      	str	r3, [r4, #0]
 80043ae:	bd38      	pop	{r3, r4, r5, pc}
 80043b0:	200003d8 	.word	0x200003d8

080043b4 <__errno>:
 80043b4:	4b01      	ldr	r3, [pc, #4]	@ (80043bc <__errno+0x8>)
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	20000018 	.word	0x20000018

080043c0 <__libc_init_array>:
 80043c0:	b570      	push	{r4, r5, r6, lr}
 80043c2:	4d0d      	ldr	r5, [pc, #52]	@ (80043f8 <__libc_init_array+0x38>)
 80043c4:	4c0d      	ldr	r4, [pc, #52]	@ (80043fc <__libc_init_array+0x3c>)
 80043c6:	1b64      	subs	r4, r4, r5
 80043c8:	10a4      	asrs	r4, r4, #2
 80043ca:	2600      	movs	r6, #0
 80043cc:	42a6      	cmp	r6, r4
 80043ce:	d109      	bne.n	80043e4 <__libc_init_array+0x24>
 80043d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004400 <__libc_init_array+0x40>)
 80043d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004404 <__libc_init_array+0x44>)
 80043d4:	f001 febc 	bl	8006150 <_init>
 80043d8:	1b64      	subs	r4, r4, r5
 80043da:	10a4      	asrs	r4, r4, #2
 80043dc:	2600      	movs	r6, #0
 80043de:	42a6      	cmp	r6, r4
 80043e0:	d105      	bne.n	80043ee <__libc_init_array+0x2e>
 80043e2:	bd70      	pop	{r4, r5, r6, pc}
 80043e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80043e8:	4798      	blx	r3
 80043ea:	3601      	adds	r6, #1
 80043ec:	e7ee      	b.n	80043cc <__libc_init_array+0xc>
 80043ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f2:	4798      	blx	r3
 80043f4:	3601      	adds	r6, #1
 80043f6:	e7f2      	b.n	80043de <__libc_init_array+0x1e>
 80043f8:	080064f0 	.word	0x080064f0
 80043fc:	080064f0 	.word	0x080064f0
 8004400:	080064f0 	.word	0x080064f0
 8004404:	080064f4 	.word	0x080064f4

08004408 <__retarget_lock_init_recursive>:
 8004408:	4770      	bx	lr

0800440a <__retarget_lock_acquire_recursive>:
 800440a:	4770      	bx	lr

0800440c <__retarget_lock_release_recursive>:
 800440c:	4770      	bx	lr

0800440e <quorem>:
 800440e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004412:	6903      	ldr	r3, [r0, #16]
 8004414:	690c      	ldr	r4, [r1, #16]
 8004416:	42a3      	cmp	r3, r4
 8004418:	4607      	mov	r7, r0
 800441a:	db7e      	blt.n	800451a <quorem+0x10c>
 800441c:	3c01      	subs	r4, #1
 800441e:	f101 0814 	add.w	r8, r1, #20
 8004422:	00a3      	lsls	r3, r4, #2
 8004424:	f100 0514 	add.w	r5, r0, #20
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800442e:	9301      	str	r3, [sp, #4]
 8004430:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004434:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004438:	3301      	adds	r3, #1
 800443a:	429a      	cmp	r2, r3
 800443c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004440:	fbb2 f6f3 	udiv	r6, r2, r3
 8004444:	d32e      	bcc.n	80044a4 <quorem+0x96>
 8004446:	f04f 0a00 	mov.w	sl, #0
 800444a:	46c4      	mov	ip, r8
 800444c:	46ae      	mov	lr, r5
 800444e:	46d3      	mov	fp, sl
 8004450:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004454:	b298      	uxth	r0, r3
 8004456:	fb06 a000 	mla	r0, r6, r0, sl
 800445a:	0c02      	lsrs	r2, r0, #16
 800445c:	0c1b      	lsrs	r3, r3, #16
 800445e:	fb06 2303 	mla	r3, r6, r3, r2
 8004462:	f8de 2000 	ldr.w	r2, [lr]
 8004466:	b280      	uxth	r0, r0
 8004468:	b292      	uxth	r2, r2
 800446a:	1a12      	subs	r2, r2, r0
 800446c:	445a      	add	r2, fp
 800446e:	f8de 0000 	ldr.w	r0, [lr]
 8004472:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004476:	b29b      	uxth	r3, r3
 8004478:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800447c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004480:	b292      	uxth	r2, r2
 8004482:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004486:	45e1      	cmp	r9, ip
 8004488:	f84e 2b04 	str.w	r2, [lr], #4
 800448c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004490:	d2de      	bcs.n	8004450 <quorem+0x42>
 8004492:	9b00      	ldr	r3, [sp, #0]
 8004494:	58eb      	ldr	r3, [r5, r3]
 8004496:	b92b      	cbnz	r3, 80044a4 <quorem+0x96>
 8004498:	9b01      	ldr	r3, [sp, #4]
 800449a:	3b04      	subs	r3, #4
 800449c:	429d      	cmp	r5, r3
 800449e:	461a      	mov	r2, r3
 80044a0:	d32f      	bcc.n	8004502 <quorem+0xf4>
 80044a2:	613c      	str	r4, [r7, #16]
 80044a4:	4638      	mov	r0, r7
 80044a6:	f001 f979 	bl	800579c <__mcmp>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	db25      	blt.n	80044fa <quorem+0xec>
 80044ae:	4629      	mov	r1, r5
 80044b0:	2000      	movs	r0, #0
 80044b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80044b6:	f8d1 c000 	ldr.w	ip, [r1]
 80044ba:	fa1f fe82 	uxth.w	lr, r2
 80044be:	fa1f f38c 	uxth.w	r3, ip
 80044c2:	eba3 030e 	sub.w	r3, r3, lr
 80044c6:	4403      	add	r3, r0
 80044c8:	0c12      	lsrs	r2, r2, #16
 80044ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80044ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044d8:	45c1      	cmp	r9, r8
 80044da:	f841 3b04 	str.w	r3, [r1], #4
 80044de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80044e2:	d2e6      	bcs.n	80044b2 <quorem+0xa4>
 80044e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044ec:	b922      	cbnz	r2, 80044f8 <quorem+0xea>
 80044ee:	3b04      	subs	r3, #4
 80044f0:	429d      	cmp	r5, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	d30b      	bcc.n	800450e <quorem+0x100>
 80044f6:	613c      	str	r4, [r7, #16]
 80044f8:	3601      	adds	r6, #1
 80044fa:	4630      	mov	r0, r6
 80044fc:	b003      	add	sp, #12
 80044fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004502:	6812      	ldr	r2, [r2, #0]
 8004504:	3b04      	subs	r3, #4
 8004506:	2a00      	cmp	r2, #0
 8004508:	d1cb      	bne.n	80044a2 <quorem+0x94>
 800450a:	3c01      	subs	r4, #1
 800450c:	e7c6      	b.n	800449c <quorem+0x8e>
 800450e:	6812      	ldr	r2, [r2, #0]
 8004510:	3b04      	subs	r3, #4
 8004512:	2a00      	cmp	r2, #0
 8004514:	d1ef      	bne.n	80044f6 <quorem+0xe8>
 8004516:	3c01      	subs	r4, #1
 8004518:	e7ea      	b.n	80044f0 <quorem+0xe2>
 800451a:	2000      	movs	r0, #0
 800451c:	e7ee      	b.n	80044fc <quorem+0xee>
	...

08004520 <_dtoa_r>:
 8004520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004524:	69c7      	ldr	r7, [r0, #28]
 8004526:	b099      	sub	sp, #100	@ 0x64
 8004528:	ed8d 0b02 	vstr	d0, [sp, #8]
 800452c:	ec55 4b10 	vmov	r4, r5, d0
 8004530:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004532:	9109      	str	r1, [sp, #36]	@ 0x24
 8004534:	4683      	mov	fp, r0
 8004536:	920e      	str	r2, [sp, #56]	@ 0x38
 8004538:	9313      	str	r3, [sp, #76]	@ 0x4c
 800453a:	b97f      	cbnz	r7, 800455c <_dtoa_r+0x3c>
 800453c:	2010      	movs	r0, #16
 800453e:	f000 fdfd 	bl	800513c <malloc>
 8004542:	4602      	mov	r2, r0
 8004544:	f8cb 001c 	str.w	r0, [fp, #28]
 8004548:	b920      	cbnz	r0, 8004554 <_dtoa_r+0x34>
 800454a:	4ba7      	ldr	r3, [pc, #668]	@ (80047e8 <_dtoa_r+0x2c8>)
 800454c:	21ef      	movs	r1, #239	@ 0xef
 800454e:	48a7      	ldr	r0, [pc, #668]	@ (80047ec <_dtoa_r+0x2cc>)
 8004550:	f001 faf6 	bl	8005b40 <__assert_func>
 8004554:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004558:	6007      	str	r7, [r0, #0]
 800455a:	60c7      	str	r7, [r0, #12]
 800455c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004560:	6819      	ldr	r1, [r3, #0]
 8004562:	b159      	cbz	r1, 800457c <_dtoa_r+0x5c>
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	604a      	str	r2, [r1, #4]
 8004568:	2301      	movs	r3, #1
 800456a:	4093      	lsls	r3, r2
 800456c:	608b      	str	r3, [r1, #8]
 800456e:	4658      	mov	r0, fp
 8004570:	f000 feda 	bl	8005328 <_Bfree>
 8004574:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	1e2b      	subs	r3, r5, #0
 800457e:	bfb9      	ittee	lt
 8004580:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004584:	9303      	strlt	r3, [sp, #12]
 8004586:	2300      	movge	r3, #0
 8004588:	6033      	strge	r3, [r6, #0]
 800458a:	9f03      	ldr	r7, [sp, #12]
 800458c:	4b98      	ldr	r3, [pc, #608]	@ (80047f0 <_dtoa_r+0x2d0>)
 800458e:	bfbc      	itt	lt
 8004590:	2201      	movlt	r2, #1
 8004592:	6032      	strlt	r2, [r6, #0]
 8004594:	43bb      	bics	r3, r7
 8004596:	d112      	bne.n	80045be <_dtoa_r+0x9e>
 8004598:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800459a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800459e:	6013      	str	r3, [r2, #0]
 80045a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80045a4:	4323      	orrs	r3, r4
 80045a6:	f000 854d 	beq.w	8005044 <_dtoa_r+0xb24>
 80045aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80045ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004804 <_dtoa_r+0x2e4>
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f000 854f 	beq.w	8005054 <_dtoa_r+0xb34>
 80045b6:	f10a 0303 	add.w	r3, sl, #3
 80045ba:	f000 bd49 	b.w	8005050 <_dtoa_r+0xb30>
 80045be:	ed9d 7b02 	vldr	d7, [sp, #8]
 80045c2:	2200      	movs	r2, #0
 80045c4:	ec51 0b17 	vmov	r0, r1, d7
 80045c8:	2300      	movs	r3, #0
 80045ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80045ce:	f7fc fa9b 	bl	8000b08 <__aeabi_dcmpeq>
 80045d2:	4680      	mov	r8, r0
 80045d4:	b158      	cbz	r0, 80045ee <_dtoa_r+0xce>
 80045d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80045d8:	2301      	movs	r3, #1
 80045da:	6013      	str	r3, [r2, #0]
 80045dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80045de:	b113      	cbz	r3, 80045e6 <_dtoa_r+0xc6>
 80045e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80045e2:	4b84      	ldr	r3, [pc, #528]	@ (80047f4 <_dtoa_r+0x2d4>)
 80045e4:	6013      	str	r3, [r2, #0]
 80045e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004808 <_dtoa_r+0x2e8>
 80045ea:	f000 bd33 	b.w	8005054 <_dtoa_r+0xb34>
 80045ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80045f2:	aa16      	add	r2, sp, #88	@ 0x58
 80045f4:	a917      	add	r1, sp, #92	@ 0x5c
 80045f6:	4658      	mov	r0, fp
 80045f8:	f001 f980 	bl	80058fc <__d2b>
 80045fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004600:	4681      	mov	r9, r0
 8004602:	2e00      	cmp	r6, #0
 8004604:	d077      	beq.n	80046f6 <_dtoa_r+0x1d6>
 8004606:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004608:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800460c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004614:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004618:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800461c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004620:	4619      	mov	r1, r3
 8004622:	2200      	movs	r2, #0
 8004624:	4b74      	ldr	r3, [pc, #464]	@ (80047f8 <_dtoa_r+0x2d8>)
 8004626:	f7fb fe4f 	bl	80002c8 <__aeabi_dsub>
 800462a:	a369      	add	r3, pc, #420	@ (adr r3, 80047d0 <_dtoa_r+0x2b0>)
 800462c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004630:	f7fc f802 	bl	8000638 <__aeabi_dmul>
 8004634:	a368      	add	r3, pc, #416	@ (adr r3, 80047d8 <_dtoa_r+0x2b8>)
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f7fb fe47 	bl	80002cc <__adddf3>
 800463e:	4604      	mov	r4, r0
 8004640:	4630      	mov	r0, r6
 8004642:	460d      	mov	r5, r1
 8004644:	f7fb ff8e 	bl	8000564 <__aeabi_i2d>
 8004648:	a365      	add	r3, pc, #404	@ (adr r3, 80047e0 <_dtoa_r+0x2c0>)
 800464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464e:	f7fb fff3 	bl	8000638 <__aeabi_dmul>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4620      	mov	r0, r4
 8004658:	4629      	mov	r1, r5
 800465a:	f7fb fe37 	bl	80002cc <__adddf3>
 800465e:	4604      	mov	r4, r0
 8004660:	460d      	mov	r5, r1
 8004662:	f7fc fa99 	bl	8000b98 <__aeabi_d2iz>
 8004666:	2200      	movs	r2, #0
 8004668:	4607      	mov	r7, r0
 800466a:	2300      	movs	r3, #0
 800466c:	4620      	mov	r0, r4
 800466e:	4629      	mov	r1, r5
 8004670:	f7fc fa54 	bl	8000b1c <__aeabi_dcmplt>
 8004674:	b140      	cbz	r0, 8004688 <_dtoa_r+0x168>
 8004676:	4638      	mov	r0, r7
 8004678:	f7fb ff74 	bl	8000564 <__aeabi_i2d>
 800467c:	4622      	mov	r2, r4
 800467e:	462b      	mov	r3, r5
 8004680:	f7fc fa42 	bl	8000b08 <__aeabi_dcmpeq>
 8004684:	b900      	cbnz	r0, 8004688 <_dtoa_r+0x168>
 8004686:	3f01      	subs	r7, #1
 8004688:	2f16      	cmp	r7, #22
 800468a:	d851      	bhi.n	8004730 <_dtoa_r+0x210>
 800468c:	4b5b      	ldr	r3, [pc, #364]	@ (80047fc <_dtoa_r+0x2dc>)
 800468e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800469a:	f7fc fa3f 	bl	8000b1c <__aeabi_dcmplt>
 800469e:	2800      	cmp	r0, #0
 80046a0:	d048      	beq.n	8004734 <_dtoa_r+0x214>
 80046a2:	3f01      	subs	r7, #1
 80046a4:	2300      	movs	r3, #0
 80046a6:	9312      	str	r3, [sp, #72]	@ 0x48
 80046a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80046aa:	1b9b      	subs	r3, r3, r6
 80046ac:	1e5a      	subs	r2, r3, #1
 80046ae:	bf44      	itt	mi
 80046b0:	f1c3 0801 	rsbmi	r8, r3, #1
 80046b4:	2300      	movmi	r3, #0
 80046b6:	9208      	str	r2, [sp, #32]
 80046b8:	bf54      	ite	pl
 80046ba:	f04f 0800 	movpl.w	r8, #0
 80046be:	9308      	strmi	r3, [sp, #32]
 80046c0:	2f00      	cmp	r7, #0
 80046c2:	db39      	blt.n	8004738 <_dtoa_r+0x218>
 80046c4:	9b08      	ldr	r3, [sp, #32]
 80046c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80046c8:	443b      	add	r3, r7
 80046ca:	9308      	str	r3, [sp, #32]
 80046cc:	2300      	movs	r3, #0
 80046ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80046d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d2:	2b09      	cmp	r3, #9
 80046d4:	d864      	bhi.n	80047a0 <_dtoa_r+0x280>
 80046d6:	2b05      	cmp	r3, #5
 80046d8:	bfc4      	itt	gt
 80046da:	3b04      	subgt	r3, #4
 80046dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80046de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046e0:	f1a3 0302 	sub.w	r3, r3, #2
 80046e4:	bfcc      	ite	gt
 80046e6:	2400      	movgt	r4, #0
 80046e8:	2401      	movle	r4, #1
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d863      	bhi.n	80047b6 <_dtoa_r+0x296>
 80046ee:	e8df f003 	tbb	[pc, r3]
 80046f2:	372a      	.short	0x372a
 80046f4:	5535      	.short	0x5535
 80046f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80046fa:	441e      	add	r6, r3
 80046fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004700:	2b20      	cmp	r3, #32
 8004702:	bfc1      	itttt	gt
 8004704:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004708:	409f      	lslgt	r7, r3
 800470a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800470e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004712:	bfd6      	itet	le
 8004714:	f1c3 0320 	rsble	r3, r3, #32
 8004718:	ea47 0003 	orrgt.w	r0, r7, r3
 800471c:	fa04 f003 	lslle.w	r0, r4, r3
 8004720:	f7fb ff10 	bl	8000544 <__aeabi_ui2d>
 8004724:	2201      	movs	r2, #1
 8004726:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800472a:	3e01      	subs	r6, #1
 800472c:	9214      	str	r2, [sp, #80]	@ 0x50
 800472e:	e777      	b.n	8004620 <_dtoa_r+0x100>
 8004730:	2301      	movs	r3, #1
 8004732:	e7b8      	b.n	80046a6 <_dtoa_r+0x186>
 8004734:	9012      	str	r0, [sp, #72]	@ 0x48
 8004736:	e7b7      	b.n	80046a8 <_dtoa_r+0x188>
 8004738:	427b      	negs	r3, r7
 800473a:	930a      	str	r3, [sp, #40]	@ 0x28
 800473c:	2300      	movs	r3, #0
 800473e:	eba8 0807 	sub.w	r8, r8, r7
 8004742:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004744:	e7c4      	b.n	80046d0 <_dtoa_r+0x1b0>
 8004746:	2300      	movs	r3, #0
 8004748:	930b      	str	r3, [sp, #44]	@ 0x2c
 800474a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800474c:	2b00      	cmp	r3, #0
 800474e:	dc35      	bgt.n	80047bc <_dtoa_r+0x29c>
 8004750:	2301      	movs	r3, #1
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	9307      	str	r3, [sp, #28]
 8004756:	461a      	mov	r2, r3
 8004758:	920e      	str	r2, [sp, #56]	@ 0x38
 800475a:	e00b      	b.n	8004774 <_dtoa_r+0x254>
 800475c:	2301      	movs	r3, #1
 800475e:	e7f3      	b.n	8004748 <_dtoa_r+0x228>
 8004760:	2300      	movs	r3, #0
 8004762:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004764:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004766:	18fb      	adds	r3, r7, r3
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	3301      	adds	r3, #1
 800476c:	2b01      	cmp	r3, #1
 800476e:	9307      	str	r3, [sp, #28]
 8004770:	bfb8      	it	lt
 8004772:	2301      	movlt	r3, #1
 8004774:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004778:	2100      	movs	r1, #0
 800477a:	2204      	movs	r2, #4
 800477c:	f102 0514 	add.w	r5, r2, #20
 8004780:	429d      	cmp	r5, r3
 8004782:	d91f      	bls.n	80047c4 <_dtoa_r+0x2a4>
 8004784:	6041      	str	r1, [r0, #4]
 8004786:	4658      	mov	r0, fp
 8004788:	f000 fd8e 	bl	80052a8 <_Balloc>
 800478c:	4682      	mov	sl, r0
 800478e:	2800      	cmp	r0, #0
 8004790:	d13c      	bne.n	800480c <_dtoa_r+0x2ec>
 8004792:	4b1b      	ldr	r3, [pc, #108]	@ (8004800 <_dtoa_r+0x2e0>)
 8004794:	4602      	mov	r2, r0
 8004796:	f240 11af 	movw	r1, #431	@ 0x1af
 800479a:	e6d8      	b.n	800454e <_dtoa_r+0x2e>
 800479c:	2301      	movs	r3, #1
 800479e:	e7e0      	b.n	8004762 <_dtoa_r+0x242>
 80047a0:	2401      	movs	r4, #1
 80047a2:	2300      	movs	r3, #0
 80047a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80047a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80047a8:	f04f 33ff 	mov.w	r3, #4294967295
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	9307      	str	r3, [sp, #28]
 80047b0:	2200      	movs	r2, #0
 80047b2:	2312      	movs	r3, #18
 80047b4:	e7d0      	b.n	8004758 <_dtoa_r+0x238>
 80047b6:	2301      	movs	r3, #1
 80047b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80047ba:	e7f5      	b.n	80047a8 <_dtoa_r+0x288>
 80047bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	9307      	str	r3, [sp, #28]
 80047c2:	e7d7      	b.n	8004774 <_dtoa_r+0x254>
 80047c4:	3101      	adds	r1, #1
 80047c6:	0052      	lsls	r2, r2, #1
 80047c8:	e7d8      	b.n	800477c <_dtoa_r+0x25c>
 80047ca:	bf00      	nop
 80047cc:	f3af 8000 	nop.w
 80047d0:	636f4361 	.word	0x636f4361
 80047d4:	3fd287a7 	.word	0x3fd287a7
 80047d8:	8b60c8b3 	.word	0x8b60c8b3
 80047dc:	3fc68a28 	.word	0x3fc68a28
 80047e0:	509f79fb 	.word	0x509f79fb
 80047e4:	3fd34413 	.word	0x3fd34413
 80047e8:	080061b9 	.word	0x080061b9
 80047ec:	080061d0 	.word	0x080061d0
 80047f0:	7ff00000 	.word	0x7ff00000
 80047f4:	08006189 	.word	0x08006189
 80047f8:	3ff80000 	.word	0x3ff80000
 80047fc:	080062c8 	.word	0x080062c8
 8004800:	08006228 	.word	0x08006228
 8004804:	080061b5 	.word	0x080061b5
 8004808:	08006188 	.word	0x08006188
 800480c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004810:	6018      	str	r0, [r3, #0]
 8004812:	9b07      	ldr	r3, [sp, #28]
 8004814:	2b0e      	cmp	r3, #14
 8004816:	f200 80a4 	bhi.w	8004962 <_dtoa_r+0x442>
 800481a:	2c00      	cmp	r4, #0
 800481c:	f000 80a1 	beq.w	8004962 <_dtoa_r+0x442>
 8004820:	2f00      	cmp	r7, #0
 8004822:	dd33      	ble.n	800488c <_dtoa_r+0x36c>
 8004824:	4bad      	ldr	r3, [pc, #692]	@ (8004adc <_dtoa_r+0x5bc>)
 8004826:	f007 020f 	and.w	r2, r7, #15
 800482a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800482e:	ed93 7b00 	vldr	d7, [r3]
 8004832:	05f8      	lsls	r0, r7, #23
 8004834:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004838:	ea4f 1427 	mov.w	r4, r7, asr #4
 800483c:	d516      	bpl.n	800486c <_dtoa_r+0x34c>
 800483e:	4ba8      	ldr	r3, [pc, #672]	@ (8004ae0 <_dtoa_r+0x5c0>)
 8004840:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004844:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004848:	f7fc f820 	bl	800088c <__aeabi_ddiv>
 800484c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004850:	f004 040f 	and.w	r4, r4, #15
 8004854:	2603      	movs	r6, #3
 8004856:	4da2      	ldr	r5, [pc, #648]	@ (8004ae0 <_dtoa_r+0x5c0>)
 8004858:	b954      	cbnz	r4, 8004870 <_dtoa_r+0x350>
 800485a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800485e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004862:	f7fc f813 	bl	800088c <__aeabi_ddiv>
 8004866:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800486a:	e028      	b.n	80048be <_dtoa_r+0x39e>
 800486c:	2602      	movs	r6, #2
 800486e:	e7f2      	b.n	8004856 <_dtoa_r+0x336>
 8004870:	07e1      	lsls	r1, r4, #31
 8004872:	d508      	bpl.n	8004886 <_dtoa_r+0x366>
 8004874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004878:	e9d5 2300 	ldrd	r2, r3, [r5]
 800487c:	f7fb fedc 	bl	8000638 <__aeabi_dmul>
 8004880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004884:	3601      	adds	r6, #1
 8004886:	1064      	asrs	r4, r4, #1
 8004888:	3508      	adds	r5, #8
 800488a:	e7e5      	b.n	8004858 <_dtoa_r+0x338>
 800488c:	f000 80d2 	beq.w	8004a34 <_dtoa_r+0x514>
 8004890:	427c      	negs	r4, r7
 8004892:	4b92      	ldr	r3, [pc, #584]	@ (8004adc <_dtoa_r+0x5bc>)
 8004894:	4d92      	ldr	r5, [pc, #584]	@ (8004ae0 <_dtoa_r+0x5c0>)
 8004896:	f004 020f 	and.w	r2, r4, #15
 800489a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800489e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048a6:	f7fb fec7 	bl	8000638 <__aeabi_dmul>
 80048aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048ae:	1124      	asrs	r4, r4, #4
 80048b0:	2300      	movs	r3, #0
 80048b2:	2602      	movs	r6, #2
 80048b4:	2c00      	cmp	r4, #0
 80048b6:	f040 80b2 	bne.w	8004a1e <_dtoa_r+0x4fe>
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1d3      	bne.n	8004866 <_dtoa_r+0x346>
 80048be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80048c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80b7 	beq.w	8004a38 <_dtoa_r+0x518>
 80048ca:	4b86      	ldr	r3, [pc, #536]	@ (8004ae4 <_dtoa_r+0x5c4>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	4620      	mov	r0, r4
 80048d0:	4629      	mov	r1, r5
 80048d2:	f7fc f923 	bl	8000b1c <__aeabi_dcmplt>
 80048d6:	2800      	cmp	r0, #0
 80048d8:	f000 80ae 	beq.w	8004a38 <_dtoa_r+0x518>
 80048dc:	9b07      	ldr	r3, [sp, #28]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 80aa 	beq.w	8004a38 <_dtoa_r+0x518>
 80048e4:	9b00      	ldr	r3, [sp, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	dd37      	ble.n	800495a <_dtoa_r+0x43a>
 80048ea:	1e7b      	subs	r3, r7, #1
 80048ec:	9304      	str	r3, [sp, #16]
 80048ee:	4620      	mov	r0, r4
 80048f0:	4b7d      	ldr	r3, [pc, #500]	@ (8004ae8 <_dtoa_r+0x5c8>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	4629      	mov	r1, r5
 80048f6:	f7fb fe9f 	bl	8000638 <__aeabi_dmul>
 80048fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048fe:	9c00      	ldr	r4, [sp, #0]
 8004900:	3601      	adds	r6, #1
 8004902:	4630      	mov	r0, r6
 8004904:	f7fb fe2e 	bl	8000564 <__aeabi_i2d>
 8004908:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800490c:	f7fb fe94 	bl	8000638 <__aeabi_dmul>
 8004910:	4b76      	ldr	r3, [pc, #472]	@ (8004aec <_dtoa_r+0x5cc>)
 8004912:	2200      	movs	r2, #0
 8004914:	f7fb fcda 	bl	80002cc <__adddf3>
 8004918:	4605      	mov	r5, r0
 800491a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800491e:	2c00      	cmp	r4, #0
 8004920:	f040 808d 	bne.w	8004a3e <_dtoa_r+0x51e>
 8004924:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004928:	4b71      	ldr	r3, [pc, #452]	@ (8004af0 <_dtoa_r+0x5d0>)
 800492a:	2200      	movs	r2, #0
 800492c:	f7fb fccc 	bl	80002c8 <__aeabi_dsub>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004938:	462a      	mov	r2, r5
 800493a:	4633      	mov	r3, r6
 800493c:	f7fc f90c 	bl	8000b58 <__aeabi_dcmpgt>
 8004940:	2800      	cmp	r0, #0
 8004942:	f040 828b 	bne.w	8004e5c <_dtoa_r+0x93c>
 8004946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800494a:	462a      	mov	r2, r5
 800494c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004950:	f7fc f8e4 	bl	8000b1c <__aeabi_dcmplt>
 8004954:	2800      	cmp	r0, #0
 8004956:	f040 8128 	bne.w	8004baa <_dtoa_r+0x68a>
 800495a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800495e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004962:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004964:	2b00      	cmp	r3, #0
 8004966:	f2c0 815a 	blt.w	8004c1e <_dtoa_r+0x6fe>
 800496a:	2f0e      	cmp	r7, #14
 800496c:	f300 8157 	bgt.w	8004c1e <_dtoa_r+0x6fe>
 8004970:	4b5a      	ldr	r3, [pc, #360]	@ (8004adc <_dtoa_r+0x5bc>)
 8004972:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004976:	ed93 7b00 	vldr	d7, [r3]
 800497a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800497c:	2b00      	cmp	r3, #0
 800497e:	ed8d 7b00 	vstr	d7, [sp]
 8004982:	da03      	bge.n	800498c <_dtoa_r+0x46c>
 8004984:	9b07      	ldr	r3, [sp, #28]
 8004986:	2b00      	cmp	r3, #0
 8004988:	f340 8101 	ble.w	8004b8e <_dtoa_r+0x66e>
 800498c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004990:	4656      	mov	r6, sl
 8004992:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004996:	4620      	mov	r0, r4
 8004998:	4629      	mov	r1, r5
 800499a:	f7fb ff77 	bl	800088c <__aeabi_ddiv>
 800499e:	f7fc f8fb 	bl	8000b98 <__aeabi_d2iz>
 80049a2:	4680      	mov	r8, r0
 80049a4:	f7fb fdde 	bl	8000564 <__aeabi_i2d>
 80049a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049ac:	f7fb fe44 	bl	8000638 <__aeabi_dmul>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	4620      	mov	r0, r4
 80049b6:	4629      	mov	r1, r5
 80049b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80049bc:	f7fb fc84 	bl	80002c8 <__aeabi_dsub>
 80049c0:	f806 4b01 	strb.w	r4, [r6], #1
 80049c4:	9d07      	ldr	r5, [sp, #28]
 80049c6:	eba6 040a 	sub.w	r4, r6, sl
 80049ca:	42a5      	cmp	r5, r4
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	f040 8117 	bne.w	8004c02 <_dtoa_r+0x6e2>
 80049d4:	f7fb fc7a 	bl	80002cc <__adddf3>
 80049d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049dc:	4604      	mov	r4, r0
 80049de:	460d      	mov	r5, r1
 80049e0:	f7fc f8ba 	bl	8000b58 <__aeabi_dcmpgt>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	f040 80f9 	bne.w	8004bdc <_dtoa_r+0x6bc>
 80049ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049ee:	4620      	mov	r0, r4
 80049f0:	4629      	mov	r1, r5
 80049f2:	f7fc f889 	bl	8000b08 <__aeabi_dcmpeq>
 80049f6:	b118      	cbz	r0, 8004a00 <_dtoa_r+0x4e0>
 80049f8:	f018 0f01 	tst.w	r8, #1
 80049fc:	f040 80ee 	bne.w	8004bdc <_dtoa_r+0x6bc>
 8004a00:	4649      	mov	r1, r9
 8004a02:	4658      	mov	r0, fp
 8004a04:	f000 fc90 	bl	8005328 <_Bfree>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	7033      	strb	r3, [r6, #0]
 8004a0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004a0e:	3701      	adds	r7, #1
 8004a10:	601f      	str	r7, [r3, #0]
 8004a12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 831d 	beq.w	8005054 <_dtoa_r+0xb34>
 8004a1a:	601e      	str	r6, [r3, #0]
 8004a1c:	e31a      	b.n	8005054 <_dtoa_r+0xb34>
 8004a1e:	07e2      	lsls	r2, r4, #31
 8004a20:	d505      	bpl.n	8004a2e <_dtoa_r+0x50e>
 8004a22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a26:	f7fb fe07 	bl	8000638 <__aeabi_dmul>
 8004a2a:	3601      	adds	r6, #1
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	1064      	asrs	r4, r4, #1
 8004a30:	3508      	adds	r5, #8
 8004a32:	e73f      	b.n	80048b4 <_dtoa_r+0x394>
 8004a34:	2602      	movs	r6, #2
 8004a36:	e742      	b.n	80048be <_dtoa_r+0x39e>
 8004a38:	9c07      	ldr	r4, [sp, #28]
 8004a3a:	9704      	str	r7, [sp, #16]
 8004a3c:	e761      	b.n	8004902 <_dtoa_r+0x3e2>
 8004a3e:	4b27      	ldr	r3, [pc, #156]	@ (8004adc <_dtoa_r+0x5bc>)
 8004a40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004a42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a4a:	4454      	add	r4, sl
 8004a4c:	2900      	cmp	r1, #0
 8004a4e:	d053      	beq.n	8004af8 <_dtoa_r+0x5d8>
 8004a50:	4928      	ldr	r1, [pc, #160]	@ (8004af4 <_dtoa_r+0x5d4>)
 8004a52:	2000      	movs	r0, #0
 8004a54:	f7fb ff1a 	bl	800088c <__aeabi_ddiv>
 8004a58:	4633      	mov	r3, r6
 8004a5a:	462a      	mov	r2, r5
 8004a5c:	f7fb fc34 	bl	80002c8 <__aeabi_dsub>
 8004a60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004a64:	4656      	mov	r6, sl
 8004a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a6a:	f7fc f895 	bl	8000b98 <__aeabi_d2iz>
 8004a6e:	4605      	mov	r5, r0
 8004a70:	f7fb fd78 	bl	8000564 <__aeabi_i2d>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a7c:	f7fb fc24 	bl	80002c8 <__aeabi_dsub>
 8004a80:	3530      	adds	r5, #48	@ 0x30
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a8a:	f806 5b01 	strb.w	r5, [r6], #1
 8004a8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004a92:	f7fc f843 	bl	8000b1c <__aeabi_dcmplt>
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d171      	bne.n	8004b7e <_dtoa_r+0x65e>
 8004a9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a9e:	4911      	ldr	r1, [pc, #68]	@ (8004ae4 <_dtoa_r+0x5c4>)
 8004aa0:	2000      	movs	r0, #0
 8004aa2:	f7fb fc11 	bl	80002c8 <__aeabi_dsub>
 8004aa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004aaa:	f7fc f837 	bl	8000b1c <__aeabi_dcmplt>
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	f040 8095 	bne.w	8004bde <_dtoa_r+0x6be>
 8004ab4:	42a6      	cmp	r6, r4
 8004ab6:	f43f af50 	beq.w	800495a <_dtoa_r+0x43a>
 8004aba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004abe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae8 <_dtoa_r+0x5c8>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f7fb fdb9 	bl	8000638 <__aeabi_dmul>
 8004ac6:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <_dtoa_r+0x5c8>)
 8004ac8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004acc:	2200      	movs	r2, #0
 8004ace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ad2:	f7fb fdb1 	bl	8000638 <__aeabi_dmul>
 8004ad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ada:	e7c4      	b.n	8004a66 <_dtoa_r+0x546>
 8004adc:	080062c8 	.word	0x080062c8
 8004ae0:	080062a0 	.word	0x080062a0
 8004ae4:	3ff00000 	.word	0x3ff00000
 8004ae8:	40240000 	.word	0x40240000
 8004aec:	401c0000 	.word	0x401c0000
 8004af0:	40140000 	.word	0x40140000
 8004af4:	3fe00000 	.word	0x3fe00000
 8004af8:	4631      	mov	r1, r6
 8004afa:	4628      	mov	r0, r5
 8004afc:	f7fb fd9c 	bl	8000638 <__aeabi_dmul>
 8004b00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004b04:	9415      	str	r4, [sp, #84]	@ 0x54
 8004b06:	4656      	mov	r6, sl
 8004b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b0c:	f7fc f844 	bl	8000b98 <__aeabi_d2iz>
 8004b10:	4605      	mov	r5, r0
 8004b12:	f7fb fd27 	bl	8000564 <__aeabi_i2d>
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b1e:	f7fb fbd3 	bl	80002c8 <__aeabi_dsub>
 8004b22:	3530      	adds	r5, #48	@ 0x30
 8004b24:	f806 5b01 	strb.w	r5, [r6], #1
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	42a6      	cmp	r6, r4
 8004b2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004b32:	f04f 0200 	mov.w	r2, #0
 8004b36:	d124      	bne.n	8004b82 <_dtoa_r+0x662>
 8004b38:	4bac      	ldr	r3, [pc, #688]	@ (8004dec <_dtoa_r+0x8cc>)
 8004b3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004b3e:	f7fb fbc5 	bl	80002cc <__adddf3>
 8004b42:	4602      	mov	r2, r0
 8004b44:	460b      	mov	r3, r1
 8004b46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b4a:	f7fc f805 	bl	8000b58 <__aeabi_dcmpgt>
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	d145      	bne.n	8004bde <_dtoa_r+0x6be>
 8004b52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b56:	49a5      	ldr	r1, [pc, #660]	@ (8004dec <_dtoa_r+0x8cc>)
 8004b58:	2000      	movs	r0, #0
 8004b5a:	f7fb fbb5 	bl	80002c8 <__aeabi_dsub>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b66:	f7fb ffd9 	bl	8000b1c <__aeabi_dcmplt>
 8004b6a:	2800      	cmp	r0, #0
 8004b6c:	f43f aef5 	beq.w	800495a <_dtoa_r+0x43a>
 8004b70:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8004b72:	1e73      	subs	r3, r6, #1
 8004b74:	9315      	str	r3, [sp, #84]	@ 0x54
 8004b76:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004b7a:	2b30      	cmp	r3, #48	@ 0x30
 8004b7c:	d0f8      	beq.n	8004b70 <_dtoa_r+0x650>
 8004b7e:	9f04      	ldr	r7, [sp, #16]
 8004b80:	e73e      	b.n	8004a00 <_dtoa_r+0x4e0>
 8004b82:	4b9b      	ldr	r3, [pc, #620]	@ (8004df0 <_dtoa_r+0x8d0>)
 8004b84:	f7fb fd58 	bl	8000638 <__aeabi_dmul>
 8004b88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b8c:	e7bc      	b.n	8004b08 <_dtoa_r+0x5e8>
 8004b8e:	d10c      	bne.n	8004baa <_dtoa_r+0x68a>
 8004b90:	4b98      	ldr	r3, [pc, #608]	@ (8004df4 <_dtoa_r+0x8d4>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b98:	f7fb fd4e 	bl	8000638 <__aeabi_dmul>
 8004b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ba0:	f7fb ffd0 	bl	8000b44 <__aeabi_dcmpge>
 8004ba4:	2800      	cmp	r0, #0
 8004ba6:	f000 8157 	beq.w	8004e58 <_dtoa_r+0x938>
 8004baa:	2400      	movs	r4, #0
 8004bac:	4625      	mov	r5, r4
 8004bae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	9304      	str	r3, [sp, #16]
 8004bb4:	4656      	mov	r6, sl
 8004bb6:	2700      	movs	r7, #0
 8004bb8:	4621      	mov	r1, r4
 8004bba:	4658      	mov	r0, fp
 8004bbc:	f000 fbb4 	bl	8005328 <_Bfree>
 8004bc0:	2d00      	cmp	r5, #0
 8004bc2:	d0dc      	beq.n	8004b7e <_dtoa_r+0x65e>
 8004bc4:	b12f      	cbz	r7, 8004bd2 <_dtoa_r+0x6b2>
 8004bc6:	42af      	cmp	r7, r5
 8004bc8:	d003      	beq.n	8004bd2 <_dtoa_r+0x6b2>
 8004bca:	4639      	mov	r1, r7
 8004bcc:	4658      	mov	r0, fp
 8004bce:	f000 fbab 	bl	8005328 <_Bfree>
 8004bd2:	4629      	mov	r1, r5
 8004bd4:	4658      	mov	r0, fp
 8004bd6:	f000 fba7 	bl	8005328 <_Bfree>
 8004bda:	e7d0      	b.n	8004b7e <_dtoa_r+0x65e>
 8004bdc:	9704      	str	r7, [sp, #16]
 8004bde:	4633      	mov	r3, r6
 8004be0:	461e      	mov	r6, r3
 8004be2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004be6:	2a39      	cmp	r2, #57	@ 0x39
 8004be8:	d107      	bne.n	8004bfa <_dtoa_r+0x6da>
 8004bea:	459a      	cmp	sl, r3
 8004bec:	d1f8      	bne.n	8004be0 <_dtoa_r+0x6c0>
 8004bee:	9a04      	ldr	r2, [sp, #16]
 8004bf0:	3201      	adds	r2, #1
 8004bf2:	9204      	str	r2, [sp, #16]
 8004bf4:	2230      	movs	r2, #48	@ 0x30
 8004bf6:	f88a 2000 	strb.w	r2, [sl]
 8004bfa:	781a      	ldrb	r2, [r3, #0]
 8004bfc:	3201      	adds	r2, #1
 8004bfe:	701a      	strb	r2, [r3, #0]
 8004c00:	e7bd      	b.n	8004b7e <_dtoa_r+0x65e>
 8004c02:	4b7b      	ldr	r3, [pc, #492]	@ (8004df0 <_dtoa_r+0x8d0>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	f7fb fd17 	bl	8000638 <__aeabi_dmul>
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	4604      	mov	r4, r0
 8004c10:	460d      	mov	r5, r1
 8004c12:	f7fb ff79 	bl	8000b08 <__aeabi_dcmpeq>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	f43f aebb 	beq.w	8004992 <_dtoa_r+0x472>
 8004c1c:	e6f0      	b.n	8004a00 <_dtoa_r+0x4e0>
 8004c1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004c20:	2a00      	cmp	r2, #0
 8004c22:	f000 80db 	beq.w	8004ddc <_dtoa_r+0x8bc>
 8004c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c28:	2a01      	cmp	r2, #1
 8004c2a:	f300 80bf 	bgt.w	8004dac <_dtoa_r+0x88c>
 8004c2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004c30:	2a00      	cmp	r2, #0
 8004c32:	f000 80b7 	beq.w	8004da4 <_dtoa_r+0x884>
 8004c36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004c3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004c3c:	4646      	mov	r6, r8
 8004c3e:	9a08      	ldr	r2, [sp, #32]
 8004c40:	2101      	movs	r1, #1
 8004c42:	441a      	add	r2, r3
 8004c44:	4658      	mov	r0, fp
 8004c46:	4498      	add	r8, r3
 8004c48:	9208      	str	r2, [sp, #32]
 8004c4a:	f000 fc21 	bl	8005490 <__i2b>
 8004c4e:	4605      	mov	r5, r0
 8004c50:	b15e      	cbz	r6, 8004c6a <_dtoa_r+0x74a>
 8004c52:	9b08      	ldr	r3, [sp, #32]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	dd08      	ble.n	8004c6a <_dtoa_r+0x74a>
 8004c58:	42b3      	cmp	r3, r6
 8004c5a:	9a08      	ldr	r2, [sp, #32]
 8004c5c:	bfa8      	it	ge
 8004c5e:	4633      	movge	r3, r6
 8004c60:	eba8 0803 	sub.w	r8, r8, r3
 8004c64:	1af6      	subs	r6, r6, r3
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	9308      	str	r3, [sp, #32]
 8004c6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c6c:	b1f3      	cbz	r3, 8004cac <_dtoa_r+0x78c>
 8004c6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 80b7 	beq.w	8004de4 <_dtoa_r+0x8c4>
 8004c76:	b18c      	cbz	r4, 8004c9c <_dtoa_r+0x77c>
 8004c78:	4629      	mov	r1, r5
 8004c7a:	4622      	mov	r2, r4
 8004c7c:	4658      	mov	r0, fp
 8004c7e:	f000 fcc7 	bl	8005610 <__pow5mult>
 8004c82:	464a      	mov	r2, r9
 8004c84:	4601      	mov	r1, r0
 8004c86:	4605      	mov	r5, r0
 8004c88:	4658      	mov	r0, fp
 8004c8a:	f000 fc17 	bl	80054bc <__multiply>
 8004c8e:	4649      	mov	r1, r9
 8004c90:	9004      	str	r0, [sp, #16]
 8004c92:	4658      	mov	r0, fp
 8004c94:	f000 fb48 	bl	8005328 <_Bfree>
 8004c98:	9b04      	ldr	r3, [sp, #16]
 8004c9a:	4699      	mov	r9, r3
 8004c9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c9e:	1b1a      	subs	r2, r3, r4
 8004ca0:	d004      	beq.n	8004cac <_dtoa_r+0x78c>
 8004ca2:	4649      	mov	r1, r9
 8004ca4:	4658      	mov	r0, fp
 8004ca6:	f000 fcb3 	bl	8005610 <__pow5mult>
 8004caa:	4681      	mov	r9, r0
 8004cac:	2101      	movs	r1, #1
 8004cae:	4658      	mov	r0, fp
 8004cb0:	f000 fbee 	bl	8005490 <__i2b>
 8004cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cb6:	4604      	mov	r4, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 81cf 	beq.w	800505c <_dtoa_r+0xb3c>
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	4601      	mov	r1, r0
 8004cc2:	4658      	mov	r0, fp
 8004cc4:	f000 fca4 	bl	8005610 <__pow5mult>
 8004cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	4604      	mov	r4, r0
 8004cce:	f300 8095 	bgt.w	8004dfc <_dtoa_r+0x8dc>
 8004cd2:	9b02      	ldr	r3, [sp, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f040 8087 	bne.w	8004de8 <_dtoa_r+0x8c8>
 8004cda:	9b03      	ldr	r3, [sp, #12]
 8004cdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 8089 	bne.w	8004df8 <_dtoa_r+0x8d8>
 8004ce6:	9b03      	ldr	r3, [sp, #12]
 8004ce8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004cec:	0d1b      	lsrs	r3, r3, #20
 8004cee:	051b      	lsls	r3, r3, #20
 8004cf0:	b12b      	cbz	r3, 8004cfe <_dtoa_r+0x7de>
 8004cf2:	9b08      	ldr	r3, [sp, #32]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	9308      	str	r3, [sp, #32]
 8004cf8:	f108 0801 	add.w	r8, r8, #1
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 81b0 	beq.w	8005068 <_dtoa_r+0xb48>
 8004d08:	6923      	ldr	r3, [r4, #16]
 8004d0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d0e:	6918      	ldr	r0, [r3, #16]
 8004d10:	f000 fb72 	bl	80053f8 <__hi0bits>
 8004d14:	f1c0 0020 	rsb	r0, r0, #32
 8004d18:	9b08      	ldr	r3, [sp, #32]
 8004d1a:	4418      	add	r0, r3
 8004d1c:	f010 001f 	ands.w	r0, r0, #31
 8004d20:	d077      	beq.n	8004e12 <_dtoa_r+0x8f2>
 8004d22:	f1c0 0320 	rsb	r3, r0, #32
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	dd6b      	ble.n	8004e02 <_dtoa_r+0x8e2>
 8004d2a:	9b08      	ldr	r3, [sp, #32]
 8004d2c:	f1c0 001c 	rsb	r0, r0, #28
 8004d30:	4403      	add	r3, r0
 8004d32:	4480      	add	r8, r0
 8004d34:	4406      	add	r6, r0
 8004d36:	9308      	str	r3, [sp, #32]
 8004d38:	f1b8 0f00 	cmp.w	r8, #0
 8004d3c:	dd05      	ble.n	8004d4a <_dtoa_r+0x82a>
 8004d3e:	4649      	mov	r1, r9
 8004d40:	4642      	mov	r2, r8
 8004d42:	4658      	mov	r0, fp
 8004d44:	f000 fcbe 	bl	80056c4 <__lshift>
 8004d48:	4681      	mov	r9, r0
 8004d4a:	9b08      	ldr	r3, [sp, #32]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	dd05      	ble.n	8004d5c <_dtoa_r+0x83c>
 8004d50:	4621      	mov	r1, r4
 8004d52:	461a      	mov	r2, r3
 8004d54:	4658      	mov	r0, fp
 8004d56:	f000 fcb5 	bl	80056c4 <__lshift>
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d059      	beq.n	8004e16 <_dtoa_r+0x8f6>
 8004d62:	4621      	mov	r1, r4
 8004d64:	4648      	mov	r0, r9
 8004d66:	f000 fd19 	bl	800579c <__mcmp>
 8004d6a:	2800      	cmp	r0, #0
 8004d6c:	da53      	bge.n	8004e16 <_dtoa_r+0x8f6>
 8004d6e:	1e7b      	subs	r3, r7, #1
 8004d70:	9304      	str	r3, [sp, #16]
 8004d72:	4649      	mov	r1, r9
 8004d74:	2300      	movs	r3, #0
 8004d76:	220a      	movs	r2, #10
 8004d78:	4658      	mov	r0, fp
 8004d7a:	f000 faf7 	bl	800536c <__multadd>
 8004d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d80:	4681      	mov	r9, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8172 	beq.w	800506c <_dtoa_r+0xb4c>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	4629      	mov	r1, r5
 8004d8c:	220a      	movs	r2, #10
 8004d8e:	4658      	mov	r0, fp
 8004d90:	f000 faec 	bl	800536c <__multadd>
 8004d94:	9b00      	ldr	r3, [sp, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	4605      	mov	r5, r0
 8004d9a:	dc67      	bgt.n	8004e6c <_dtoa_r+0x94c>
 8004d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	dc41      	bgt.n	8004e26 <_dtoa_r+0x906>
 8004da2:	e063      	b.n	8004e6c <_dtoa_r+0x94c>
 8004da4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004da6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004daa:	e746      	b.n	8004c3a <_dtoa_r+0x71a>
 8004dac:	9b07      	ldr	r3, [sp, #28]
 8004dae:	1e5c      	subs	r4, r3, #1
 8004db0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004db2:	42a3      	cmp	r3, r4
 8004db4:	bfbf      	itttt	lt
 8004db6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004db8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004dba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004dbc:	1ae3      	sublt	r3, r4, r3
 8004dbe:	bfb4      	ite	lt
 8004dc0:	18d2      	addlt	r2, r2, r3
 8004dc2:	1b1c      	subge	r4, r3, r4
 8004dc4:	9b07      	ldr	r3, [sp, #28]
 8004dc6:	bfbc      	itt	lt
 8004dc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004dca:	2400      	movlt	r4, #0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bfb5      	itete	lt
 8004dd0:	eba8 0603 	sublt.w	r6, r8, r3
 8004dd4:	9b07      	ldrge	r3, [sp, #28]
 8004dd6:	2300      	movlt	r3, #0
 8004dd8:	4646      	movge	r6, r8
 8004dda:	e730      	b.n	8004c3e <_dtoa_r+0x71e>
 8004ddc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004dde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004de0:	4646      	mov	r6, r8
 8004de2:	e735      	b.n	8004c50 <_dtoa_r+0x730>
 8004de4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004de6:	e75c      	b.n	8004ca2 <_dtoa_r+0x782>
 8004de8:	2300      	movs	r3, #0
 8004dea:	e788      	b.n	8004cfe <_dtoa_r+0x7de>
 8004dec:	3fe00000 	.word	0x3fe00000
 8004df0:	40240000 	.word	0x40240000
 8004df4:	40140000 	.word	0x40140000
 8004df8:	9b02      	ldr	r3, [sp, #8]
 8004dfa:	e780      	b.n	8004cfe <_dtoa_r+0x7de>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e00:	e782      	b.n	8004d08 <_dtoa_r+0x7e8>
 8004e02:	d099      	beq.n	8004d38 <_dtoa_r+0x818>
 8004e04:	9a08      	ldr	r2, [sp, #32]
 8004e06:	331c      	adds	r3, #28
 8004e08:	441a      	add	r2, r3
 8004e0a:	4498      	add	r8, r3
 8004e0c:	441e      	add	r6, r3
 8004e0e:	9208      	str	r2, [sp, #32]
 8004e10:	e792      	b.n	8004d38 <_dtoa_r+0x818>
 8004e12:	4603      	mov	r3, r0
 8004e14:	e7f6      	b.n	8004e04 <_dtoa_r+0x8e4>
 8004e16:	9b07      	ldr	r3, [sp, #28]
 8004e18:	9704      	str	r7, [sp, #16]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	dc20      	bgt.n	8004e60 <_dtoa_r+0x940>
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	dd1e      	ble.n	8004e64 <_dtoa_r+0x944>
 8004e26:	9b00      	ldr	r3, [sp, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f47f aec0 	bne.w	8004bae <_dtoa_r+0x68e>
 8004e2e:	4621      	mov	r1, r4
 8004e30:	2205      	movs	r2, #5
 8004e32:	4658      	mov	r0, fp
 8004e34:	f000 fa9a 	bl	800536c <__multadd>
 8004e38:	4601      	mov	r1, r0
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	4648      	mov	r0, r9
 8004e3e:	f000 fcad 	bl	800579c <__mcmp>
 8004e42:	2800      	cmp	r0, #0
 8004e44:	f77f aeb3 	ble.w	8004bae <_dtoa_r+0x68e>
 8004e48:	4656      	mov	r6, sl
 8004e4a:	2331      	movs	r3, #49	@ 0x31
 8004e4c:	f806 3b01 	strb.w	r3, [r6], #1
 8004e50:	9b04      	ldr	r3, [sp, #16]
 8004e52:	3301      	adds	r3, #1
 8004e54:	9304      	str	r3, [sp, #16]
 8004e56:	e6ae      	b.n	8004bb6 <_dtoa_r+0x696>
 8004e58:	9c07      	ldr	r4, [sp, #28]
 8004e5a:	9704      	str	r7, [sp, #16]
 8004e5c:	4625      	mov	r5, r4
 8004e5e:	e7f3      	b.n	8004e48 <_dtoa_r+0x928>
 8004e60:	9b07      	ldr	r3, [sp, #28]
 8004e62:	9300      	str	r3, [sp, #0]
 8004e64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 8104 	beq.w	8005074 <_dtoa_r+0xb54>
 8004e6c:	2e00      	cmp	r6, #0
 8004e6e:	dd05      	ble.n	8004e7c <_dtoa_r+0x95c>
 8004e70:	4629      	mov	r1, r5
 8004e72:	4632      	mov	r2, r6
 8004e74:	4658      	mov	r0, fp
 8004e76:	f000 fc25 	bl	80056c4 <__lshift>
 8004e7a:	4605      	mov	r5, r0
 8004e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d05a      	beq.n	8004f38 <_dtoa_r+0xa18>
 8004e82:	6869      	ldr	r1, [r5, #4]
 8004e84:	4658      	mov	r0, fp
 8004e86:	f000 fa0f 	bl	80052a8 <_Balloc>
 8004e8a:	4606      	mov	r6, r0
 8004e8c:	b928      	cbnz	r0, 8004e9a <_dtoa_r+0x97a>
 8004e8e:	4b84      	ldr	r3, [pc, #528]	@ (80050a0 <_dtoa_r+0xb80>)
 8004e90:	4602      	mov	r2, r0
 8004e92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004e96:	f7ff bb5a 	b.w	800454e <_dtoa_r+0x2e>
 8004e9a:	692a      	ldr	r2, [r5, #16]
 8004e9c:	3202      	adds	r2, #2
 8004e9e:	0092      	lsls	r2, r2, #2
 8004ea0:	f105 010c 	add.w	r1, r5, #12
 8004ea4:	300c      	adds	r0, #12
 8004ea6:	f000 fe3d 	bl	8005b24 <memcpy>
 8004eaa:	2201      	movs	r2, #1
 8004eac:	4631      	mov	r1, r6
 8004eae:	4658      	mov	r0, fp
 8004eb0:	f000 fc08 	bl	80056c4 <__lshift>
 8004eb4:	f10a 0301 	add.w	r3, sl, #1
 8004eb8:	9307      	str	r3, [sp, #28]
 8004eba:	9b00      	ldr	r3, [sp, #0]
 8004ebc:	4453      	add	r3, sl
 8004ebe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ec0:	9b02      	ldr	r3, [sp, #8]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	462f      	mov	r7, r5
 8004ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004eca:	4605      	mov	r5, r0
 8004ecc:	9b07      	ldr	r3, [sp, #28]
 8004ece:	4621      	mov	r1, r4
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	4648      	mov	r0, r9
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	f7ff fa9a 	bl	800440e <quorem>
 8004eda:	4639      	mov	r1, r7
 8004edc:	9002      	str	r0, [sp, #8]
 8004ede:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004ee2:	4648      	mov	r0, r9
 8004ee4:	f000 fc5a 	bl	800579c <__mcmp>
 8004ee8:	462a      	mov	r2, r5
 8004eea:	9008      	str	r0, [sp, #32]
 8004eec:	4621      	mov	r1, r4
 8004eee:	4658      	mov	r0, fp
 8004ef0:	f000 fc70 	bl	80057d4 <__mdiff>
 8004ef4:	68c2      	ldr	r2, [r0, #12]
 8004ef6:	4606      	mov	r6, r0
 8004ef8:	bb02      	cbnz	r2, 8004f3c <_dtoa_r+0xa1c>
 8004efa:	4601      	mov	r1, r0
 8004efc:	4648      	mov	r0, r9
 8004efe:	f000 fc4d 	bl	800579c <__mcmp>
 8004f02:	4602      	mov	r2, r0
 8004f04:	4631      	mov	r1, r6
 8004f06:	4658      	mov	r0, fp
 8004f08:	920e      	str	r2, [sp, #56]	@ 0x38
 8004f0a:	f000 fa0d 	bl	8005328 <_Bfree>
 8004f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f12:	9e07      	ldr	r6, [sp, #28]
 8004f14:	ea43 0102 	orr.w	r1, r3, r2
 8004f18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f1a:	4319      	orrs	r1, r3
 8004f1c:	d110      	bne.n	8004f40 <_dtoa_r+0xa20>
 8004f1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f22:	d029      	beq.n	8004f78 <_dtoa_r+0xa58>
 8004f24:	9b08      	ldr	r3, [sp, #32]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	dd02      	ble.n	8004f30 <_dtoa_r+0xa10>
 8004f2a:	9b02      	ldr	r3, [sp, #8]
 8004f2c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004f30:	9b00      	ldr	r3, [sp, #0]
 8004f32:	f883 8000 	strb.w	r8, [r3]
 8004f36:	e63f      	b.n	8004bb8 <_dtoa_r+0x698>
 8004f38:	4628      	mov	r0, r5
 8004f3a:	e7bb      	b.n	8004eb4 <_dtoa_r+0x994>
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	e7e1      	b.n	8004f04 <_dtoa_r+0x9e4>
 8004f40:	9b08      	ldr	r3, [sp, #32]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	db04      	blt.n	8004f50 <_dtoa_r+0xa30>
 8004f46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f48:	430b      	orrs	r3, r1
 8004f4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	d120      	bne.n	8004f92 <_dtoa_r+0xa72>
 8004f50:	2a00      	cmp	r2, #0
 8004f52:	dded      	ble.n	8004f30 <_dtoa_r+0xa10>
 8004f54:	4649      	mov	r1, r9
 8004f56:	2201      	movs	r2, #1
 8004f58:	4658      	mov	r0, fp
 8004f5a:	f000 fbb3 	bl	80056c4 <__lshift>
 8004f5e:	4621      	mov	r1, r4
 8004f60:	4681      	mov	r9, r0
 8004f62:	f000 fc1b 	bl	800579c <__mcmp>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	dc03      	bgt.n	8004f72 <_dtoa_r+0xa52>
 8004f6a:	d1e1      	bne.n	8004f30 <_dtoa_r+0xa10>
 8004f6c:	f018 0f01 	tst.w	r8, #1
 8004f70:	d0de      	beq.n	8004f30 <_dtoa_r+0xa10>
 8004f72:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f76:	d1d8      	bne.n	8004f2a <_dtoa_r+0xa0a>
 8004f78:	9a00      	ldr	r2, [sp, #0]
 8004f7a:	2339      	movs	r3, #57	@ 0x39
 8004f7c:	7013      	strb	r3, [r2, #0]
 8004f7e:	4633      	mov	r3, r6
 8004f80:	461e      	mov	r6, r3
 8004f82:	3b01      	subs	r3, #1
 8004f84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004f88:	2a39      	cmp	r2, #57	@ 0x39
 8004f8a:	d052      	beq.n	8005032 <_dtoa_r+0xb12>
 8004f8c:	3201      	adds	r2, #1
 8004f8e:	701a      	strb	r2, [r3, #0]
 8004f90:	e612      	b.n	8004bb8 <_dtoa_r+0x698>
 8004f92:	2a00      	cmp	r2, #0
 8004f94:	dd07      	ble.n	8004fa6 <_dtoa_r+0xa86>
 8004f96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f9a:	d0ed      	beq.n	8004f78 <_dtoa_r+0xa58>
 8004f9c:	9a00      	ldr	r2, [sp, #0]
 8004f9e:	f108 0301 	add.w	r3, r8, #1
 8004fa2:	7013      	strb	r3, [r2, #0]
 8004fa4:	e608      	b.n	8004bb8 <_dtoa_r+0x698>
 8004fa6:	9b07      	ldr	r3, [sp, #28]
 8004fa8:	9a07      	ldr	r2, [sp, #28]
 8004faa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004fae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d028      	beq.n	8005006 <_dtoa_r+0xae6>
 8004fb4:	4649      	mov	r1, r9
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	220a      	movs	r2, #10
 8004fba:	4658      	mov	r0, fp
 8004fbc:	f000 f9d6 	bl	800536c <__multadd>
 8004fc0:	42af      	cmp	r7, r5
 8004fc2:	4681      	mov	r9, r0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	f04f 020a 	mov.w	r2, #10
 8004fcc:	4639      	mov	r1, r7
 8004fce:	4658      	mov	r0, fp
 8004fd0:	d107      	bne.n	8004fe2 <_dtoa_r+0xac2>
 8004fd2:	f000 f9cb 	bl	800536c <__multadd>
 8004fd6:	4607      	mov	r7, r0
 8004fd8:	4605      	mov	r5, r0
 8004fda:	9b07      	ldr	r3, [sp, #28]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	9307      	str	r3, [sp, #28]
 8004fe0:	e774      	b.n	8004ecc <_dtoa_r+0x9ac>
 8004fe2:	f000 f9c3 	bl	800536c <__multadd>
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	4607      	mov	r7, r0
 8004fea:	2300      	movs	r3, #0
 8004fec:	220a      	movs	r2, #10
 8004fee:	4658      	mov	r0, fp
 8004ff0:	f000 f9bc 	bl	800536c <__multadd>
 8004ff4:	4605      	mov	r5, r0
 8004ff6:	e7f0      	b.n	8004fda <_dtoa_r+0xaba>
 8004ff8:	9b00      	ldr	r3, [sp, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	bfcc      	ite	gt
 8004ffe:	461e      	movgt	r6, r3
 8005000:	2601      	movle	r6, #1
 8005002:	4456      	add	r6, sl
 8005004:	2700      	movs	r7, #0
 8005006:	4649      	mov	r1, r9
 8005008:	2201      	movs	r2, #1
 800500a:	4658      	mov	r0, fp
 800500c:	f000 fb5a 	bl	80056c4 <__lshift>
 8005010:	4621      	mov	r1, r4
 8005012:	4681      	mov	r9, r0
 8005014:	f000 fbc2 	bl	800579c <__mcmp>
 8005018:	2800      	cmp	r0, #0
 800501a:	dcb0      	bgt.n	8004f7e <_dtoa_r+0xa5e>
 800501c:	d102      	bne.n	8005024 <_dtoa_r+0xb04>
 800501e:	f018 0f01 	tst.w	r8, #1
 8005022:	d1ac      	bne.n	8004f7e <_dtoa_r+0xa5e>
 8005024:	4633      	mov	r3, r6
 8005026:	461e      	mov	r6, r3
 8005028:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800502c:	2a30      	cmp	r2, #48	@ 0x30
 800502e:	d0fa      	beq.n	8005026 <_dtoa_r+0xb06>
 8005030:	e5c2      	b.n	8004bb8 <_dtoa_r+0x698>
 8005032:	459a      	cmp	sl, r3
 8005034:	d1a4      	bne.n	8004f80 <_dtoa_r+0xa60>
 8005036:	9b04      	ldr	r3, [sp, #16]
 8005038:	3301      	adds	r3, #1
 800503a:	9304      	str	r3, [sp, #16]
 800503c:	2331      	movs	r3, #49	@ 0x31
 800503e:	f88a 3000 	strb.w	r3, [sl]
 8005042:	e5b9      	b.n	8004bb8 <_dtoa_r+0x698>
 8005044:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005046:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80050a4 <_dtoa_r+0xb84>
 800504a:	b11b      	cbz	r3, 8005054 <_dtoa_r+0xb34>
 800504c:	f10a 0308 	add.w	r3, sl, #8
 8005050:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	4650      	mov	r0, sl
 8005056:	b019      	add	sp, #100	@ 0x64
 8005058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800505e:	2b01      	cmp	r3, #1
 8005060:	f77f ae37 	ble.w	8004cd2 <_dtoa_r+0x7b2>
 8005064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005066:	930a      	str	r3, [sp, #40]	@ 0x28
 8005068:	2001      	movs	r0, #1
 800506a:	e655      	b.n	8004d18 <_dtoa_r+0x7f8>
 800506c:	9b00      	ldr	r3, [sp, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	f77f aed6 	ble.w	8004e20 <_dtoa_r+0x900>
 8005074:	4656      	mov	r6, sl
 8005076:	4621      	mov	r1, r4
 8005078:	4648      	mov	r0, r9
 800507a:	f7ff f9c8 	bl	800440e <quorem>
 800507e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005082:	f806 8b01 	strb.w	r8, [r6], #1
 8005086:	9b00      	ldr	r3, [sp, #0]
 8005088:	eba6 020a 	sub.w	r2, r6, sl
 800508c:	4293      	cmp	r3, r2
 800508e:	ddb3      	ble.n	8004ff8 <_dtoa_r+0xad8>
 8005090:	4649      	mov	r1, r9
 8005092:	2300      	movs	r3, #0
 8005094:	220a      	movs	r2, #10
 8005096:	4658      	mov	r0, fp
 8005098:	f000 f968 	bl	800536c <__multadd>
 800509c:	4681      	mov	r9, r0
 800509e:	e7ea      	b.n	8005076 <_dtoa_r+0xb56>
 80050a0:	08006228 	.word	0x08006228
 80050a4:	080061ac 	.word	0x080061ac

080050a8 <_free_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	4605      	mov	r5, r0
 80050ac:	2900      	cmp	r1, #0
 80050ae:	d041      	beq.n	8005134 <_free_r+0x8c>
 80050b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050b4:	1f0c      	subs	r4, r1, #4
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bfb8      	it	lt
 80050ba:	18e4      	addlt	r4, r4, r3
 80050bc:	f000 f8e8 	bl	8005290 <__malloc_lock>
 80050c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005138 <_free_r+0x90>)
 80050c2:	6813      	ldr	r3, [r2, #0]
 80050c4:	b933      	cbnz	r3, 80050d4 <_free_r+0x2c>
 80050c6:	6063      	str	r3, [r4, #4]
 80050c8:	6014      	str	r4, [r2, #0]
 80050ca:	4628      	mov	r0, r5
 80050cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050d0:	f000 b8e4 	b.w	800529c <__malloc_unlock>
 80050d4:	42a3      	cmp	r3, r4
 80050d6:	d908      	bls.n	80050ea <_free_r+0x42>
 80050d8:	6820      	ldr	r0, [r4, #0]
 80050da:	1821      	adds	r1, r4, r0
 80050dc:	428b      	cmp	r3, r1
 80050de:	bf01      	itttt	eq
 80050e0:	6819      	ldreq	r1, [r3, #0]
 80050e2:	685b      	ldreq	r3, [r3, #4]
 80050e4:	1809      	addeq	r1, r1, r0
 80050e6:	6021      	streq	r1, [r4, #0]
 80050e8:	e7ed      	b.n	80050c6 <_free_r+0x1e>
 80050ea:	461a      	mov	r2, r3
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	b10b      	cbz	r3, 80050f4 <_free_r+0x4c>
 80050f0:	42a3      	cmp	r3, r4
 80050f2:	d9fa      	bls.n	80050ea <_free_r+0x42>
 80050f4:	6811      	ldr	r1, [r2, #0]
 80050f6:	1850      	adds	r0, r2, r1
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d10b      	bne.n	8005114 <_free_r+0x6c>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	4401      	add	r1, r0
 8005100:	1850      	adds	r0, r2, r1
 8005102:	4283      	cmp	r3, r0
 8005104:	6011      	str	r1, [r2, #0]
 8005106:	d1e0      	bne.n	80050ca <_free_r+0x22>
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	6053      	str	r3, [r2, #4]
 800510e:	4408      	add	r0, r1
 8005110:	6010      	str	r0, [r2, #0]
 8005112:	e7da      	b.n	80050ca <_free_r+0x22>
 8005114:	d902      	bls.n	800511c <_free_r+0x74>
 8005116:	230c      	movs	r3, #12
 8005118:	602b      	str	r3, [r5, #0]
 800511a:	e7d6      	b.n	80050ca <_free_r+0x22>
 800511c:	6820      	ldr	r0, [r4, #0]
 800511e:	1821      	adds	r1, r4, r0
 8005120:	428b      	cmp	r3, r1
 8005122:	bf04      	itt	eq
 8005124:	6819      	ldreq	r1, [r3, #0]
 8005126:	685b      	ldreq	r3, [r3, #4]
 8005128:	6063      	str	r3, [r4, #4]
 800512a:	bf04      	itt	eq
 800512c:	1809      	addeq	r1, r1, r0
 800512e:	6021      	streq	r1, [r4, #0]
 8005130:	6054      	str	r4, [r2, #4]
 8005132:	e7ca      	b.n	80050ca <_free_r+0x22>
 8005134:	bd38      	pop	{r3, r4, r5, pc}
 8005136:	bf00      	nop
 8005138:	200003e4 	.word	0x200003e4

0800513c <malloc>:
 800513c:	4b02      	ldr	r3, [pc, #8]	@ (8005148 <malloc+0xc>)
 800513e:	4601      	mov	r1, r0
 8005140:	6818      	ldr	r0, [r3, #0]
 8005142:	f000 b825 	b.w	8005190 <_malloc_r>
 8005146:	bf00      	nop
 8005148:	20000018 	.word	0x20000018

0800514c <sbrk_aligned>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	4e0f      	ldr	r6, [pc, #60]	@ (800518c <sbrk_aligned+0x40>)
 8005150:	460c      	mov	r4, r1
 8005152:	6831      	ldr	r1, [r6, #0]
 8005154:	4605      	mov	r5, r0
 8005156:	b911      	cbnz	r1, 800515e <sbrk_aligned+0x12>
 8005158:	f000 fcd4 	bl	8005b04 <_sbrk_r>
 800515c:	6030      	str	r0, [r6, #0]
 800515e:	4621      	mov	r1, r4
 8005160:	4628      	mov	r0, r5
 8005162:	f000 fccf 	bl	8005b04 <_sbrk_r>
 8005166:	1c43      	adds	r3, r0, #1
 8005168:	d103      	bne.n	8005172 <sbrk_aligned+0x26>
 800516a:	f04f 34ff 	mov.w	r4, #4294967295
 800516e:	4620      	mov	r0, r4
 8005170:	bd70      	pop	{r4, r5, r6, pc}
 8005172:	1cc4      	adds	r4, r0, #3
 8005174:	f024 0403 	bic.w	r4, r4, #3
 8005178:	42a0      	cmp	r0, r4
 800517a:	d0f8      	beq.n	800516e <sbrk_aligned+0x22>
 800517c:	1a21      	subs	r1, r4, r0
 800517e:	4628      	mov	r0, r5
 8005180:	f000 fcc0 	bl	8005b04 <_sbrk_r>
 8005184:	3001      	adds	r0, #1
 8005186:	d1f2      	bne.n	800516e <sbrk_aligned+0x22>
 8005188:	e7ef      	b.n	800516a <sbrk_aligned+0x1e>
 800518a:	bf00      	nop
 800518c:	200003e0 	.word	0x200003e0

08005190 <_malloc_r>:
 8005190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005194:	1ccd      	adds	r5, r1, #3
 8005196:	f025 0503 	bic.w	r5, r5, #3
 800519a:	3508      	adds	r5, #8
 800519c:	2d0c      	cmp	r5, #12
 800519e:	bf38      	it	cc
 80051a0:	250c      	movcc	r5, #12
 80051a2:	2d00      	cmp	r5, #0
 80051a4:	4606      	mov	r6, r0
 80051a6:	db01      	blt.n	80051ac <_malloc_r+0x1c>
 80051a8:	42a9      	cmp	r1, r5
 80051aa:	d904      	bls.n	80051b6 <_malloc_r+0x26>
 80051ac:	230c      	movs	r3, #12
 80051ae:	6033      	str	r3, [r6, #0]
 80051b0:	2000      	movs	r0, #0
 80051b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800528c <_malloc_r+0xfc>
 80051ba:	f000 f869 	bl	8005290 <__malloc_lock>
 80051be:	f8d8 3000 	ldr.w	r3, [r8]
 80051c2:	461c      	mov	r4, r3
 80051c4:	bb44      	cbnz	r4, 8005218 <_malloc_r+0x88>
 80051c6:	4629      	mov	r1, r5
 80051c8:	4630      	mov	r0, r6
 80051ca:	f7ff ffbf 	bl	800514c <sbrk_aligned>
 80051ce:	1c43      	adds	r3, r0, #1
 80051d0:	4604      	mov	r4, r0
 80051d2:	d158      	bne.n	8005286 <_malloc_r+0xf6>
 80051d4:	f8d8 4000 	ldr.w	r4, [r8]
 80051d8:	4627      	mov	r7, r4
 80051da:	2f00      	cmp	r7, #0
 80051dc:	d143      	bne.n	8005266 <_malloc_r+0xd6>
 80051de:	2c00      	cmp	r4, #0
 80051e0:	d04b      	beq.n	800527a <_malloc_r+0xea>
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	4639      	mov	r1, r7
 80051e6:	4630      	mov	r0, r6
 80051e8:	eb04 0903 	add.w	r9, r4, r3
 80051ec:	f000 fc8a 	bl	8005b04 <_sbrk_r>
 80051f0:	4581      	cmp	r9, r0
 80051f2:	d142      	bne.n	800527a <_malloc_r+0xea>
 80051f4:	6821      	ldr	r1, [r4, #0]
 80051f6:	1a6d      	subs	r5, r5, r1
 80051f8:	4629      	mov	r1, r5
 80051fa:	4630      	mov	r0, r6
 80051fc:	f7ff ffa6 	bl	800514c <sbrk_aligned>
 8005200:	3001      	adds	r0, #1
 8005202:	d03a      	beq.n	800527a <_malloc_r+0xea>
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	442b      	add	r3, r5
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	f8d8 3000 	ldr.w	r3, [r8]
 800520e:	685a      	ldr	r2, [r3, #4]
 8005210:	bb62      	cbnz	r2, 800526c <_malloc_r+0xdc>
 8005212:	f8c8 7000 	str.w	r7, [r8]
 8005216:	e00f      	b.n	8005238 <_malloc_r+0xa8>
 8005218:	6822      	ldr	r2, [r4, #0]
 800521a:	1b52      	subs	r2, r2, r5
 800521c:	d420      	bmi.n	8005260 <_malloc_r+0xd0>
 800521e:	2a0b      	cmp	r2, #11
 8005220:	d917      	bls.n	8005252 <_malloc_r+0xc2>
 8005222:	1961      	adds	r1, r4, r5
 8005224:	42a3      	cmp	r3, r4
 8005226:	6025      	str	r5, [r4, #0]
 8005228:	bf18      	it	ne
 800522a:	6059      	strne	r1, [r3, #4]
 800522c:	6863      	ldr	r3, [r4, #4]
 800522e:	bf08      	it	eq
 8005230:	f8c8 1000 	streq.w	r1, [r8]
 8005234:	5162      	str	r2, [r4, r5]
 8005236:	604b      	str	r3, [r1, #4]
 8005238:	4630      	mov	r0, r6
 800523a:	f000 f82f 	bl	800529c <__malloc_unlock>
 800523e:	f104 000b 	add.w	r0, r4, #11
 8005242:	1d23      	adds	r3, r4, #4
 8005244:	f020 0007 	bic.w	r0, r0, #7
 8005248:	1ac2      	subs	r2, r0, r3
 800524a:	bf1c      	itt	ne
 800524c:	1a1b      	subne	r3, r3, r0
 800524e:	50a3      	strne	r3, [r4, r2]
 8005250:	e7af      	b.n	80051b2 <_malloc_r+0x22>
 8005252:	6862      	ldr	r2, [r4, #4]
 8005254:	42a3      	cmp	r3, r4
 8005256:	bf0c      	ite	eq
 8005258:	f8c8 2000 	streq.w	r2, [r8]
 800525c:	605a      	strne	r2, [r3, #4]
 800525e:	e7eb      	b.n	8005238 <_malloc_r+0xa8>
 8005260:	4623      	mov	r3, r4
 8005262:	6864      	ldr	r4, [r4, #4]
 8005264:	e7ae      	b.n	80051c4 <_malloc_r+0x34>
 8005266:	463c      	mov	r4, r7
 8005268:	687f      	ldr	r7, [r7, #4]
 800526a:	e7b6      	b.n	80051da <_malloc_r+0x4a>
 800526c:	461a      	mov	r2, r3
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	42a3      	cmp	r3, r4
 8005272:	d1fb      	bne.n	800526c <_malloc_r+0xdc>
 8005274:	2300      	movs	r3, #0
 8005276:	6053      	str	r3, [r2, #4]
 8005278:	e7de      	b.n	8005238 <_malloc_r+0xa8>
 800527a:	230c      	movs	r3, #12
 800527c:	6033      	str	r3, [r6, #0]
 800527e:	4630      	mov	r0, r6
 8005280:	f000 f80c 	bl	800529c <__malloc_unlock>
 8005284:	e794      	b.n	80051b0 <_malloc_r+0x20>
 8005286:	6005      	str	r5, [r0, #0]
 8005288:	e7d6      	b.n	8005238 <_malloc_r+0xa8>
 800528a:	bf00      	nop
 800528c:	200003e4 	.word	0x200003e4

08005290 <__malloc_lock>:
 8005290:	4801      	ldr	r0, [pc, #4]	@ (8005298 <__malloc_lock+0x8>)
 8005292:	f7ff b8ba 	b.w	800440a <__retarget_lock_acquire_recursive>
 8005296:	bf00      	nop
 8005298:	200003dc 	.word	0x200003dc

0800529c <__malloc_unlock>:
 800529c:	4801      	ldr	r0, [pc, #4]	@ (80052a4 <__malloc_unlock+0x8>)
 800529e:	f7ff b8b5 	b.w	800440c <__retarget_lock_release_recursive>
 80052a2:	bf00      	nop
 80052a4:	200003dc 	.word	0x200003dc

080052a8 <_Balloc>:
 80052a8:	b570      	push	{r4, r5, r6, lr}
 80052aa:	69c6      	ldr	r6, [r0, #28]
 80052ac:	4604      	mov	r4, r0
 80052ae:	460d      	mov	r5, r1
 80052b0:	b976      	cbnz	r6, 80052d0 <_Balloc+0x28>
 80052b2:	2010      	movs	r0, #16
 80052b4:	f7ff ff42 	bl	800513c <malloc>
 80052b8:	4602      	mov	r2, r0
 80052ba:	61e0      	str	r0, [r4, #28]
 80052bc:	b920      	cbnz	r0, 80052c8 <_Balloc+0x20>
 80052be:	4b18      	ldr	r3, [pc, #96]	@ (8005320 <_Balloc+0x78>)
 80052c0:	4818      	ldr	r0, [pc, #96]	@ (8005324 <_Balloc+0x7c>)
 80052c2:	216b      	movs	r1, #107	@ 0x6b
 80052c4:	f000 fc3c 	bl	8005b40 <__assert_func>
 80052c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052cc:	6006      	str	r6, [r0, #0]
 80052ce:	60c6      	str	r6, [r0, #12]
 80052d0:	69e6      	ldr	r6, [r4, #28]
 80052d2:	68f3      	ldr	r3, [r6, #12]
 80052d4:	b183      	cbz	r3, 80052f8 <_Balloc+0x50>
 80052d6:	69e3      	ldr	r3, [r4, #28]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80052de:	b9b8      	cbnz	r0, 8005310 <_Balloc+0x68>
 80052e0:	2101      	movs	r1, #1
 80052e2:	fa01 f605 	lsl.w	r6, r1, r5
 80052e6:	1d72      	adds	r2, r6, #5
 80052e8:	0092      	lsls	r2, r2, #2
 80052ea:	4620      	mov	r0, r4
 80052ec:	f000 fc46 	bl	8005b7c <_calloc_r>
 80052f0:	b160      	cbz	r0, 800530c <_Balloc+0x64>
 80052f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052f6:	e00e      	b.n	8005316 <_Balloc+0x6e>
 80052f8:	2221      	movs	r2, #33	@ 0x21
 80052fa:	2104      	movs	r1, #4
 80052fc:	4620      	mov	r0, r4
 80052fe:	f000 fc3d 	bl	8005b7c <_calloc_r>
 8005302:	69e3      	ldr	r3, [r4, #28]
 8005304:	60f0      	str	r0, [r6, #12]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1e4      	bne.n	80052d6 <_Balloc+0x2e>
 800530c:	2000      	movs	r0, #0
 800530e:	bd70      	pop	{r4, r5, r6, pc}
 8005310:	6802      	ldr	r2, [r0, #0]
 8005312:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005316:	2300      	movs	r3, #0
 8005318:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800531c:	e7f7      	b.n	800530e <_Balloc+0x66>
 800531e:	bf00      	nop
 8005320:	080061b9 	.word	0x080061b9
 8005324:	08006239 	.word	0x08006239

08005328 <_Bfree>:
 8005328:	b570      	push	{r4, r5, r6, lr}
 800532a:	69c6      	ldr	r6, [r0, #28]
 800532c:	4605      	mov	r5, r0
 800532e:	460c      	mov	r4, r1
 8005330:	b976      	cbnz	r6, 8005350 <_Bfree+0x28>
 8005332:	2010      	movs	r0, #16
 8005334:	f7ff ff02 	bl	800513c <malloc>
 8005338:	4602      	mov	r2, r0
 800533a:	61e8      	str	r0, [r5, #28]
 800533c:	b920      	cbnz	r0, 8005348 <_Bfree+0x20>
 800533e:	4b09      	ldr	r3, [pc, #36]	@ (8005364 <_Bfree+0x3c>)
 8005340:	4809      	ldr	r0, [pc, #36]	@ (8005368 <_Bfree+0x40>)
 8005342:	218f      	movs	r1, #143	@ 0x8f
 8005344:	f000 fbfc 	bl	8005b40 <__assert_func>
 8005348:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800534c:	6006      	str	r6, [r0, #0]
 800534e:	60c6      	str	r6, [r0, #12]
 8005350:	b13c      	cbz	r4, 8005362 <_Bfree+0x3a>
 8005352:	69eb      	ldr	r3, [r5, #28]
 8005354:	6862      	ldr	r2, [r4, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800535c:	6021      	str	r1, [r4, #0]
 800535e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005362:	bd70      	pop	{r4, r5, r6, pc}
 8005364:	080061b9 	.word	0x080061b9
 8005368:	08006239 	.word	0x08006239

0800536c <__multadd>:
 800536c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005370:	690d      	ldr	r5, [r1, #16]
 8005372:	4607      	mov	r7, r0
 8005374:	460c      	mov	r4, r1
 8005376:	461e      	mov	r6, r3
 8005378:	f101 0c14 	add.w	ip, r1, #20
 800537c:	2000      	movs	r0, #0
 800537e:	f8dc 3000 	ldr.w	r3, [ip]
 8005382:	b299      	uxth	r1, r3
 8005384:	fb02 6101 	mla	r1, r2, r1, r6
 8005388:	0c1e      	lsrs	r6, r3, #16
 800538a:	0c0b      	lsrs	r3, r1, #16
 800538c:	fb02 3306 	mla	r3, r2, r6, r3
 8005390:	b289      	uxth	r1, r1
 8005392:	3001      	adds	r0, #1
 8005394:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005398:	4285      	cmp	r5, r0
 800539a:	f84c 1b04 	str.w	r1, [ip], #4
 800539e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80053a2:	dcec      	bgt.n	800537e <__multadd+0x12>
 80053a4:	b30e      	cbz	r6, 80053ea <__multadd+0x7e>
 80053a6:	68a3      	ldr	r3, [r4, #8]
 80053a8:	42ab      	cmp	r3, r5
 80053aa:	dc19      	bgt.n	80053e0 <__multadd+0x74>
 80053ac:	6861      	ldr	r1, [r4, #4]
 80053ae:	4638      	mov	r0, r7
 80053b0:	3101      	adds	r1, #1
 80053b2:	f7ff ff79 	bl	80052a8 <_Balloc>
 80053b6:	4680      	mov	r8, r0
 80053b8:	b928      	cbnz	r0, 80053c6 <__multadd+0x5a>
 80053ba:	4602      	mov	r2, r0
 80053bc:	4b0c      	ldr	r3, [pc, #48]	@ (80053f0 <__multadd+0x84>)
 80053be:	480d      	ldr	r0, [pc, #52]	@ (80053f4 <__multadd+0x88>)
 80053c0:	21ba      	movs	r1, #186	@ 0xba
 80053c2:	f000 fbbd 	bl	8005b40 <__assert_func>
 80053c6:	6922      	ldr	r2, [r4, #16]
 80053c8:	3202      	adds	r2, #2
 80053ca:	f104 010c 	add.w	r1, r4, #12
 80053ce:	0092      	lsls	r2, r2, #2
 80053d0:	300c      	adds	r0, #12
 80053d2:	f000 fba7 	bl	8005b24 <memcpy>
 80053d6:	4621      	mov	r1, r4
 80053d8:	4638      	mov	r0, r7
 80053da:	f7ff ffa5 	bl	8005328 <_Bfree>
 80053de:	4644      	mov	r4, r8
 80053e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80053e4:	3501      	adds	r5, #1
 80053e6:	615e      	str	r6, [r3, #20]
 80053e8:	6125      	str	r5, [r4, #16]
 80053ea:	4620      	mov	r0, r4
 80053ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053f0:	08006228 	.word	0x08006228
 80053f4:	08006239 	.word	0x08006239

080053f8 <__hi0bits>:
 80053f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80053fc:	4603      	mov	r3, r0
 80053fe:	bf36      	itet	cc
 8005400:	0403      	lslcc	r3, r0, #16
 8005402:	2000      	movcs	r0, #0
 8005404:	2010      	movcc	r0, #16
 8005406:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800540a:	bf3c      	itt	cc
 800540c:	021b      	lslcc	r3, r3, #8
 800540e:	3008      	addcc	r0, #8
 8005410:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005414:	bf3c      	itt	cc
 8005416:	011b      	lslcc	r3, r3, #4
 8005418:	3004      	addcc	r0, #4
 800541a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541e:	bf3c      	itt	cc
 8005420:	009b      	lslcc	r3, r3, #2
 8005422:	3002      	addcc	r0, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	db05      	blt.n	8005434 <__hi0bits+0x3c>
 8005428:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800542c:	f100 0001 	add.w	r0, r0, #1
 8005430:	bf08      	it	eq
 8005432:	2020      	moveq	r0, #32
 8005434:	4770      	bx	lr

08005436 <__lo0bits>:
 8005436:	6803      	ldr	r3, [r0, #0]
 8005438:	4602      	mov	r2, r0
 800543a:	f013 0007 	ands.w	r0, r3, #7
 800543e:	d00b      	beq.n	8005458 <__lo0bits+0x22>
 8005440:	07d9      	lsls	r1, r3, #31
 8005442:	d421      	bmi.n	8005488 <__lo0bits+0x52>
 8005444:	0798      	lsls	r0, r3, #30
 8005446:	bf49      	itett	mi
 8005448:	085b      	lsrmi	r3, r3, #1
 800544a:	089b      	lsrpl	r3, r3, #2
 800544c:	2001      	movmi	r0, #1
 800544e:	6013      	strmi	r3, [r2, #0]
 8005450:	bf5c      	itt	pl
 8005452:	6013      	strpl	r3, [r2, #0]
 8005454:	2002      	movpl	r0, #2
 8005456:	4770      	bx	lr
 8005458:	b299      	uxth	r1, r3
 800545a:	b909      	cbnz	r1, 8005460 <__lo0bits+0x2a>
 800545c:	0c1b      	lsrs	r3, r3, #16
 800545e:	2010      	movs	r0, #16
 8005460:	b2d9      	uxtb	r1, r3
 8005462:	b909      	cbnz	r1, 8005468 <__lo0bits+0x32>
 8005464:	3008      	adds	r0, #8
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	0719      	lsls	r1, r3, #28
 800546a:	bf04      	itt	eq
 800546c:	091b      	lsreq	r3, r3, #4
 800546e:	3004      	addeq	r0, #4
 8005470:	0799      	lsls	r1, r3, #30
 8005472:	bf04      	itt	eq
 8005474:	089b      	lsreq	r3, r3, #2
 8005476:	3002      	addeq	r0, #2
 8005478:	07d9      	lsls	r1, r3, #31
 800547a:	d403      	bmi.n	8005484 <__lo0bits+0x4e>
 800547c:	085b      	lsrs	r3, r3, #1
 800547e:	f100 0001 	add.w	r0, r0, #1
 8005482:	d003      	beq.n	800548c <__lo0bits+0x56>
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	4770      	bx	lr
 8005488:	2000      	movs	r0, #0
 800548a:	4770      	bx	lr
 800548c:	2020      	movs	r0, #32
 800548e:	4770      	bx	lr

08005490 <__i2b>:
 8005490:	b510      	push	{r4, lr}
 8005492:	460c      	mov	r4, r1
 8005494:	2101      	movs	r1, #1
 8005496:	f7ff ff07 	bl	80052a8 <_Balloc>
 800549a:	4602      	mov	r2, r0
 800549c:	b928      	cbnz	r0, 80054aa <__i2b+0x1a>
 800549e:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <__i2b+0x24>)
 80054a0:	4805      	ldr	r0, [pc, #20]	@ (80054b8 <__i2b+0x28>)
 80054a2:	f240 1145 	movw	r1, #325	@ 0x145
 80054a6:	f000 fb4b 	bl	8005b40 <__assert_func>
 80054aa:	2301      	movs	r3, #1
 80054ac:	6144      	str	r4, [r0, #20]
 80054ae:	6103      	str	r3, [r0, #16]
 80054b0:	bd10      	pop	{r4, pc}
 80054b2:	bf00      	nop
 80054b4:	08006228 	.word	0x08006228
 80054b8:	08006239 	.word	0x08006239

080054bc <__multiply>:
 80054bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c0:	4614      	mov	r4, r2
 80054c2:	690a      	ldr	r2, [r1, #16]
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	bfa8      	it	ge
 80054ca:	4623      	movge	r3, r4
 80054cc:	460f      	mov	r7, r1
 80054ce:	bfa4      	itt	ge
 80054d0:	460c      	movge	r4, r1
 80054d2:	461f      	movge	r7, r3
 80054d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80054d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80054dc:	68a3      	ldr	r3, [r4, #8]
 80054de:	6861      	ldr	r1, [r4, #4]
 80054e0:	eb0a 0609 	add.w	r6, sl, r9
 80054e4:	42b3      	cmp	r3, r6
 80054e6:	b085      	sub	sp, #20
 80054e8:	bfb8      	it	lt
 80054ea:	3101      	addlt	r1, #1
 80054ec:	f7ff fedc 	bl	80052a8 <_Balloc>
 80054f0:	b930      	cbnz	r0, 8005500 <__multiply+0x44>
 80054f2:	4602      	mov	r2, r0
 80054f4:	4b44      	ldr	r3, [pc, #272]	@ (8005608 <__multiply+0x14c>)
 80054f6:	4845      	ldr	r0, [pc, #276]	@ (800560c <__multiply+0x150>)
 80054f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80054fc:	f000 fb20 	bl	8005b40 <__assert_func>
 8005500:	f100 0514 	add.w	r5, r0, #20
 8005504:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005508:	462b      	mov	r3, r5
 800550a:	2200      	movs	r2, #0
 800550c:	4543      	cmp	r3, r8
 800550e:	d321      	bcc.n	8005554 <__multiply+0x98>
 8005510:	f107 0114 	add.w	r1, r7, #20
 8005514:	f104 0214 	add.w	r2, r4, #20
 8005518:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800551c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005520:	9302      	str	r3, [sp, #8]
 8005522:	1b13      	subs	r3, r2, r4
 8005524:	3b15      	subs	r3, #21
 8005526:	f023 0303 	bic.w	r3, r3, #3
 800552a:	3304      	adds	r3, #4
 800552c:	f104 0715 	add.w	r7, r4, #21
 8005530:	42ba      	cmp	r2, r7
 8005532:	bf38      	it	cc
 8005534:	2304      	movcc	r3, #4
 8005536:	9301      	str	r3, [sp, #4]
 8005538:	9b02      	ldr	r3, [sp, #8]
 800553a:	9103      	str	r1, [sp, #12]
 800553c:	428b      	cmp	r3, r1
 800553e:	d80c      	bhi.n	800555a <__multiply+0x9e>
 8005540:	2e00      	cmp	r6, #0
 8005542:	dd03      	ble.n	800554c <__multiply+0x90>
 8005544:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005548:	2b00      	cmp	r3, #0
 800554a:	d05b      	beq.n	8005604 <__multiply+0x148>
 800554c:	6106      	str	r6, [r0, #16]
 800554e:	b005      	add	sp, #20
 8005550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005554:	f843 2b04 	str.w	r2, [r3], #4
 8005558:	e7d8      	b.n	800550c <__multiply+0x50>
 800555a:	f8b1 a000 	ldrh.w	sl, [r1]
 800555e:	f1ba 0f00 	cmp.w	sl, #0
 8005562:	d024      	beq.n	80055ae <__multiply+0xf2>
 8005564:	f104 0e14 	add.w	lr, r4, #20
 8005568:	46a9      	mov	r9, r5
 800556a:	f04f 0c00 	mov.w	ip, #0
 800556e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005572:	f8d9 3000 	ldr.w	r3, [r9]
 8005576:	fa1f fb87 	uxth.w	fp, r7
 800557a:	b29b      	uxth	r3, r3
 800557c:	fb0a 330b 	mla	r3, sl, fp, r3
 8005580:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005584:	f8d9 7000 	ldr.w	r7, [r9]
 8005588:	4463      	add	r3, ip
 800558a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800558e:	fb0a c70b 	mla	r7, sl, fp, ip
 8005592:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005596:	b29b      	uxth	r3, r3
 8005598:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800559c:	4572      	cmp	r2, lr
 800559e:	f849 3b04 	str.w	r3, [r9], #4
 80055a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80055a6:	d8e2      	bhi.n	800556e <__multiply+0xb2>
 80055a8:	9b01      	ldr	r3, [sp, #4]
 80055aa:	f845 c003 	str.w	ip, [r5, r3]
 80055ae:	9b03      	ldr	r3, [sp, #12]
 80055b0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80055b4:	3104      	adds	r1, #4
 80055b6:	f1b9 0f00 	cmp.w	r9, #0
 80055ba:	d021      	beq.n	8005600 <__multiply+0x144>
 80055bc:	682b      	ldr	r3, [r5, #0]
 80055be:	f104 0c14 	add.w	ip, r4, #20
 80055c2:	46ae      	mov	lr, r5
 80055c4:	f04f 0a00 	mov.w	sl, #0
 80055c8:	f8bc b000 	ldrh.w	fp, [ip]
 80055cc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80055d0:	fb09 770b 	mla	r7, r9, fp, r7
 80055d4:	4457      	add	r7, sl
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80055dc:	f84e 3b04 	str.w	r3, [lr], #4
 80055e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055e8:	f8be 3000 	ldrh.w	r3, [lr]
 80055ec:	fb09 330a 	mla	r3, r9, sl, r3
 80055f0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80055f4:	4562      	cmp	r2, ip
 80055f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055fa:	d8e5      	bhi.n	80055c8 <__multiply+0x10c>
 80055fc:	9f01      	ldr	r7, [sp, #4]
 80055fe:	51eb      	str	r3, [r5, r7]
 8005600:	3504      	adds	r5, #4
 8005602:	e799      	b.n	8005538 <__multiply+0x7c>
 8005604:	3e01      	subs	r6, #1
 8005606:	e79b      	b.n	8005540 <__multiply+0x84>
 8005608:	08006228 	.word	0x08006228
 800560c:	08006239 	.word	0x08006239

08005610 <__pow5mult>:
 8005610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005614:	4615      	mov	r5, r2
 8005616:	f012 0203 	ands.w	r2, r2, #3
 800561a:	4607      	mov	r7, r0
 800561c:	460e      	mov	r6, r1
 800561e:	d007      	beq.n	8005630 <__pow5mult+0x20>
 8005620:	4c25      	ldr	r4, [pc, #148]	@ (80056b8 <__pow5mult+0xa8>)
 8005622:	3a01      	subs	r2, #1
 8005624:	2300      	movs	r3, #0
 8005626:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800562a:	f7ff fe9f 	bl	800536c <__multadd>
 800562e:	4606      	mov	r6, r0
 8005630:	10ad      	asrs	r5, r5, #2
 8005632:	d03d      	beq.n	80056b0 <__pow5mult+0xa0>
 8005634:	69fc      	ldr	r4, [r7, #28]
 8005636:	b97c      	cbnz	r4, 8005658 <__pow5mult+0x48>
 8005638:	2010      	movs	r0, #16
 800563a:	f7ff fd7f 	bl	800513c <malloc>
 800563e:	4602      	mov	r2, r0
 8005640:	61f8      	str	r0, [r7, #28]
 8005642:	b928      	cbnz	r0, 8005650 <__pow5mult+0x40>
 8005644:	4b1d      	ldr	r3, [pc, #116]	@ (80056bc <__pow5mult+0xac>)
 8005646:	481e      	ldr	r0, [pc, #120]	@ (80056c0 <__pow5mult+0xb0>)
 8005648:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800564c:	f000 fa78 	bl	8005b40 <__assert_func>
 8005650:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005654:	6004      	str	r4, [r0, #0]
 8005656:	60c4      	str	r4, [r0, #12]
 8005658:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800565c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005660:	b94c      	cbnz	r4, 8005676 <__pow5mult+0x66>
 8005662:	f240 2171 	movw	r1, #625	@ 0x271
 8005666:	4638      	mov	r0, r7
 8005668:	f7ff ff12 	bl	8005490 <__i2b>
 800566c:	2300      	movs	r3, #0
 800566e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005672:	4604      	mov	r4, r0
 8005674:	6003      	str	r3, [r0, #0]
 8005676:	f04f 0900 	mov.w	r9, #0
 800567a:	07eb      	lsls	r3, r5, #31
 800567c:	d50a      	bpl.n	8005694 <__pow5mult+0x84>
 800567e:	4631      	mov	r1, r6
 8005680:	4622      	mov	r2, r4
 8005682:	4638      	mov	r0, r7
 8005684:	f7ff ff1a 	bl	80054bc <__multiply>
 8005688:	4631      	mov	r1, r6
 800568a:	4680      	mov	r8, r0
 800568c:	4638      	mov	r0, r7
 800568e:	f7ff fe4b 	bl	8005328 <_Bfree>
 8005692:	4646      	mov	r6, r8
 8005694:	106d      	asrs	r5, r5, #1
 8005696:	d00b      	beq.n	80056b0 <__pow5mult+0xa0>
 8005698:	6820      	ldr	r0, [r4, #0]
 800569a:	b938      	cbnz	r0, 80056ac <__pow5mult+0x9c>
 800569c:	4622      	mov	r2, r4
 800569e:	4621      	mov	r1, r4
 80056a0:	4638      	mov	r0, r7
 80056a2:	f7ff ff0b 	bl	80054bc <__multiply>
 80056a6:	6020      	str	r0, [r4, #0]
 80056a8:	f8c0 9000 	str.w	r9, [r0]
 80056ac:	4604      	mov	r4, r0
 80056ae:	e7e4      	b.n	800567a <__pow5mult+0x6a>
 80056b0:	4630      	mov	r0, r6
 80056b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056b6:	bf00      	nop
 80056b8:	08006294 	.word	0x08006294
 80056bc:	080061b9 	.word	0x080061b9
 80056c0:	08006239 	.word	0x08006239

080056c4 <__lshift>:
 80056c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c8:	460c      	mov	r4, r1
 80056ca:	6849      	ldr	r1, [r1, #4]
 80056cc:	6923      	ldr	r3, [r4, #16]
 80056ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80056d2:	68a3      	ldr	r3, [r4, #8]
 80056d4:	4607      	mov	r7, r0
 80056d6:	4691      	mov	r9, r2
 80056d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80056dc:	f108 0601 	add.w	r6, r8, #1
 80056e0:	42b3      	cmp	r3, r6
 80056e2:	db0b      	blt.n	80056fc <__lshift+0x38>
 80056e4:	4638      	mov	r0, r7
 80056e6:	f7ff fddf 	bl	80052a8 <_Balloc>
 80056ea:	4605      	mov	r5, r0
 80056ec:	b948      	cbnz	r0, 8005702 <__lshift+0x3e>
 80056ee:	4602      	mov	r2, r0
 80056f0:	4b28      	ldr	r3, [pc, #160]	@ (8005794 <__lshift+0xd0>)
 80056f2:	4829      	ldr	r0, [pc, #164]	@ (8005798 <__lshift+0xd4>)
 80056f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80056f8:	f000 fa22 	bl	8005b40 <__assert_func>
 80056fc:	3101      	adds	r1, #1
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	e7ee      	b.n	80056e0 <__lshift+0x1c>
 8005702:	2300      	movs	r3, #0
 8005704:	f100 0114 	add.w	r1, r0, #20
 8005708:	f100 0210 	add.w	r2, r0, #16
 800570c:	4618      	mov	r0, r3
 800570e:	4553      	cmp	r3, sl
 8005710:	db33      	blt.n	800577a <__lshift+0xb6>
 8005712:	6920      	ldr	r0, [r4, #16]
 8005714:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005718:	f104 0314 	add.w	r3, r4, #20
 800571c:	f019 091f 	ands.w	r9, r9, #31
 8005720:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005724:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005728:	d02b      	beq.n	8005782 <__lshift+0xbe>
 800572a:	f1c9 0e20 	rsb	lr, r9, #32
 800572e:	468a      	mov	sl, r1
 8005730:	2200      	movs	r2, #0
 8005732:	6818      	ldr	r0, [r3, #0]
 8005734:	fa00 f009 	lsl.w	r0, r0, r9
 8005738:	4310      	orrs	r0, r2
 800573a:	f84a 0b04 	str.w	r0, [sl], #4
 800573e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005742:	459c      	cmp	ip, r3
 8005744:	fa22 f20e 	lsr.w	r2, r2, lr
 8005748:	d8f3      	bhi.n	8005732 <__lshift+0x6e>
 800574a:	ebac 0304 	sub.w	r3, ip, r4
 800574e:	3b15      	subs	r3, #21
 8005750:	f023 0303 	bic.w	r3, r3, #3
 8005754:	3304      	adds	r3, #4
 8005756:	f104 0015 	add.w	r0, r4, #21
 800575a:	4584      	cmp	ip, r0
 800575c:	bf38      	it	cc
 800575e:	2304      	movcc	r3, #4
 8005760:	50ca      	str	r2, [r1, r3]
 8005762:	b10a      	cbz	r2, 8005768 <__lshift+0xa4>
 8005764:	f108 0602 	add.w	r6, r8, #2
 8005768:	3e01      	subs	r6, #1
 800576a:	4638      	mov	r0, r7
 800576c:	612e      	str	r6, [r5, #16]
 800576e:	4621      	mov	r1, r4
 8005770:	f7ff fdda 	bl	8005328 <_Bfree>
 8005774:	4628      	mov	r0, r5
 8005776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577a:	f842 0f04 	str.w	r0, [r2, #4]!
 800577e:	3301      	adds	r3, #1
 8005780:	e7c5      	b.n	800570e <__lshift+0x4a>
 8005782:	3904      	subs	r1, #4
 8005784:	f853 2b04 	ldr.w	r2, [r3], #4
 8005788:	f841 2f04 	str.w	r2, [r1, #4]!
 800578c:	459c      	cmp	ip, r3
 800578e:	d8f9      	bhi.n	8005784 <__lshift+0xc0>
 8005790:	e7ea      	b.n	8005768 <__lshift+0xa4>
 8005792:	bf00      	nop
 8005794:	08006228 	.word	0x08006228
 8005798:	08006239 	.word	0x08006239

0800579c <__mcmp>:
 800579c:	690a      	ldr	r2, [r1, #16]
 800579e:	4603      	mov	r3, r0
 80057a0:	6900      	ldr	r0, [r0, #16]
 80057a2:	1a80      	subs	r0, r0, r2
 80057a4:	b530      	push	{r4, r5, lr}
 80057a6:	d10e      	bne.n	80057c6 <__mcmp+0x2a>
 80057a8:	3314      	adds	r3, #20
 80057aa:	3114      	adds	r1, #20
 80057ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80057b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80057b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057bc:	4295      	cmp	r5, r2
 80057be:	d003      	beq.n	80057c8 <__mcmp+0x2c>
 80057c0:	d205      	bcs.n	80057ce <__mcmp+0x32>
 80057c2:	f04f 30ff 	mov.w	r0, #4294967295
 80057c6:	bd30      	pop	{r4, r5, pc}
 80057c8:	42a3      	cmp	r3, r4
 80057ca:	d3f3      	bcc.n	80057b4 <__mcmp+0x18>
 80057cc:	e7fb      	b.n	80057c6 <__mcmp+0x2a>
 80057ce:	2001      	movs	r0, #1
 80057d0:	e7f9      	b.n	80057c6 <__mcmp+0x2a>
	...

080057d4 <__mdiff>:
 80057d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d8:	4689      	mov	r9, r1
 80057da:	4606      	mov	r6, r0
 80057dc:	4611      	mov	r1, r2
 80057de:	4648      	mov	r0, r9
 80057e0:	4614      	mov	r4, r2
 80057e2:	f7ff ffdb 	bl	800579c <__mcmp>
 80057e6:	1e05      	subs	r5, r0, #0
 80057e8:	d112      	bne.n	8005810 <__mdiff+0x3c>
 80057ea:	4629      	mov	r1, r5
 80057ec:	4630      	mov	r0, r6
 80057ee:	f7ff fd5b 	bl	80052a8 <_Balloc>
 80057f2:	4602      	mov	r2, r0
 80057f4:	b928      	cbnz	r0, 8005802 <__mdiff+0x2e>
 80057f6:	4b3f      	ldr	r3, [pc, #252]	@ (80058f4 <__mdiff+0x120>)
 80057f8:	f240 2137 	movw	r1, #567	@ 0x237
 80057fc:	483e      	ldr	r0, [pc, #248]	@ (80058f8 <__mdiff+0x124>)
 80057fe:	f000 f99f 	bl	8005b40 <__assert_func>
 8005802:	2301      	movs	r3, #1
 8005804:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005808:	4610      	mov	r0, r2
 800580a:	b003      	add	sp, #12
 800580c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005810:	bfbc      	itt	lt
 8005812:	464b      	movlt	r3, r9
 8005814:	46a1      	movlt	r9, r4
 8005816:	4630      	mov	r0, r6
 8005818:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800581c:	bfba      	itte	lt
 800581e:	461c      	movlt	r4, r3
 8005820:	2501      	movlt	r5, #1
 8005822:	2500      	movge	r5, #0
 8005824:	f7ff fd40 	bl	80052a8 <_Balloc>
 8005828:	4602      	mov	r2, r0
 800582a:	b918      	cbnz	r0, 8005834 <__mdiff+0x60>
 800582c:	4b31      	ldr	r3, [pc, #196]	@ (80058f4 <__mdiff+0x120>)
 800582e:	f240 2145 	movw	r1, #581	@ 0x245
 8005832:	e7e3      	b.n	80057fc <__mdiff+0x28>
 8005834:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005838:	6926      	ldr	r6, [r4, #16]
 800583a:	60c5      	str	r5, [r0, #12]
 800583c:	f109 0310 	add.w	r3, r9, #16
 8005840:	f109 0514 	add.w	r5, r9, #20
 8005844:	f104 0e14 	add.w	lr, r4, #20
 8005848:	f100 0b14 	add.w	fp, r0, #20
 800584c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005850:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005854:	9301      	str	r3, [sp, #4]
 8005856:	46d9      	mov	r9, fp
 8005858:	f04f 0c00 	mov.w	ip, #0
 800585c:	9b01      	ldr	r3, [sp, #4]
 800585e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005862:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	fa1f f38a 	uxth.w	r3, sl
 800586c:	4619      	mov	r1, r3
 800586e:	b283      	uxth	r3, r0
 8005870:	1acb      	subs	r3, r1, r3
 8005872:	0c00      	lsrs	r0, r0, #16
 8005874:	4463      	add	r3, ip
 8005876:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800587a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800587e:	b29b      	uxth	r3, r3
 8005880:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005884:	4576      	cmp	r6, lr
 8005886:	f849 3b04 	str.w	r3, [r9], #4
 800588a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800588e:	d8e5      	bhi.n	800585c <__mdiff+0x88>
 8005890:	1b33      	subs	r3, r6, r4
 8005892:	3b15      	subs	r3, #21
 8005894:	f023 0303 	bic.w	r3, r3, #3
 8005898:	3415      	adds	r4, #21
 800589a:	3304      	adds	r3, #4
 800589c:	42a6      	cmp	r6, r4
 800589e:	bf38      	it	cc
 80058a0:	2304      	movcc	r3, #4
 80058a2:	441d      	add	r5, r3
 80058a4:	445b      	add	r3, fp
 80058a6:	461e      	mov	r6, r3
 80058a8:	462c      	mov	r4, r5
 80058aa:	4544      	cmp	r4, r8
 80058ac:	d30e      	bcc.n	80058cc <__mdiff+0xf8>
 80058ae:	f108 0103 	add.w	r1, r8, #3
 80058b2:	1b49      	subs	r1, r1, r5
 80058b4:	f021 0103 	bic.w	r1, r1, #3
 80058b8:	3d03      	subs	r5, #3
 80058ba:	45a8      	cmp	r8, r5
 80058bc:	bf38      	it	cc
 80058be:	2100      	movcc	r1, #0
 80058c0:	440b      	add	r3, r1
 80058c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80058c6:	b191      	cbz	r1, 80058ee <__mdiff+0x11a>
 80058c8:	6117      	str	r7, [r2, #16]
 80058ca:	e79d      	b.n	8005808 <__mdiff+0x34>
 80058cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80058d0:	46e6      	mov	lr, ip
 80058d2:	0c08      	lsrs	r0, r1, #16
 80058d4:	fa1c fc81 	uxtah	ip, ip, r1
 80058d8:	4471      	add	r1, lr
 80058da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80058de:	b289      	uxth	r1, r1
 80058e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80058e4:	f846 1b04 	str.w	r1, [r6], #4
 80058e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80058ec:	e7dd      	b.n	80058aa <__mdiff+0xd6>
 80058ee:	3f01      	subs	r7, #1
 80058f0:	e7e7      	b.n	80058c2 <__mdiff+0xee>
 80058f2:	bf00      	nop
 80058f4:	08006228 	.word	0x08006228
 80058f8:	08006239 	.word	0x08006239

080058fc <__d2b>:
 80058fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005900:	460f      	mov	r7, r1
 8005902:	2101      	movs	r1, #1
 8005904:	ec59 8b10 	vmov	r8, r9, d0
 8005908:	4616      	mov	r6, r2
 800590a:	f7ff fccd 	bl	80052a8 <_Balloc>
 800590e:	4604      	mov	r4, r0
 8005910:	b930      	cbnz	r0, 8005920 <__d2b+0x24>
 8005912:	4602      	mov	r2, r0
 8005914:	4b23      	ldr	r3, [pc, #140]	@ (80059a4 <__d2b+0xa8>)
 8005916:	4824      	ldr	r0, [pc, #144]	@ (80059a8 <__d2b+0xac>)
 8005918:	f240 310f 	movw	r1, #783	@ 0x30f
 800591c:	f000 f910 	bl	8005b40 <__assert_func>
 8005920:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005924:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005928:	b10d      	cbz	r5, 800592e <__d2b+0x32>
 800592a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800592e:	9301      	str	r3, [sp, #4]
 8005930:	f1b8 0300 	subs.w	r3, r8, #0
 8005934:	d023      	beq.n	800597e <__d2b+0x82>
 8005936:	4668      	mov	r0, sp
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	f7ff fd7c 	bl	8005436 <__lo0bits>
 800593e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005942:	b1d0      	cbz	r0, 800597a <__d2b+0x7e>
 8005944:	f1c0 0320 	rsb	r3, r0, #32
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	430b      	orrs	r3, r1
 800594e:	40c2      	lsrs	r2, r0
 8005950:	6163      	str	r3, [r4, #20]
 8005952:	9201      	str	r2, [sp, #4]
 8005954:	9b01      	ldr	r3, [sp, #4]
 8005956:	61a3      	str	r3, [r4, #24]
 8005958:	2b00      	cmp	r3, #0
 800595a:	bf0c      	ite	eq
 800595c:	2201      	moveq	r2, #1
 800595e:	2202      	movne	r2, #2
 8005960:	6122      	str	r2, [r4, #16]
 8005962:	b1a5      	cbz	r5, 800598e <__d2b+0x92>
 8005964:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005968:	4405      	add	r5, r0
 800596a:	603d      	str	r5, [r7, #0]
 800596c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005970:	6030      	str	r0, [r6, #0]
 8005972:	4620      	mov	r0, r4
 8005974:	b003      	add	sp, #12
 8005976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800597a:	6161      	str	r1, [r4, #20]
 800597c:	e7ea      	b.n	8005954 <__d2b+0x58>
 800597e:	a801      	add	r0, sp, #4
 8005980:	f7ff fd59 	bl	8005436 <__lo0bits>
 8005984:	9b01      	ldr	r3, [sp, #4]
 8005986:	6163      	str	r3, [r4, #20]
 8005988:	3020      	adds	r0, #32
 800598a:	2201      	movs	r2, #1
 800598c:	e7e8      	b.n	8005960 <__d2b+0x64>
 800598e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005992:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005996:	6038      	str	r0, [r7, #0]
 8005998:	6918      	ldr	r0, [r3, #16]
 800599a:	f7ff fd2d 	bl	80053f8 <__hi0bits>
 800599e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80059a2:	e7e5      	b.n	8005970 <__d2b+0x74>
 80059a4:	08006228 	.word	0x08006228
 80059a8:	08006239 	.word	0x08006239

080059ac <__sflush_r>:
 80059ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059b4:	0716      	lsls	r6, r2, #28
 80059b6:	4605      	mov	r5, r0
 80059b8:	460c      	mov	r4, r1
 80059ba:	d454      	bmi.n	8005a66 <__sflush_r+0xba>
 80059bc:	684b      	ldr	r3, [r1, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	dc02      	bgt.n	80059c8 <__sflush_r+0x1c>
 80059c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	dd48      	ble.n	8005a5a <__sflush_r+0xae>
 80059c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80059ca:	2e00      	cmp	r6, #0
 80059cc:	d045      	beq.n	8005a5a <__sflush_r+0xae>
 80059ce:	2300      	movs	r3, #0
 80059d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80059d4:	682f      	ldr	r7, [r5, #0]
 80059d6:	6a21      	ldr	r1, [r4, #32]
 80059d8:	602b      	str	r3, [r5, #0]
 80059da:	d030      	beq.n	8005a3e <__sflush_r+0x92>
 80059dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80059de:	89a3      	ldrh	r3, [r4, #12]
 80059e0:	0759      	lsls	r1, r3, #29
 80059e2:	d505      	bpl.n	80059f0 <__sflush_r+0x44>
 80059e4:	6863      	ldr	r3, [r4, #4]
 80059e6:	1ad2      	subs	r2, r2, r3
 80059e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80059ea:	b10b      	cbz	r3, 80059f0 <__sflush_r+0x44>
 80059ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80059ee:	1ad2      	subs	r2, r2, r3
 80059f0:	2300      	movs	r3, #0
 80059f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80059f4:	6a21      	ldr	r1, [r4, #32]
 80059f6:	4628      	mov	r0, r5
 80059f8:	47b0      	blx	r6
 80059fa:	1c43      	adds	r3, r0, #1
 80059fc:	89a3      	ldrh	r3, [r4, #12]
 80059fe:	d106      	bne.n	8005a0e <__sflush_r+0x62>
 8005a00:	6829      	ldr	r1, [r5, #0]
 8005a02:	291d      	cmp	r1, #29
 8005a04:	d82b      	bhi.n	8005a5e <__sflush_r+0xb2>
 8005a06:	4a2a      	ldr	r2, [pc, #168]	@ (8005ab0 <__sflush_r+0x104>)
 8005a08:	410a      	asrs	r2, r1
 8005a0a:	07d6      	lsls	r6, r2, #31
 8005a0c:	d427      	bmi.n	8005a5e <__sflush_r+0xb2>
 8005a0e:	2200      	movs	r2, #0
 8005a10:	6062      	str	r2, [r4, #4]
 8005a12:	04d9      	lsls	r1, r3, #19
 8005a14:	6922      	ldr	r2, [r4, #16]
 8005a16:	6022      	str	r2, [r4, #0]
 8005a18:	d504      	bpl.n	8005a24 <__sflush_r+0x78>
 8005a1a:	1c42      	adds	r2, r0, #1
 8005a1c:	d101      	bne.n	8005a22 <__sflush_r+0x76>
 8005a1e:	682b      	ldr	r3, [r5, #0]
 8005a20:	b903      	cbnz	r3, 8005a24 <__sflush_r+0x78>
 8005a22:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a26:	602f      	str	r7, [r5, #0]
 8005a28:	b1b9      	cbz	r1, 8005a5a <__sflush_r+0xae>
 8005a2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a2e:	4299      	cmp	r1, r3
 8005a30:	d002      	beq.n	8005a38 <__sflush_r+0x8c>
 8005a32:	4628      	mov	r0, r5
 8005a34:	f7ff fb38 	bl	80050a8 <_free_r>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a3c:	e00d      	b.n	8005a5a <__sflush_r+0xae>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	4628      	mov	r0, r5
 8005a42:	47b0      	blx	r6
 8005a44:	4602      	mov	r2, r0
 8005a46:	1c50      	adds	r0, r2, #1
 8005a48:	d1c9      	bne.n	80059de <__sflush_r+0x32>
 8005a4a:	682b      	ldr	r3, [r5, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0c6      	beq.n	80059de <__sflush_r+0x32>
 8005a50:	2b1d      	cmp	r3, #29
 8005a52:	d001      	beq.n	8005a58 <__sflush_r+0xac>
 8005a54:	2b16      	cmp	r3, #22
 8005a56:	d11e      	bne.n	8005a96 <__sflush_r+0xea>
 8005a58:	602f      	str	r7, [r5, #0]
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	e022      	b.n	8005aa4 <__sflush_r+0xf8>
 8005a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a62:	b21b      	sxth	r3, r3
 8005a64:	e01b      	b.n	8005a9e <__sflush_r+0xf2>
 8005a66:	690f      	ldr	r7, [r1, #16]
 8005a68:	2f00      	cmp	r7, #0
 8005a6a:	d0f6      	beq.n	8005a5a <__sflush_r+0xae>
 8005a6c:	0793      	lsls	r3, r2, #30
 8005a6e:	680e      	ldr	r6, [r1, #0]
 8005a70:	bf08      	it	eq
 8005a72:	694b      	ldreq	r3, [r1, #20]
 8005a74:	600f      	str	r7, [r1, #0]
 8005a76:	bf18      	it	ne
 8005a78:	2300      	movne	r3, #0
 8005a7a:	eba6 0807 	sub.w	r8, r6, r7
 8005a7e:	608b      	str	r3, [r1, #8]
 8005a80:	f1b8 0f00 	cmp.w	r8, #0
 8005a84:	dde9      	ble.n	8005a5a <__sflush_r+0xae>
 8005a86:	6a21      	ldr	r1, [r4, #32]
 8005a88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005a8a:	4643      	mov	r3, r8
 8005a8c:	463a      	mov	r2, r7
 8005a8e:	4628      	mov	r0, r5
 8005a90:	47b0      	blx	r6
 8005a92:	2800      	cmp	r0, #0
 8005a94:	dc08      	bgt.n	8005aa8 <__sflush_r+0xfc>
 8005a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a9e:	81a3      	strh	r3, [r4, #12]
 8005aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa8:	4407      	add	r7, r0
 8005aaa:	eba8 0800 	sub.w	r8, r8, r0
 8005aae:	e7e7      	b.n	8005a80 <__sflush_r+0xd4>
 8005ab0:	dfbffffe 	.word	0xdfbffffe

08005ab4 <_fflush_r>:
 8005ab4:	b538      	push	{r3, r4, r5, lr}
 8005ab6:	690b      	ldr	r3, [r1, #16]
 8005ab8:	4605      	mov	r5, r0
 8005aba:	460c      	mov	r4, r1
 8005abc:	b913      	cbnz	r3, 8005ac4 <_fflush_r+0x10>
 8005abe:	2500      	movs	r5, #0
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	b118      	cbz	r0, 8005ace <_fflush_r+0x1a>
 8005ac6:	6a03      	ldr	r3, [r0, #32]
 8005ac8:	b90b      	cbnz	r3, 8005ace <_fflush_r+0x1a>
 8005aca:	f7fe fba7 	bl	800421c <__sinit>
 8005ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0f3      	beq.n	8005abe <_fflush_r+0xa>
 8005ad6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ad8:	07d0      	lsls	r0, r2, #31
 8005ada:	d404      	bmi.n	8005ae6 <_fflush_r+0x32>
 8005adc:	0599      	lsls	r1, r3, #22
 8005ade:	d402      	bmi.n	8005ae6 <_fflush_r+0x32>
 8005ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ae2:	f7fe fc92 	bl	800440a <__retarget_lock_acquire_recursive>
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	4621      	mov	r1, r4
 8005aea:	f7ff ff5f 	bl	80059ac <__sflush_r>
 8005aee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005af0:	07da      	lsls	r2, r3, #31
 8005af2:	4605      	mov	r5, r0
 8005af4:	d4e4      	bmi.n	8005ac0 <_fflush_r+0xc>
 8005af6:	89a3      	ldrh	r3, [r4, #12]
 8005af8:	059b      	lsls	r3, r3, #22
 8005afa:	d4e1      	bmi.n	8005ac0 <_fflush_r+0xc>
 8005afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005afe:	f7fe fc85 	bl	800440c <__retarget_lock_release_recursive>
 8005b02:	e7dd      	b.n	8005ac0 <_fflush_r+0xc>

08005b04 <_sbrk_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	4d06      	ldr	r5, [pc, #24]	@ (8005b20 <_sbrk_r+0x1c>)
 8005b08:	2300      	movs	r3, #0
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	4608      	mov	r0, r1
 8005b0e:	602b      	str	r3, [r5, #0]
 8005b10:	f7fb fc6e 	bl	80013f0 <_sbrk>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_sbrk_r+0x1a>
 8005b18:	682b      	ldr	r3, [r5, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_sbrk_r+0x1a>
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	200003d8 	.word	0x200003d8

08005b24 <memcpy>:
 8005b24:	440a      	add	r2, r1
 8005b26:	4291      	cmp	r1, r2
 8005b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b2c:	d100      	bne.n	8005b30 <memcpy+0xc>
 8005b2e:	4770      	bx	lr
 8005b30:	b510      	push	{r4, lr}
 8005b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b3a:	4291      	cmp	r1, r2
 8005b3c:	d1f9      	bne.n	8005b32 <memcpy+0xe>
 8005b3e:	bd10      	pop	{r4, pc}

08005b40 <__assert_func>:
 8005b40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b42:	4614      	mov	r4, r2
 8005b44:	461a      	mov	r2, r3
 8005b46:	4b09      	ldr	r3, [pc, #36]	@ (8005b6c <__assert_func+0x2c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	68d8      	ldr	r0, [r3, #12]
 8005b4e:	b954      	cbnz	r4, 8005b66 <__assert_func+0x26>
 8005b50:	4b07      	ldr	r3, [pc, #28]	@ (8005b70 <__assert_func+0x30>)
 8005b52:	461c      	mov	r4, r3
 8005b54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b58:	9100      	str	r1, [sp, #0]
 8005b5a:	462b      	mov	r3, r5
 8005b5c:	4905      	ldr	r1, [pc, #20]	@ (8005b74 <__assert_func+0x34>)
 8005b5e:	f000 f841 	bl	8005be4 <fiprintf>
 8005b62:	f000 f851 	bl	8005c08 <abort>
 8005b66:	4b04      	ldr	r3, [pc, #16]	@ (8005b78 <__assert_func+0x38>)
 8005b68:	e7f4      	b.n	8005b54 <__assert_func+0x14>
 8005b6a:	bf00      	nop
 8005b6c:	20000018 	.word	0x20000018
 8005b70:	080063d5 	.word	0x080063d5
 8005b74:	080063a7 	.word	0x080063a7
 8005b78:	0800639a 	.word	0x0800639a

08005b7c <_calloc_r>:
 8005b7c:	b570      	push	{r4, r5, r6, lr}
 8005b7e:	fba1 5402 	umull	r5, r4, r1, r2
 8005b82:	b93c      	cbnz	r4, 8005b94 <_calloc_r+0x18>
 8005b84:	4629      	mov	r1, r5
 8005b86:	f7ff fb03 	bl	8005190 <_malloc_r>
 8005b8a:	4606      	mov	r6, r0
 8005b8c:	b928      	cbnz	r0, 8005b9a <_calloc_r+0x1e>
 8005b8e:	2600      	movs	r6, #0
 8005b90:	4630      	mov	r0, r6
 8005b92:	bd70      	pop	{r4, r5, r6, pc}
 8005b94:	220c      	movs	r2, #12
 8005b96:	6002      	str	r2, [r0, #0]
 8005b98:	e7f9      	b.n	8005b8e <_calloc_r+0x12>
 8005b9a:	462a      	mov	r2, r5
 8005b9c:	4621      	mov	r1, r4
 8005b9e:	f7fe fbb6 	bl	800430e <memset>
 8005ba2:	e7f5      	b.n	8005b90 <_calloc_r+0x14>

08005ba4 <__ascii_mbtowc>:
 8005ba4:	b082      	sub	sp, #8
 8005ba6:	b901      	cbnz	r1, 8005baa <__ascii_mbtowc+0x6>
 8005ba8:	a901      	add	r1, sp, #4
 8005baa:	b142      	cbz	r2, 8005bbe <__ascii_mbtowc+0x1a>
 8005bac:	b14b      	cbz	r3, 8005bc2 <__ascii_mbtowc+0x1e>
 8005bae:	7813      	ldrb	r3, [r2, #0]
 8005bb0:	600b      	str	r3, [r1, #0]
 8005bb2:	7812      	ldrb	r2, [r2, #0]
 8005bb4:	1e10      	subs	r0, r2, #0
 8005bb6:	bf18      	it	ne
 8005bb8:	2001      	movne	r0, #1
 8005bba:	b002      	add	sp, #8
 8005bbc:	4770      	bx	lr
 8005bbe:	4610      	mov	r0, r2
 8005bc0:	e7fb      	b.n	8005bba <__ascii_mbtowc+0x16>
 8005bc2:	f06f 0001 	mvn.w	r0, #1
 8005bc6:	e7f8      	b.n	8005bba <__ascii_mbtowc+0x16>

08005bc8 <__ascii_wctomb>:
 8005bc8:	4603      	mov	r3, r0
 8005bca:	4608      	mov	r0, r1
 8005bcc:	b141      	cbz	r1, 8005be0 <__ascii_wctomb+0x18>
 8005bce:	2aff      	cmp	r2, #255	@ 0xff
 8005bd0:	d904      	bls.n	8005bdc <__ascii_wctomb+0x14>
 8005bd2:	228a      	movs	r2, #138	@ 0x8a
 8005bd4:	601a      	str	r2, [r3, #0]
 8005bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bda:	4770      	bx	lr
 8005bdc:	700a      	strb	r2, [r1, #0]
 8005bde:	2001      	movs	r0, #1
 8005be0:	4770      	bx	lr
	...

08005be4 <fiprintf>:
 8005be4:	b40e      	push	{r1, r2, r3}
 8005be6:	b503      	push	{r0, r1, lr}
 8005be8:	4601      	mov	r1, r0
 8005bea:	ab03      	add	r3, sp, #12
 8005bec:	4805      	ldr	r0, [pc, #20]	@ (8005c04 <fiprintf+0x20>)
 8005bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bf2:	6800      	ldr	r0, [r0, #0]
 8005bf4:	9301      	str	r3, [sp, #4]
 8005bf6:	f000 f837 	bl	8005c68 <_vfiprintf_r>
 8005bfa:	b002      	add	sp, #8
 8005bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c00:	b003      	add	sp, #12
 8005c02:	4770      	bx	lr
 8005c04:	20000018 	.word	0x20000018

08005c08 <abort>:
 8005c08:	b508      	push	{r3, lr}
 8005c0a:	2006      	movs	r0, #6
 8005c0c:	f000 fa00 	bl	8006010 <raise>
 8005c10:	2001      	movs	r0, #1
 8005c12:	f7fb fb74 	bl	80012fe <_exit>

08005c16 <__sfputc_r>:
 8005c16:	6893      	ldr	r3, [r2, #8]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	b410      	push	{r4}
 8005c1e:	6093      	str	r3, [r2, #8]
 8005c20:	da08      	bge.n	8005c34 <__sfputc_r+0x1e>
 8005c22:	6994      	ldr	r4, [r2, #24]
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	db01      	blt.n	8005c2c <__sfputc_r+0x16>
 8005c28:	290a      	cmp	r1, #10
 8005c2a:	d103      	bne.n	8005c34 <__sfputc_r+0x1e>
 8005c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c30:	f000 b932 	b.w	8005e98 <__swbuf_r>
 8005c34:	6813      	ldr	r3, [r2, #0]
 8005c36:	1c58      	adds	r0, r3, #1
 8005c38:	6010      	str	r0, [r2, #0]
 8005c3a:	7019      	strb	r1, [r3, #0]
 8005c3c:	4608      	mov	r0, r1
 8005c3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <__sfputs_r>:
 8005c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c46:	4606      	mov	r6, r0
 8005c48:	460f      	mov	r7, r1
 8005c4a:	4614      	mov	r4, r2
 8005c4c:	18d5      	adds	r5, r2, r3
 8005c4e:	42ac      	cmp	r4, r5
 8005c50:	d101      	bne.n	8005c56 <__sfputs_r+0x12>
 8005c52:	2000      	movs	r0, #0
 8005c54:	e007      	b.n	8005c66 <__sfputs_r+0x22>
 8005c56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c5a:	463a      	mov	r2, r7
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	f7ff ffda 	bl	8005c16 <__sfputc_r>
 8005c62:	1c43      	adds	r3, r0, #1
 8005c64:	d1f3      	bne.n	8005c4e <__sfputs_r+0xa>
 8005c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005c68 <_vfiprintf_r>:
 8005c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c6c:	460d      	mov	r5, r1
 8005c6e:	b09d      	sub	sp, #116	@ 0x74
 8005c70:	4614      	mov	r4, r2
 8005c72:	4698      	mov	r8, r3
 8005c74:	4606      	mov	r6, r0
 8005c76:	b118      	cbz	r0, 8005c80 <_vfiprintf_r+0x18>
 8005c78:	6a03      	ldr	r3, [r0, #32]
 8005c7a:	b90b      	cbnz	r3, 8005c80 <_vfiprintf_r+0x18>
 8005c7c:	f7fe face 	bl	800421c <__sinit>
 8005c80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c82:	07d9      	lsls	r1, r3, #31
 8005c84:	d405      	bmi.n	8005c92 <_vfiprintf_r+0x2a>
 8005c86:	89ab      	ldrh	r3, [r5, #12]
 8005c88:	059a      	lsls	r2, r3, #22
 8005c8a:	d402      	bmi.n	8005c92 <_vfiprintf_r+0x2a>
 8005c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c8e:	f7fe fbbc 	bl	800440a <__retarget_lock_acquire_recursive>
 8005c92:	89ab      	ldrh	r3, [r5, #12]
 8005c94:	071b      	lsls	r3, r3, #28
 8005c96:	d501      	bpl.n	8005c9c <_vfiprintf_r+0x34>
 8005c98:	692b      	ldr	r3, [r5, #16]
 8005c9a:	b99b      	cbnz	r3, 8005cc4 <_vfiprintf_r+0x5c>
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	4630      	mov	r0, r6
 8005ca0:	f000 f938 	bl	8005f14 <__swsetup_r>
 8005ca4:	b170      	cbz	r0, 8005cc4 <_vfiprintf_r+0x5c>
 8005ca6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ca8:	07dc      	lsls	r4, r3, #31
 8005caa:	d504      	bpl.n	8005cb6 <_vfiprintf_r+0x4e>
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	b01d      	add	sp, #116	@ 0x74
 8005cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb6:	89ab      	ldrh	r3, [r5, #12]
 8005cb8:	0598      	lsls	r0, r3, #22
 8005cba:	d4f7      	bmi.n	8005cac <_vfiprintf_r+0x44>
 8005cbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005cbe:	f7fe fba5 	bl	800440c <__retarget_lock_release_recursive>
 8005cc2:	e7f3      	b.n	8005cac <_vfiprintf_r+0x44>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cc8:	2320      	movs	r3, #32
 8005cca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005cce:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cd2:	2330      	movs	r3, #48	@ 0x30
 8005cd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005e84 <_vfiprintf_r+0x21c>
 8005cd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005cdc:	f04f 0901 	mov.w	r9, #1
 8005ce0:	4623      	mov	r3, r4
 8005ce2:	469a      	mov	sl, r3
 8005ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ce8:	b10a      	cbz	r2, 8005cee <_vfiprintf_r+0x86>
 8005cea:	2a25      	cmp	r2, #37	@ 0x25
 8005cec:	d1f9      	bne.n	8005ce2 <_vfiprintf_r+0x7a>
 8005cee:	ebba 0b04 	subs.w	fp, sl, r4
 8005cf2:	d00b      	beq.n	8005d0c <_vfiprintf_r+0xa4>
 8005cf4:	465b      	mov	r3, fp
 8005cf6:	4622      	mov	r2, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	f7ff ffa2 	bl	8005c44 <__sfputs_r>
 8005d00:	3001      	adds	r0, #1
 8005d02:	f000 80a7 	beq.w	8005e54 <_vfiprintf_r+0x1ec>
 8005d06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d08:	445a      	add	r2, fp
 8005d0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f000 809f 	beq.w	8005e54 <_vfiprintf_r+0x1ec>
 8005d16:	2300      	movs	r3, #0
 8005d18:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d20:	f10a 0a01 	add.w	sl, sl, #1
 8005d24:	9304      	str	r3, [sp, #16]
 8005d26:	9307      	str	r3, [sp, #28]
 8005d28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d2e:	4654      	mov	r4, sl
 8005d30:	2205      	movs	r2, #5
 8005d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d36:	4853      	ldr	r0, [pc, #332]	@ (8005e84 <_vfiprintf_r+0x21c>)
 8005d38:	f7fa fa6a 	bl	8000210 <memchr>
 8005d3c:	9a04      	ldr	r2, [sp, #16]
 8005d3e:	b9d8      	cbnz	r0, 8005d78 <_vfiprintf_r+0x110>
 8005d40:	06d1      	lsls	r1, r2, #27
 8005d42:	bf44      	itt	mi
 8005d44:	2320      	movmi	r3, #32
 8005d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d4a:	0713      	lsls	r3, r2, #28
 8005d4c:	bf44      	itt	mi
 8005d4e:	232b      	movmi	r3, #43	@ 0x2b
 8005d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d54:	f89a 3000 	ldrb.w	r3, [sl]
 8005d58:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d5a:	d015      	beq.n	8005d88 <_vfiprintf_r+0x120>
 8005d5c:	9a07      	ldr	r2, [sp, #28]
 8005d5e:	4654      	mov	r4, sl
 8005d60:	2000      	movs	r0, #0
 8005d62:	f04f 0c0a 	mov.w	ip, #10
 8005d66:	4621      	mov	r1, r4
 8005d68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d6c:	3b30      	subs	r3, #48	@ 0x30
 8005d6e:	2b09      	cmp	r3, #9
 8005d70:	d94b      	bls.n	8005e0a <_vfiprintf_r+0x1a2>
 8005d72:	b1b0      	cbz	r0, 8005da2 <_vfiprintf_r+0x13a>
 8005d74:	9207      	str	r2, [sp, #28]
 8005d76:	e014      	b.n	8005da2 <_vfiprintf_r+0x13a>
 8005d78:	eba0 0308 	sub.w	r3, r0, r8
 8005d7c:	fa09 f303 	lsl.w	r3, r9, r3
 8005d80:	4313      	orrs	r3, r2
 8005d82:	9304      	str	r3, [sp, #16]
 8005d84:	46a2      	mov	sl, r4
 8005d86:	e7d2      	b.n	8005d2e <_vfiprintf_r+0xc6>
 8005d88:	9b03      	ldr	r3, [sp, #12]
 8005d8a:	1d19      	adds	r1, r3, #4
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	9103      	str	r1, [sp, #12]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	bfbb      	ittet	lt
 8005d94:	425b      	neglt	r3, r3
 8005d96:	f042 0202 	orrlt.w	r2, r2, #2
 8005d9a:	9307      	strge	r3, [sp, #28]
 8005d9c:	9307      	strlt	r3, [sp, #28]
 8005d9e:	bfb8      	it	lt
 8005da0:	9204      	strlt	r2, [sp, #16]
 8005da2:	7823      	ldrb	r3, [r4, #0]
 8005da4:	2b2e      	cmp	r3, #46	@ 0x2e
 8005da6:	d10a      	bne.n	8005dbe <_vfiprintf_r+0x156>
 8005da8:	7863      	ldrb	r3, [r4, #1]
 8005daa:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dac:	d132      	bne.n	8005e14 <_vfiprintf_r+0x1ac>
 8005dae:	9b03      	ldr	r3, [sp, #12]
 8005db0:	1d1a      	adds	r2, r3, #4
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	9203      	str	r2, [sp, #12]
 8005db6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005dba:	3402      	adds	r4, #2
 8005dbc:	9305      	str	r3, [sp, #20]
 8005dbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005e94 <_vfiprintf_r+0x22c>
 8005dc2:	7821      	ldrb	r1, [r4, #0]
 8005dc4:	2203      	movs	r2, #3
 8005dc6:	4650      	mov	r0, sl
 8005dc8:	f7fa fa22 	bl	8000210 <memchr>
 8005dcc:	b138      	cbz	r0, 8005dde <_vfiprintf_r+0x176>
 8005dce:	9b04      	ldr	r3, [sp, #16]
 8005dd0:	eba0 000a 	sub.w	r0, r0, sl
 8005dd4:	2240      	movs	r2, #64	@ 0x40
 8005dd6:	4082      	lsls	r2, r0
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	3401      	adds	r4, #1
 8005ddc:	9304      	str	r3, [sp, #16]
 8005dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005de2:	4829      	ldr	r0, [pc, #164]	@ (8005e88 <_vfiprintf_r+0x220>)
 8005de4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005de8:	2206      	movs	r2, #6
 8005dea:	f7fa fa11 	bl	8000210 <memchr>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	d03f      	beq.n	8005e72 <_vfiprintf_r+0x20a>
 8005df2:	4b26      	ldr	r3, [pc, #152]	@ (8005e8c <_vfiprintf_r+0x224>)
 8005df4:	bb1b      	cbnz	r3, 8005e3e <_vfiprintf_r+0x1d6>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	3307      	adds	r3, #7
 8005dfa:	f023 0307 	bic.w	r3, r3, #7
 8005dfe:	3308      	adds	r3, #8
 8005e00:	9303      	str	r3, [sp, #12]
 8005e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e04:	443b      	add	r3, r7
 8005e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e08:	e76a      	b.n	8005ce0 <_vfiprintf_r+0x78>
 8005e0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e0e:	460c      	mov	r4, r1
 8005e10:	2001      	movs	r0, #1
 8005e12:	e7a8      	b.n	8005d66 <_vfiprintf_r+0xfe>
 8005e14:	2300      	movs	r3, #0
 8005e16:	3401      	adds	r4, #1
 8005e18:	9305      	str	r3, [sp, #20]
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	f04f 0c0a 	mov.w	ip, #10
 8005e20:	4620      	mov	r0, r4
 8005e22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e26:	3a30      	subs	r2, #48	@ 0x30
 8005e28:	2a09      	cmp	r2, #9
 8005e2a:	d903      	bls.n	8005e34 <_vfiprintf_r+0x1cc>
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d0c6      	beq.n	8005dbe <_vfiprintf_r+0x156>
 8005e30:	9105      	str	r1, [sp, #20]
 8005e32:	e7c4      	b.n	8005dbe <_vfiprintf_r+0x156>
 8005e34:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e38:	4604      	mov	r4, r0
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e7f0      	b.n	8005e20 <_vfiprintf_r+0x1b8>
 8005e3e:	ab03      	add	r3, sp, #12
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	462a      	mov	r2, r5
 8005e44:	4b12      	ldr	r3, [pc, #72]	@ (8005e90 <_vfiprintf_r+0x228>)
 8005e46:	a904      	add	r1, sp, #16
 8005e48:	4630      	mov	r0, r6
 8005e4a:	f7fd fda3 	bl	8003994 <_printf_float>
 8005e4e:	4607      	mov	r7, r0
 8005e50:	1c78      	adds	r0, r7, #1
 8005e52:	d1d6      	bne.n	8005e02 <_vfiprintf_r+0x19a>
 8005e54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e56:	07d9      	lsls	r1, r3, #31
 8005e58:	d405      	bmi.n	8005e66 <_vfiprintf_r+0x1fe>
 8005e5a:	89ab      	ldrh	r3, [r5, #12]
 8005e5c:	059a      	lsls	r2, r3, #22
 8005e5e:	d402      	bmi.n	8005e66 <_vfiprintf_r+0x1fe>
 8005e60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e62:	f7fe fad3 	bl	800440c <__retarget_lock_release_recursive>
 8005e66:	89ab      	ldrh	r3, [r5, #12]
 8005e68:	065b      	lsls	r3, r3, #25
 8005e6a:	f53f af1f 	bmi.w	8005cac <_vfiprintf_r+0x44>
 8005e6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e70:	e71e      	b.n	8005cb0 <_vfiprintf_r+0x48>
 8005e72:	ab03      	add	r3, sp, #12
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	462a      	mov	r2, r5
 8005e78:	4b05      	ldr	r3, [pc, #20]	@ (8005e90 <_vfiprintf_r+0x228>)
 8005e7a:	a904      	add	r1, sp, #16
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	f7fe f821 	bl	8003ec4 <_printf_i>
 8005e82:	e7e4      	b.n	8005e4e <_vfiprintf_r+0x1e6>
 8005e84:	080064d7 	.word	0x080064d7
 8005e88:	080064e1 	.word	0x080064e1
 8005e8c:	08003995 	.word	0x08003995
 8005e90:	08005c45 	.word	0x08005c45
 8005e94:	080064dd 	.word	0x080064dd

08005e98 <__swbuf_r>:
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9a:	460e      	mov	r6, r1
 8005e9c:	4614      	mov	r4, r2
 8005e9e:	4605      	mov	r5, r0
 8005ea0:	b118      	cbz	r0, 8005eaa <__swbuf_r+0x12>
 8005ea2:	6a03      	ldr	r3, [r0, #32]
 8005ea4:	b90b      	cbnz	r3, 8005eaa <__swbuf_r+0x12>
 8005ea6:	f7fe f9b9 	bl	800421c <__sinit>
 8005eaa:	69a3      	ldr	r3, [r4, #24]
 8005eac:	60a3      	str	r3, [r4, #8]
 8005eae:	89a3      	ldrh	r3, [r4, #12]
 8005eb0:	071a      	lsls	r2, r3, #28
 8005eb2:	d501      	bpl.n	8005eb8 <__swbuf_r+0x20>
 8005eb4:	6923      	ldr	r3, [r4, #16]
 8005eb6:	b943      	cbnz	r3, 8005eca <__swbuf_r+0x32>
 8005eb8:	4621      	mov	r1, r4
 8005eba:	4628      	mov	r0, r5
 8005ebc:	f000 f82a 	bl	8005f14 <__swsetup_r>
 8005ec0:	b118      	cbz	r0, 8005eca <__swbuf_r+0x32>
 8005ec2:	f04f 37ff 	mov.w	r7, #4294967295
 8005ec6:	4638      	mov	r0, r7
 8005ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	6922      	ldr	r2, [r4, #16]
 8005ece:	1a98      	subs	r0, r3, r2
 8005ed0:	6963      	ldr	r3, [r4, #20]
 8005ed2:	b2f6      	uxtb	r6, r6
 8005ed4:	4283      	cmp	r3, r0
 8005ed6:	4637      	mov	r7, r6
 8005ed8:	dc05      	bgt.n	8005ee6 <__swbuf_r+0x4e>
 8005eda:	4621      	mov	r1, r4
 8005edc:	4628      	mov	r0, r5
 8005ede:	f7ff fde9 	bl	8005ab4 <_fflush_r>
 8005ee2:	2800      	cmp	r0, #0
 8005ee4:	d1ed      	bne.n	8005ec2 <__swbuf_r+0x2a>
 8005ee6:	68a3      	ldr	r3, [r4, #8]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	60a3      	str	r3, [r4, #8]
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	6022      	str	r2, [r4, #0]
 8005ef2:	701e      	strb	r6, [r3, #0]
 8005ef4:	6962      	ldr	r2, [r4, #20]
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d004      	beq.n	8005f06 <__swbuf_r+0x6e>
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	07db      	lsls	r3, r3, #31
 8005f00:	d5e1      	bpl.n	8005ec6 <__swbuf_r+0x2e>
 8005f02:	2e0a      	cmp	r6, #10
 8005f04:	d1df      	bne.n	8005ec6 <__swbuf_r+0x2e>
 8005f06:	4621      	mov	r1, r4
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f7ff fdd3 	bl	8005ab4 <_fflush_r>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d0d9      	beq.n	8005ec6 <__swbuf_r+0x2e>
 8005f12:	e7d6      	b.n	8005ec2 <__swbuf_r+0x2a>

08005f14 <__swsetup_r>:
 8005f14:	b538      	push	{r3, r4, r5, lr}
 8005f16:	4b29      	ldr	r3, [pc, #164]	@ (8005fbc <__swsetup_r+0xa8>)
 8005f18:	4605      	mov	r5, r0
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	460c      	mov	r4, r1
 8005f1e:	b118      	cbz	r0, 8005f28 <__swsetup_r+0x14>
 8005f20:	6a03      	ldr	r3, [r0, #32]
 8005f22:	b90b      	cbnz	r3, 8005f28 <__swsetup_r+0x14>
 8005f24:	f7fe f97a 	bl	800421c <__sinit>
 8005f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f2c:	0719      	lsls	r1, r3, #28
 8005f2e:	d422      	bmi.n	8005f76 <__swsetup_r+0x62>
 8005f30:	06da      	lsls	r2, r3, #27
 8005f32:	d407      	bmi.n	8005f44 <__swsetup_r+0x30>
 8005f34:	2209      	movs	r2, #9
 8005f36:	602a      	str	r2, [r5, #0]
 8005f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f3c:	81a3      	strh	r3, [r4, #12]
 8005f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f42:	e033      	b.n	8005fac <__swsetup_r+0x98>
 8005f44:	0758      	lsls	r0, r3, #29
 8005f46:	d512      	bpl.n	8005f6e <__swsetup_r+0x5a>
 8005f48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f4a:	b141      	cbz	r1, 8005f5e <__swsetup_r+0x4a>
 8005f4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f50:	4299      	cmp	r1, r3
 8005f52:	d002      	beq.n	8005f5a <__swsetup_r+0x46>
 8005f54:	4628      	mov	r0, r5
 8005f56:	f7ff f8a7 	bl	80050a8 <_free_r>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f5e:	89a3      	ldrh	r3, [r4, #12]
 8005f60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f64:	81a3      	strh	r3, [r4, #12]
 8005f66:	2300      	movs	r3, #0
 8005f68:	6063      	str	r3, [r4, #4]
 8005f6a:	6923      	ldr	r3, [r4, #16]
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	89a3      	ldrh	r3, [r4, #12]
 8005f70:	f043 0308 	orr.w	r3, r3, #8
 8005f74:	81a3      	strh	r3, [r4, #12]
 8005f76:	6923      	ldr	r3, [r4, #16]
 8005f78:	b94b      	cbnz	r3, 8005f8e <__swsetup_r+0x7a>
 8005f7a:	89a3      	ldrh	r3, [r4, #12]
 8005f7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f84:	d003      	beq.n	8005f8e <__swsetup_r+0x7a>
 8005f86:	4621      	mov	r1, r4
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f000 f883 	bl	8006094 <__smakebuf_r>
 8005f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f92:	f013 0201 	ands.w	r2, r3, #1
 8005f96:	d00a      	beq.n	8005fae <__swsetup_r+0x9a>
 8005f98:	2200      	movs	r2, #0
 8005f9a:	60a2      	str	r2, [r4, #8]
 8005f9c:	6962      	ldr	r2, [r4, #20]
 8005f9e:	4252      	negs	r2, r2
 8005fa0:	61a2      	str	r2, [r4, #24]
 8005fa2:	6922      	ldr	r2, [r4, #16]
 8005fa4:	b942      	cbnz	r2, 8005fb8 <__swsetup_r+0xa4>
 8005fa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005faa:	d1c5      	bne.n	8005f38 <__swsetup_r+0x24>
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
 8005fae:	0799      	lsls	r1, r3, #30
 8005fb0:	bf58      	it	pl
 8005fb2:	6962      	ldrpl	r2, [r4, #20]
 8005fb4:	60a2      	str	r2, [r4, #8]
 8005fb6:	e7f4      	b.n	8005fa2 <__swsetup_r+0x8e>
 8005fb8:	2000      	movs	r0, #0
 8005fba:	e7f7      	b.n	8005fac <__swsetup_r+0x98>
 8005fbc:	20000018 	.word	0x20000018

08005fc0 <_raise_r>:
 8005fc0:	291f      	cmp	r1, #31
 8005fc2:	b538      	push	{r3, r4, r5, lr}
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	d904      	bls.n	8005fd4 <_raise_r+0x14>
 8005fca:	2316      	movs	r3, #22
 8005fcc:	6003      	str	r3, [r0, #0]
 8005fce:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd2:	bd38      	pop	{r3, r4, r5, pc}
 8005fd4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005fd6:	b112      	cbz	r2, 8005fde <_raise_r+0x1e>
 8005fd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fdc:	b94b      	cbnz	r3, 8005ff2 <_raise_r+0x32>
 8005fde:	4628      	mov	r0, r5
 8005fe0:	f000 f830 	bl	8006044 <_getpid_r>
 8005fe4:	4622      	mov	r2, r4
 8005fe6:	4601      	mov	r1, r0
 8005fe8:	4628      	mov	r0, r5
 8005fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fee:	f000 b817 	b.w	8006020 <_kill_r>
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d00a      	beq.n	800600c <_raise_r+0x4c>
 8005ff6:	1c59      	adds	r1, r3, #1
 8005ff8:	d103      	bne.n	8006002 <_raise_r+0x42>
 8005ffa:	2316      	movs	r3, #22
 8005ffc:	6003      	str	r3, [r0, #0]
 8005ffe:	2001      	movs	r0, #1
 8006000:	e7e7      	b.n	8005fd2 <_raise_r+0x12>
 8006002:	2100      	movs	r1, #0
 8006004:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006008:	4620      	mov	r0, r4
 800600a:	4798      	blx	r3
 800600c:	2000      	movs	r0, #0
 800600e:	e7e0      	b.n	8005fd2 <_raise_r+0x12>

08006010 <raise>:
 8006010:	4b02      	ldr	r3, [pc, #8]	@ (800601c <raise+0xc>)
 8006012:	4601      	mov	r1, r0
 8006014:	6818      	ldr	r0, [r3, #0]
 8006016:	f7ff bfd3 	b.w	8005fc0 <_raise_r>
 800601a:	bf00      	nop
 800601c:	20000018 	.word	0x20000018

08006020 <_kill_r>:
 8006020:	b538      	push	{r3, r4, r5, lr}
 8006022:	4d07      	ldr	r5, [pc, #28]	@ (8006040 <_kill_r+0x20>)
 8006024:	2300      	movs	r3, #0
 8006026:	4604      	mov	r4, r0
 8006028:	4608      	mov	r0, r1
 800602a:	4611      	mov	r1, r2
 800602c:	602b      	str	r3, [r5, #0]
 800602e:	f7fb f956 	bl	80012de <_kill>
 8006032:	1c43      	adds	r3, r0, #1
 8006034:	d102      	bne.n	800603c <_kill_r+0x1c>
 8006036:	682b      	ldr	r3, [r5, #0]
 8006038:	b103      	cbz	r3, 800603c <_kill_r+0x1c>
 800603a:	6023      	str	r3, [r4, #0]
 800603c:	bd38      	pop	{r3, r4, r5, pc}
 800603e:	bf00      	nop
 8006040:	200003d8 	.word	0x200003d8

08006044 <_getpid_r>:
 8006044:	f7fb b943 	b.w	80012ce <_getpid>

08006048 <__swhatbuf_r>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	460c      	mov	r4, r1
 800604c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006050:	2900      	cmp	r1, #0
 8006052:	b096      	sub	sp, #88	@ 0x58
 8006054:	4615      	mov	r5, r2
 8006056:	461e      	mov	r6, r3
 8006058:	da0d      	bge.n	8006076 <__swhatbuf_r+0x2e>
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006060:	f04f 0100 	mov.w	r1, #0
 8006064:	bf14      	ite	ne
 8006066:	2340      	movne	r3, #64	@ 0x40
 8006068:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800606c:	2000      	movs	r0, #0
 800606e:	6031      	str	r1, [r6, #0]
 8006070:	602b      	str	r3, [r5, #0]
 8006072:	b016      	add	sp, #88	@ 0x58
 8006074:	bd70      	pop	{r4, r5, r6, pc}
 8006076:	466a      	mov	r2, sp
 8006078:	f000 f848 	bl	800610c <_fstat_r>
 800607c:	2800      	cmp	r0, #0
 800607e:	dbec      	blt.n	800605a <__swhatbuf_r+0x12>
 8006080:	9901      	ldr	r1, [sp, #4]
 8006082:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006086:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800608a:	4259      	negs	r1, r3
 800608c:	4159      	adcs	r1, r3
 800608e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006092:	e7eb      	b.n	800606c <__swhatbuf_r+0x24>

08006094 <__smakebuf_r>:
 8006094:	898b      	ldrh	r3, [r1, #12]
 8006096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006098:	079d      	lsls	r5, r3, #30
 800609a:	4606      	mov	r6, r0
 800609c:	460c      	mov	r4, r1
 800609e:	d507      	bpl.n	80060b0 <__smakebuf_r+0x1c>
 80060a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	6123      	str	r3, [r4, #16]
 80060a8:	2301      	movs	r3, #1
 80060aa:	6163      	str	r3, [r4, #20]
 80060ac:	b003      	add	sp, #12
 80060ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060b0:	ab01      	add	r3, sp, #4
 80060b2:	466a      	mov	r2, sp
 80060b4:	f7ff ffc8 	bl	8006048 <__swhatbuf_r>
 80060b8:	9f00      	ldr	r7, [sp, #0]
 80060ba:	4605      	mov	r5, r0
 80060bc:	4639      	mov	r1, r7
 80060be:	4630      	mov	r0, r6
 80060c0:	f7ff f866 	bl	8005190 <_malloc_r>
 80060c4:	b948      	cbnz	r0, 80060da <__smakebuf_r+0x46>
 80060c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060ca:	059a      	lsls	r2, r3, #22
 80060cc:	d4ee      	bmi.n	80060ac <__smakebuf_r+0x18>
 80060ce:	f023 0303 	bic.w	r3, r3, #3
 80060d2:	f043 0302 	orr.w	r3, r3, #2
 80060d6:	81a3      	strh	r3, [r4, #12]
 80060d8:	e7e2      	b.n	80060a0 <__smakebuf_r+0xc>
 80060da:	89a3      	ldrh	r3, [r4, #12]
 80060dc:	6020      	str	r0, [r4, #0]
 80060de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060e2:	81a3      	strh	r3, [r4, #12]
 80060e4:	9b01      	ldr	r3, [sp, #4]
 80060e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80060ea:	b15b      	cbz	r3, 8006104 <__smakebuf_r+0x70>
 80060ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060f0:	4630      	mov	r0, r6
 80060f2:	f000 f81d 	bl	8006130 <_isatty_r>
 80060f6:	b128      	cbz	r0, 8006104 <__smakebuf_r+0x70>
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	f023 0303 	bic.w	r3, r3, #3
 80060fe:	f043 0301 	orr.w	r3, r3, #1
 8006102:	81a3      	strh	r3, [r4, #12]
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	431d      	orrs	r5, r3
 8006108:	81a5      	strh	r5, [r4, #12]
 800610a:	e7cf      	b.n	80060ac <__smakebuf_r+0x18>

0800610c <_fstat_r>:
 800610c:	b538      	push	{r3, r4, r5, lr}
 800610e:	4d07      	ldr	r5, [pc, #28]	@ (800612c <_fstat_r+0x20>)
 8006110:	2300      	movs	r3, #0
 8006112:	4604      	mov	r4, r0
 8006114:	4608      	mov	r0, r1
 8006116:	4611      	mov	r1, r2
 8006118:	602b      	str	r3, [r5, #0]
 800611a:	f7fb f940 	bl	800139e <_fstat>
 800611e:	1c43      	adds	r3, r0, #1
 8006120:	d102      	bne.n	8006128 <_fstat_r+0x1c>
 8006122:	682b      	ldr	r3, [r5, #0]
 8006124:	b103      	cbz	r3, 8006128 <_fstat_r+0x1c>
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	bd38      	pop	{r3, r4, r5, pc}
 800612a:	bf00      	nop
 800612c:	200003d8 	.word	0x200003d8

08006130 <_isatty_r>:
 8006130:	b538      	push	{r3, r4, r5, lr}
 8006132:	4d06      	ldr	r5, [pc, #24]	@ (800614c <_isatty_r+0x1c>)
 8006134:	2300      	movs	r3, #0
 8006136:	4604      	mov	r4, r0
 8006138:	4608      	mov	r0, r1
 800613a:	602b      	str	r3, [r5, #0]
 800613c:	f7fb f93f 	bl	80013be <_isatty>
 8006140:	1c43      	adds	r3, r0, #1
 8006142:	d102      	bne.n	800614a <_isatty_r+0x1a>
 8006144:	682b      	ldr	r3, [r5, #0]
 8006146:	b103      	cbz	r3, 800614a <_isatty_r+0x1a>
 8006148:	6023      	str	r3, [r4, #0]
 800614a:	bd38      	pop	{r3, r4, r5, pc}
 800614c:	200003d8 	.word	0x200003d8

08006150 <_init>:
 8006150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006152:	bf00      	nop
 8006154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006156:	bc08      	pop	{r3}
 8006158:	469e      	mov	lr, r3
 800615a:	4770      	bx	lr

0800615c <_fini>:
 800615c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615e:	bf00      	nop
 8006160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006162:	bc08      	pop	{r3}
 8006164:	469e      	mov	lr, r3
 8006166:	4770      	bx	lr
