<profile>

<section name = "Vivado HLS Report for 'hls_divider'" level="0">
<item name = "Date">Thu Mar 21 15:26:34 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_divider</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">4.649</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">19, 19, 19, 19, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 516, 414</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 101</column>
<column name="Register">-, -, 20, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="hls_divider_CRTLS_s_axi_U">hls_divider_CRTLS_s_axi, 0, 0, 112, 168</column>
<column name="hls_divider_udiv_bkb_U1">hls_divider_udiv_bkb, 0, 0, 202, 123</column>
<column name="hls_divider_urem_cud_U2">hls_divider_urem_cud, 0, 0, 202, 123</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTLS_AWVALID">in, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_AWREADY">out, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_AWADDR">in, 6, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_WVALID">in, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_WREADY">out, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_WDATA">in, 32, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_WSTRB">in, 4, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_ARVALID">in, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_ARREADY">out, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_ARADDR">in, 6, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_RVALID">out, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_RREADY">in, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_RDATA">out, 32, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_RRESP">out, 2, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_BVALID">out, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_BREADY">in, 1, s_axi, CRTLS, scalar</column>
<column name="s_axi_CRTLS_BRESP">out, 2, s_axi, CRTLS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_divider, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hls_divider, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, hls_divider, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.65</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'b', hls_divider/hls_divider.cpp:1">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;b&apos;, -, -, -, -, -</column>
<column name="'div', hls_divider/hls_divider.cpp:6">udiv, 3.65, 4.65, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
