Warnings in file C:\Users\Eliana\Documents\00. 1D Comptruct Term 4\Alchitry\SSR v1\source\fsm_module.luc:
    Line 55, Column 2 : "temp" was never used
Warnings in file C:\Users\Eliana\Documents\00. 1D Comptruct Term 4\Alchitry\SSR v1\source\score_display.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\Eliana\Documents\00. 1D Comptruct Term 4\Alchitry\SSR v1\source\tester.luc:
    Line 41, Column 2 : "ALUFN3" was never used
    Line 35, Column 2 : "ALUFN0" was never used
    Line 36, Column 2 : "A0" was never used
    Line 37, Column 2 : "B0" was never used
    Line 38, Column 2 : "C0" was never used
Warnings in file C:\Users\Eliana\Documents\00. 1D Comptruct Term 4\Alchitry\SSR v1\source\au_top.luc:
    Line 11, Column 4 : "io_button" was never used
    Line 10, Column 4 : "io_dip" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Eliana\Documents\00. 1D Comptruct Term 4\Alchitry\SSR v1\work\project.tcl}
# set projDir "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/vivado"
# set projName "Test1Intro"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/au_top_0.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/reset_conditioner_1.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/edge_detector_2.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/button_conditioner_3.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/fsm_module_4.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/counter_5.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/counter_6.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/multi_seven_seg_7.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/score_display_8.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/pipeline_9.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/alu_10.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/timer_11.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/pn_gen_12.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/counter_13.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/seven_seg_14.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/decoder_15.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/sixteen_bit_adder_16.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/sixteen_boolean_17.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/comparator_18.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/shifter_19.v" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/verilog/multiplier_20.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/constraint/custom_au.xdc" "C:/Users/Eliana/Documents/00.\ 1D\ Comptruct\ Term\ 4/Alchitry/SSR\ v1/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Mon Apr 18 21:35:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Apr 18 21:35:42 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_9' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pipeline_9.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_9' (3#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pipeline_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (4#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'fsm_module_4' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:7]
	Parameter INIT_stateList bound to: 5'b00000 
	Parameter START_stateList bound to: 5'b00001 
	Parameter L1_stateList bound to: 5'b00010 
	Parameter L2_stateList bound to: 5'b00011 
	Parameter L3_stateList bound to: 5'b00100 
	Parameter L4_stateList bound to: 5'b00101 
	Parameter L5_stateList bound to: 5'b00110 
	Parameter L6_stateList bound to: 5'b00111 
	Parameter L7_stateList bound to: 5'b01000 
	Parameter L8_stateList bound to: 5'b01001 
	Parameter L9_stateList bound to: 5'b01010 
	Parameter L10_stateList bound to: 5'b01011 
	Parameter GENSEQ_stateList bound to: 5'b01100 
	Parameter WAIT_stateList bound to: 5'b01101 
	Parameter DISPLAYSEQ_stateList bound to: 5'b01110 
	Parameter SAVE_stateList bound to: 5'b01111 
	Parameter IDLE_stateList bound to: 5'b10000 
	Parameter CHECK_stateList bound to: 5'b10001 
	Parameter WIN_stateList bound to: 5'b10010 
	Parameter LOSE_stateList bound to: 5'b10011 
	Parameter GAMEOVER_stateList bound to: 5'b10100 
	Parameter PAUSE_stateList bound to: 5'b10101 
	Parameter B1_stateList bound to: 5'b10110 
	Parameter B2_stateList bound to: 5'b10111 
	Parameter B3_stateList bound to: 5'b11000 
	Parameter B4_stateList bound to: 5'b11001 
	Parameter FANFARE1_stateList bound to: 5'b11010 
	Parameter FANFARE2_stateList bound to: 5'b11011 
	Parameter FANFARE3_stateList bound to: 5'b11100 
	Parameter FANFARE_WAIT1_stateList bound to: 5'b11101 
	Parameter FANFARE_WAIT2_stateList bound to: 5'b11110 
	Parameter FANFARE_WAIT3_stateList bound to: 5'b11111 
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_16' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_16' (5#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_boolean_17' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_boolean_17' (6#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_18' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_18' (7#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (8#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_20' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_20' (9#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (10#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'timer_11' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/timer_11.v:7]
	Parameter INIT_timerState bound to: 2'b00 
	Parameter IDLE_timerState bound to: 2'b01 
	Parameter COUNT_timerState bound to: 2'b10 
	Parameter END_timerState bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'timer_11' (11#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/timer_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_12' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_12' (12#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (13#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:308]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:353]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:383]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:398]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:428]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:841]
INFO: [Synth 8-6155] done synthesizing module 'fsm_module_4' (14#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/fsm_module_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_5' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_5.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_5' (15#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (16#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_14' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/seven_seg_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_14' (17#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/seven_seg_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_15' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/decoder_15.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_15' (18#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/decoder_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (19#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'score_display_8' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/score_display_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'score_display_8' (20#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/score_display_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1017.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1017.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_timerState_q_reg' in module 'timer_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         INIT_timerState |                             0001 |                               00
        COUNT_timerState |                             0010 |                               10
         IDLE_timerState |                             0100 |                               01
          END_timerState |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_timerState_q_reg' using encoding 'one-hot' in module 'timer_11'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 31    
	   4 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	  14 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 7     
	  32 Input   16 Bit        Muxes := 7     
	  32 Input    6 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	  14 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 7     
	  32 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 3     
	  14 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 11    
	  11 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	   5 Input    1 Bit        Muxes := 7     
	  32 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/out0, operation Mode is: A*B.
DSP Report: operator mult/out0 is absorbed into DSP mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|fsm_module_4 | stateCheck | 32x5          | LUT            | 
|fsm_module_4 | stateCheck | 32x5          | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_20 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1017.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1042.863 ; gain = 25.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    75|
|3     |LUT1   |    24|
|4     |LUT2   |    62|
|5     |LUT3   |    45|
|6     |LUT4   |   120|
|7     |LUT5   |   125|
|8     |LUT6   |   229|
|9     |MUXF7  |     1|
|10    |FDRE   |   491|
|11    |FDSE   |    51|
|12    |IBUF   |     9|
|13    |OBUF   |    79|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1052.898 ; gain = 35.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1052.898 ; gain = 35.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1055.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1055.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1055.812 ; gain = 56.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 21:37:00 2022...
[Mon Apr 18 21:37:03 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 999.707 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 18 21:37:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Apr 18 21:37:03 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/constraint/custom_au.xdc]
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 19.512
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1019.133 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100ee03b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.070 ; gain = 224.938

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 100ee03b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 100ee03b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6e44af9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6e44af9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6e44af9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6e44af9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1456.059 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e23c3cac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1456.059 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e23c3cac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1456.059 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e23c3cac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.059 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.059 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e23c3cac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.059 ; gain = 436.926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1456.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8839fd88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1505.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus io_dip are not locked:  'io_dip[19]'  'io_dip[18]'  'io_dip[17]'  'io_dip[16]'  'io_dip[15]'  'io_dip[14]'  'io_dip[13]'  'io_dip[12]'  'io_dip[11]'  'io_dip[10]'  'io_dip[9]'  'io_dip[8]'  'io_dip[7]'  'io_dip[6]'  'io_dip[5]'  'io_dip[4]'  'io_dip[2]'  'io_dip[1]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus io_sel are not locked:  'io_sel[1]'  'io_sel[0]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac044f56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21ed32c5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21ed32c5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.762 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21ed32c5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 268a18fe3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2656daa0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 2 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.133 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              7  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              7  |                     9  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14673fb26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: e98c77b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 2 Global Placement | Checksum: e98c77b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae1a92ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a2632076

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 140ae3e30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18bdc36c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10349f74a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ff0c3c59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ab71319f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: cd26fdef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cd26fdef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e2414aee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-5.830 |
Phase 1 Physical Synthesis Initialization | Checksum: 18f4b6203

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15a8a81ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e2414aee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.599. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13b582575

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13b582575

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13b582575

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13b582575

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.133 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1a550fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000
Ending Placer Task | Checksum: 1412814b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.133 ; gain = 1.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1505.133 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1505.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus io_dip[23:0] are not locked:  io_dip[19] io_dip[18] io_dip[17] io_dip[16] io_dip[15] io_dip[14] io_dip[13] io_dip[12] io_dip[11] io_dip[10]  and 8 more (total of 19.)
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus io_sel[3:0] are not locked:  io_sel[1] io_sel[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 874aceb9 ConstDB: 0 ShapeSum: b9dd4600 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c6163b99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.871 ; gain = 76.852
Post Restoration Checksum: NetGraph: a8c0ca39 NumContArr: 1d557160 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6163b99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.887 ; gain = 76.867

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c6163b99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1598.910 ; gain = 82.891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c6163b99

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1598.910 ; gain = 82.891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13e2a0ef1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1604.570 ; gain = 88.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=-0.143 | THS=-6.598 |

Phase 2 Router Initialization | Checksum: 15f8544ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1604.570 ; gain = 88.551

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000956709 %
  Global Horizontal Routing Utilization  = 0.000260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1037
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1036
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15f8544ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1606.852 ; gain = 90.832
Phase 3 Initial Routing | Checksum: da0166fa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.530  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2cb344f9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.530  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cbba8109

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832
Phase 4 Rip-up And Reroute | Checksum: 1cbba8109

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cbba8109

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cbba8109

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832
Phase 5 Delay and Skew Optimization | Checksum: 1cbba8109

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e2878bbb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26c822355

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832
Phase 6 Post Hold Fix | Checksum: 26c822355

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.277525 %
  Global Horizontal Routing Utilization  = 0.324831 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2165d5d21

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.852 ; gain = 90.832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2165d5d21

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1607.414 ; gain = 91.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16037fdd7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1607.414 ; gain = 91.395

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.609  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16037fdd7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1607.414 ; gain = 91.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1607.414 ; gain = 91.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1607.414 ; gain = 102.281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1617.371 ; gain = 9.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/SSR v1/work/vivado/Test1Intro/Test1Intro.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 19 out of 88 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: io_seg[7:0], io_sel[1], io_sel[0], seg7[6:0], and sel[1:0].
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 19 out of 88 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: io_seg[7:0], io_sel[1], io_sel[0], seg7[6:0], and sel[1:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14295616 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2071.723 ; gain = 418.953
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 21:38:57 2022...
[Mon Apr 18 21:38:59 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 999.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 21:38:59 2022...
Vivado exited.

Finished building project.
