Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue May  8 23:44:21 2018
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -file audio_mixer_project_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx audio_mixer_project_wrapper_timing_summary_routed.rpx
| Design       : audio_mixer_project_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.817    -1104.677                    733                37312        0.051        0.000                      0                37312        3.000        0.000                       0                 14139  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_fpga_0           {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                -3.942     -749.532                    636                36386        0.051        0.000                      0                36386        3.000        0.000                       0                 13899  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       13.672        0.000                      0                  469        0.112        0.000                      0                  469        9.437        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M  clk_fpga_0              -4.817     -224.732                     49                   49        0.532        0.000                      0                   49  
clk_fpga_0         zed_audio_clk_48M       -4.329     -130.413                     48                   48        0.057        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.087        0.000                      0                  408        0.638        0.000                      0                  408  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          636  Failing Endpoints,  Worst Slack       -3.942ns,  Total Violation     -749.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.383ns  (logic 0.518ns (3.871%)  route 12.865ns (96.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.711     3.005    audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y93         FDRE                                         r  audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/Q
                         net (fo=1819, routed)       12.865    16.388    audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/slv_reg15_reg[0][0]
    SLICE_X87Y148        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.721    12.900    audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X87Y148        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[19]/C
                         clock pessimism              0.129    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X87Y148        FDRE (Setup_fdre_C_R)       -0.429    12.446    audio_mixer_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_X0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                 -3.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.130%)  route 0.249ns (63.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.634     0.970    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X52Y145        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double_reg[22]/Q
                         net (fo=2, routed)           0.249     1.360    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Y_out_double[22]
    SLICE_X44Y143        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.910     1.276    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X44Y143        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[22]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X44Y143        FDRE (Hold_fdre_C_D)         0.072     1.309    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/ZFF_Y1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16     audio_mixer_project_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.080ns (15.896%)  route 5.714ns (84.104%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 27.094 - 20.833 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.806     3.100    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.828     7.006    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y15          FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/Q
                         net (fo=65, routed)          2.208     9.670    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg_0[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.152     9.822 f  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_6/O
                         net (fo=6, routed)           1.444    11.266    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[1]_1
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.348    11.614 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_6/O
                         net (fo=1, routed)           0.831    12.445    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    12.569 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.231    13.800    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pwropt
    SLICE_X8Y16          FDCE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.612    23.625    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.570    27.094    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y16          FDCE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.602    27.696    
                         clock uncertainty           -0.165    27.531    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)       -0.059    27.472    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         27.472    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 13.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.597     0.933    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.590     2.127    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y15          FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     2.268 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.207     2.475    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.864     1.230    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.896     2.784    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.363    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y115    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y115    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_fpga_0

Setup :           49  Failing Endpoints,  Worst Slack       -4.817ns,  Total Violation     -224.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.817ns  (required time - arrival time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 232.866 - 230.000 ) 
    Source Clock Delay      (SCD):    7.055ns = ( 236.222 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.806   232.267    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.877   236.222    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X31Y127        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.456   236.678 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/Q
                         net (fo=1, routed)           0.519   237.197    audio_mixer_project_i/zed_audio_0/U0/audio_l_out[16]
    SLICE_X31Y128        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.687   232.866    audio_mixer_project_i/zed_audio_0/U0/clk_100
    SLICE_X31Y128        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[16]/C
                         clock pessimism              0.115   232.981    
                         clock uncertainty           -0.520   232.461    
    SLICE_X31Y128        FDRE (Setup_fdre_C_D)       -0.081   232.380    audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[16]
  -------------------------------------------------------------------
                         required time                        232.380    
                         arrival time                        -237.197    
  -------------------------------------------------------------------
                         slack                                 -4.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.597     0.933    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.647     2.184    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X27Y122        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     2.326 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[6]/Q
                         net (fo=1, routed)           0.054     2.380    audio_mixer_project_i/zed_audio_0/U0/audio_l_out[6]
    SLICE_X26Y122        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.916     1.282    audio_mixer_project_i/zed_audio_0/U0/clk_100
    SLICE_X26Y122        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[6]/C
                         clock pessimism             -0.030     1.252    
                         clock uncertainty            0.520     1.772    
    SLICE_X26Y122        FDRE (Hold_fdre_C_D)         0.076     1.848    audio_mixer_project_i/zed_audio_0/U0/line_in_l_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  zed_audio_clk_48M

Setup :           48  Failing Endpoints,  Worst Slack       -4.329ns,  Total Violation     -130.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.329ns  (required time - arrival time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.996ns  (logic 0.580ns (7.254%)  route 7.416ns (92.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 27.244 - 20.833 ) 
    Source Clock Delay      (SCD):    3.205ns = ( 23.205 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.911    23.205    audio_mixer_project_i/zed_audio_0/U0/clk_100
    SLICE_X81Y140        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_fdre_C_Q)         0.456    23.661 r  audio_mixer_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[19]/Q
                         net (fo=1, routed)           7.416    31.077    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][19]
    SLICE_X80Y140        LUT4 (Prop_lut4_I0_O)        0.124    31.201 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    31.201    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X80Y140        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.612    23.625    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.720    27.244    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X80Y140        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.115    27.359    
                         clock uncertainty           -0.520    26.839    
    SLICE_X80Y140        FDRE (Setup_fdre_C_D)        0.032    26.871    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         26.871    
                         arrival time                         -31.201    
  -------------------------------------------------------------------
                         slack                                 -4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audio_mixer_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.467ns (9.480%)  route 4.459ns (90.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.089ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.715     2.894    audio_mixer_project_i/zed_audio_0/U0/clk_100
    SLICE_X85Y113        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_fdre_C_Q)         0.367     3.261 r  audio_mixer_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/Q
                         net (fo=1, routed)           4.459     7.721    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][17]
    SLICE_X84Y113        LUT4 (Prop_lut4_I0_O)        0.100     7.821 r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1/O
                         net (fo=1, routed)           0.000     7.821    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.806     3.100    audio_mixer_project_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.911     7.089    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X84Y113        FDRE                                         r  audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
                         clock pessimism             -0.115     6.974    
                         clock uncertainty            0.520     7.494    
    SLICE_X84Y113        FDRE (Hold_fdre_C_D)         0.270     7.764    audio_mixer_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.764    
                         arrival time                           7.821    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/state_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.580ns (13.819%)  route 3.617ns (86.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.886     3.180    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/s00_axi_aclk
    SLICE_X56Y126        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/state_reg_reg/Q
                         net (fo=13, routed)          1.945     5.581    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/state_reg_reg
    SLICE_X39Y135        LUT5 (Prop_lut5_I2_O)        0.124     5.705 f  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2/O
                         net (fo=35, routed)          1.672     7.377    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_recalc_i_2__2_n_0
    SLICE_X28Y142        FDCE                                         f  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       1.698    12.877    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/s00_axi_aclk
    SLICE_X28Y142        FDCE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[49]/C
                         clock pessimism              0.147    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X28Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.465    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.RES_reg[49]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.827%)  route 0.629ns (77.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.632     0.968    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/s00_axi_aclk
    SLICE_X51Y139        FDRE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y139        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/q_reg_reg[0]/Q
                         net (fo=10, routed)          0.266     1.375    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/q_reg_reg__0[0]
    SLICE_X51Y140        LUT5 (Prop_lut5_I0_O)        0.045     1.420 f  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0/O
                         net (fo=35, routed)          0.363     1.783    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_recalc_i_2__0_n_0
    SLICE_X48Y145        FDCE                                         f  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13899, routed)       0.910     1.276    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/s00_axi_aclk
    SLICE_X48Y145        FDCE                                         r  audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[34]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    audio_mixer_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.RES_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.638    





