// Seed: 855369741
module module_0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2
);
  logic id_4;
  ;
  assign id_4 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0
);
  logic id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3#(
        .id_4(-1'b0),
        .id_5(1 && 1 || -1'd0),
        .id_6(-1'b0),
        .id_7(-1),
        .id_8(1)
    ),
    id_9
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output reg id_1;
  always_comb
    if (1) id_9 = {-1'b0};
    else id_1 = -1;
  module_0 modCall_1 ();
  logic id_10;
  ;
  assign id_6 = id_9;
endmodule
