# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../project_1.srcs/sim_1/imports/Project1/Program_ROM/Program_ROM.srcs/sim_1/new/Program_ROM_TB.vhd" \

# Do not sort compile order
nosort
