[gmem]

[[gmem.levels]]
banks = 1

[gmem.levels.tag]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.data]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.mshr]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[[gmem.levels]]
banks = 2

[gmem.levels.tag]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.data]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.mshr]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.refill]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.writeback]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[[gmem.levels]]
banks = 1

[gmem.levels.tag]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.data]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.mshr]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.refill]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.levels.writeback]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.nodes.coalescer]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.nodes.l0_flush_gate]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.nodes.l1_flush_gate]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.nodes.dram]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.nodes.return_path]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[gmem.links.default]
entries = 1024
bytes = 1048576

[gmem.policy]
l0_enabled = false
l1_writeback_rate = 0.0
l2_writeback_rate = 0.0
l0_line_bytes = 64
l1_line_bytes = 32
l2_line_bytes = 32
flush_bytes = 4096
seed = 0

[smem.lane]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[smem.crossbar]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[smem.bank]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[smem]
num_banks = 4
num_lanes = 16
link_capacity = 1024

[lsu.queues.global_ldq]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[lsu.queues.global_stq]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[lsu.queues.shared_ldq]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[lsu.queues.shared_stq]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024

[lsu.resources]
address_entries = 1024
store_data_entries = 1024
load_data_entries = 1024

[lsu.issue]
base_latency = 0
bytes_per_cycle = 4096
queue_capacity = 1024
completions_per_cycle = 1024

[lsu]
link_capacity = 1024

[icache.hit]
base_latency = 0
bytes_per_cycle = 1
queue_capacity = 1024

[icache.miss]
base_latency = 0
bytes_per_cycle = 1
queue_capacity = 1024

[icache.policy]
hit_rate = 1.0
line_bytes = 32
seed = 0
