

================================================================
== Vivado HLS Report for 'conv2d_fix16'
================================================================
* Date:           Sat Oct 26 16:37:15 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond3)
	3  / (exitcond3)
6 --> 
	13  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / (!exitcond1)
	6  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	7  / (exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/conv2d.cpp:5]   --->   Operation 15 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/conv2d.cpp:5]   --->   Operation 16 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 17 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/conv2d.cpp:5]   --->   Operation 18 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/conv2d.cpp:5]   --->   Operation 19 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 20 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 21 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_101 = zext i16 %output_width_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 22 'zext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_102 = zext i16 %input_height_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 23 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_103 = zext i16 %input_width_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 24 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_104 = zext i16 %input_depth_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 25 'zext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit13" [layers_c/conv2d.cpp:17]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit13.loopexit ]"   --->   Operation 27 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:20]   --->   Operation 28 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i32 [ 0, %0 ], [ %next_mul6, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 29 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%next_mul6 = add i32 %phi_mul5, %tmp_104" [layers_c/conv2d.cpp:24]   --->   Operation 30 'add' 'next_mul6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_s" [layers_c/conv2d.cpp:20]   --->   Operation 31 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %out_d, %output_depth_read" [layers_c/conv2d.cpp:17]   --->   Operation 32 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.07ns)   --->   "%out_d_3 = add i16 %out_d, 1" [layers_c/conv2d.cpp:17]   --->   Operation 33 'add' 'out_d_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader8.preheader" [layers_c/conv2d.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader8" [layers_c/conv2d.cpp:18]   --->   Operation 35 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_3, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 37 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_h, %output_height_read" [layers_c/conv2d.cpp:18]   --->   Operation 38 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.07ns)   --->   "%out_h_3 = add i16 %out_h, 1" [layers_c/conv2d.cpp:18]   --->   Operation 39 'add' 'out_h_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit13.loopexit, label %.preheader7.preheader" [layers_c/conv2d.cpp:18]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_109 = zext i16 %out_h to i32" [layers_c/conv2d.cpp:20]   --->   Operation 41 'zext' 'tmp_109' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul2, %tmp_109" [layers_c/conv2d.cpp:20]   --->   Operation 42 'add' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 43 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i16 %out_h to i17" [layers_c/conv2d.cpp:18]   --->   Operation 44 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_101" [layers_c/conv2d.cpp:20]   --->   Operation 45 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader7.preheader ]"   --->   Operation 47 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_w, %output_width_read" [layers_c/conv2d.cpp:19]   --->   Operation 48 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.07ns)   --->   "%out_w_3 = add i16 %out_w, 1" [layers_c/conv2d.cpp:19]   --->   Operation 49 'add' 'out_w_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.loopexit, label %1" [layers_c/conv2d.cpp:19]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_110 = zext i16 %out_w to i32" [layers_c/conv2d.cpp:20]   --->   Operation 51 'zext' 'tmp_110' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i16 %out_w to i17" [layers_c/conv2d.cpp:20]   --->   Operation 52 'zext' 'tmp_110_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_111 = add i32 %tmp1, %tmp_110" [layers_c/conv2d.cpp:20]   --->   Operation 53 'add' 'tmp_111' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_112 = sext i32 %tmp_111 to i64" [layers_c/conv2d.cpp:20]   --->   Operation 54 'sext' 'tmp_112' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [784 x i16]* %output_r, i64 0, i64 %tmp_112" [layers_c/conv2d.cpp:20]   --->   Operation 55 'getelementptr' 'output_addr11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:20]   --->   Operation 56 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/conv2d.cpp:21]   --->   Operation 57 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 58 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.10>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 60 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_102" [layers_c/conv2d.cpp:24]   --->   Operation 61 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %in_d, %input_depth_read" [layers_c/conv2d.cpp:21]   --->   Operation 62 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/conv2d.cpp:21]   --->   Operation 63 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge, label %.preheader6.preheader" [layers_c/conv2d.cpp:21]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_115 = zext i16 %in_d to i32" [layers_c/conv2d.cpp:24]   --->   Operation 65 'zext' 'tmp_115' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%tmp_117 = add i32 %phi_mul5, %tmp_115" [layers_c/conv2d.cpp:24]   --->   Operation 66 'add' 'tmp_117' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_39 = shl i32 %tmp_117, 3" [layers_c/conv2d.cpp:24]   --->   Operation 67 'shl' 'tmp_39' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp6 = add i32 %tmp_39, %tmp_117" [layers_c/conv2d.cpp:24]   --->   Operation 68 'add' 'tmp6' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/conv2d.cpp:22]   --->   Operation 69 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 70 'load' 'output_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 4.62>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %.preheader6.preheader ], [ %k_h_1, %.preheader6.loopexit ]"   --->   Operation 71 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/conv2d.cpp:22]   --->   Operation 72 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/conv2d.cpp:22]   --->   Operation 74 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/conv2d.cpp:22]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_119_cast9 = zext i2 %k_h to i17" [layers_c/conv2d.cpp:24]   --->   Operation 76 'zext' 'tmp_119_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_119_cast9, %tmp_109_cast" [layers_c/conv2d.cpp:24]   --->   Operation 77 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i17 %tmp4 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 78 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul, %tmp4_cast" [layers_c/conv2d.cpp:24]   --->   Operation 79 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i2 %k_h to i5" [layers_c/conv2d.cpp:24]   --->   Operation 81 'zext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/conv2d.cpp:24]   --->   Operation 82 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i5" [layers_c/conv2d.cpp:24]   --->   Operation 83 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.73ns)   --->   "%tmp_120 = sub i5 %p_shl5_cast, %tmp_119_cast" [layers_c/conv2d.cpp:24]   --->   Operation 84 'sub' 'tmp_120' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_103, %tmp2" [layers_c/conv2d.cpp:24]   --->   Operation 85 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.88>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/conv2d.cpp:23]   --->   Operation 88 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 89 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/conv2d.cpp:23]   --->   Operation 90 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader6.loopexit, label %2" [layers_c/conv2d.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_121_cast8 = zext i2 %k_w to i5" [layers_c/conv2d.cpp:24]   --->   Operation 92 'zext' 'tmp_121_cast8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i2 %k_w to i17" [layers_c/conv2d.cpp:24]   --->   Operation 93 'zext' 'tmp_121_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_110_cast, %tmp_121_cast" [layers_c/conv2d.cpp:24]   --->   Operation 94 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i17 %tmp5 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 95 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (2.55ns)   --->   "%tmp_124 = add i32 %tmp3, %tmp5_cast" [layers_c/conv2d.cpp:24]   --->   Operation 96 'add' 'tmp_124' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_125 = sext i32 %tmp_124 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 97 'sext' 'tmp_125' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_125" [layers_c/conv2d.cpp:24]   --->   Operation 98 'getelementptr' 'Padding2D_4_array_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 99 'load' 'Padding2D_4_array_lo' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 100 [1/1] (1.78ns)   --->   "%tmp7 = add i5 %tmp_121_cast8, %tmp_120" [layers_c/conv2d.cpp:24]   --->   Operation 100 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i5 %tmp7 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 101 'sext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.55ns)   --->   "%tmp_128 = add i32 %tmp6, %tmp7_cast" [layers_c/conv2d.cpp:24]   --->   Operation 102 'add' 'tmp_128' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_129 = sext i32 %tmp_128 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 103 'sext' 'tmp_129' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%Conv2D_4_w_0_addr = getelementptr [144 x i13]* @Conv2D_4_w_0, i64 0, i64 %tmp_129" [layers_c/conv2d.cpp:24]   --->   Operation 104 'getelementptr' 'Conv2D_4_w_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "%Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 105 'load' 'Conv2D_4_w_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 144> <ROM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 106 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 107 [1/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 107 'load' 'Padding2D_4_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 108 [1/2] (3.25ns)   --->   "%Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 108 'load' 'Conv2D_4_w_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 144> <ROM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_126_cast_cast = sext i16 %Padding2D_4_array_lo to i29" [layers_c/conv2d.cpp:24]   --->   Operation 109 'sext' 'tmp_126_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_130_cast_cast = sext i13 %Conv2D_4_w_0_load to i29" [layers_c/conv2d.cpp:24]   --->   Operation 110 'sext' 'tmp_130_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_131 = mul i29 %tmp_126_cast_cast, %tmp_130_cast_cast" [layers_c/conv2d.cpp:24]   --->   Operation 111 'mul' 'tmp_131' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_40 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_131, i32 14, i32 28)" [layers_c/conv2d.cpp:24]   --->   Operation 112 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 113 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_133 = sext i15 %tmp_40 to i16" [layers_c/conv2d.cpp:24]   --->   Operation 114 'sext' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 115 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_12 : Operation 116 [1/1] (2.07ns)   --->   "%tmp_134 = add i16 %tmp_133, %output_load_1" [layers_c/conv2d.cpp:24]   --->   Operation 116 'add' 'tmp_134' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (3.25ns)   --->   "store i16 %tmp_134, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.08>
ST_13 : Operation 119 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 119 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i16 %output_load to i15" [layers_c/conv2d.cpp:30]   --->   Operation 120 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.07ns)   --->   "%tmp_113 = add i16 -1269, %output_load" [layers_c/conv2d.cpp:30]   --->   Operation 121 'add' 'tmp_113' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (1.94ns)   --->   "%tmp_113_cast = add i15 -1269, %tmp_37" [layers_c/conv2d.cpp:33]   --->   Operation 122 'add' 'tmp_113_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_113, i32 15)" [layers_c/conv2d.cpp:33]   --->   Operation 123 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_38, i15 0, i15 %tmp_113_cast" [layers_c/conv2d.cpp:33]   --->   Operation 124 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/conv2d.cpp:33]   --->   Operation 125 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/conv2d.cpp:17) [23]  (1.77 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('phi_mul2', layers_c/conv2d.cpp:20) with incoming values : ('next_mul3', layers_c/conv2d.cpp:20) [24]  (0 ns)
	'add' operation ('next_mul3', layers_c/conv2d.cpp:20) [27]  (2.55 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/conv2d.cpp:18) [34]  (0 ns)
	'add' operation ('tmp', layers_c/conv2d.cpp:20) [41]  (2.55 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', layers_c/conv2d.cpp:20) [42]  (8.51 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/conv2d.cpp:19) [45]  (0 ns)
	'add' operation ('tmp_111', layers_c/conv2d.cpp:20) [52]  (2.55 ns)
	'getelementptr' operation ('output_addr11', layers_c/conv2d.cpp:20) [54]  (0 ns)
	'store' operation (layers_c/conv2d.cpp:20) of constant 0 on array 'output_r' [55]  (3.25 ns)

 <State 6>: 5.1ns
The critical path consists of the following:
	'phi' operation ('in_d') with incoming values : ('in_d', layers_c/conv2d.cpp:21) [58]  (0 ns)
	'add' operation ('tmp_117', layers_c/conv2d.cpp:24) [66]  (2.55 ns)
	'add' operation ('tmp6', layers_c/conv2d.cpp:24) [68]  (2.55 ns)

 <State 7>: 4.63ns
The critical path consists of the following:
	'phi' operation ('k_h') with incoming values : ('k_h', layers_c/conv2d.cpp:22) [71]  (0 ns)
	'add' operation ('tmp4', layers_c/conv2d.cpp:24) [82]  (2.08 ns)
	'add' operation ('tmp2', layers_c/conv2d.cpp:24) [84]  (2.55 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp3', layers_c/conv2d.cpp:24) [85]  (8.51 ns)

 <State 9>: 7.88ns
The critical path consists of the following:
	'phi' operation ('k_w') with incoming values : ('k_w', layers_c/conv2d.cpp:23) [88]  (0 ns)
	'add' operation ('tmp5', layers_c/conv2d.cpp:24) [96]  (2.08 ns)
	'add' operation ('tmp_124', layers_c/conv2d.cpp:24) [98]  (2.55 ns)
	'getelementptr' operation ('Padding2D_4_array_ad', layers_c/conv2d.cpp:24) [100]  (0 ns)
	'load' operation ('Padding2D_4_array_lo', layers_c/conv2d.cpp:24) on array 'Padding2D_4_array' [101]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('Padding2D_4_array_lo', layers_c/conv2d.cpp:24) on array 'Padding2D_4_array' [101]  (3.25 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[110] ('tmp_131', layers_c/conv2d.cpp:24) [110]  (6.38 ns)

 <State 12>: 8.58ns
The critical path consists of the following:
	'load' operation ('output_load_1', layers_c/conv2d.cpp:24) on array 'output_r' [113]  (3.25 ns)
	'add' operation ('tmp_134', layers_c/conv2d.cpp:24) [114]  (2.08 ns)
	'store' operation (layers_c/conv2d.cpp:24) of variable 'tmp_134', layers_c/conv2d.cpp:24 on array 'output_r' [115]  (3.25 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'load' operation ('output_load', layers_c/conv2d.cpp:30) on array 'output_r' [122]  (3.25 ns)
	'add' operation ('tmp_113', layers_c/conv2d.cpp:30) [124]  (2.08 ns)
	'select' operation ('p_tmp_s', layers_c/conv2d.cpp:33) [127]  (0.754 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation (layers_c/conv2d.cpp:30) of variable 'p_tmp_cast', layers_c/conv2d.cpp:33 on array 'output_r' [129]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
