Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Apr 16 17:22:24 2019
| Host             : Nugget running 64-bit major release  (build 9200)
| Command          : report_power -file RV32I_pipelined_wrapper_power_routed.rpt -pb RV32I_pipelined_wrapper_power_summary_routed.pb -rpx RV32I_pipelined_wrapper_power_routed.rpx
| Design           : RV32I_pipelined_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.216        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.121        |
| Device Static (W)        | 0.095        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        8 |       --- |             --- |
| Slice Logic              |     0.003 |     4337 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1942 |     17600 |           11.03 |
|   CARRY4                 |    <0.001 |      141 |      4400 |            3.20 |
|   Register               |    <0.001 |     1690 |     35200 |            4.80 |
|   F7/F8 Muxes            |    <0.001 |      129 |     17600 |            0.73 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |     0.000 |       57 |       --- |             --- |
| Signals                  |     0.004 |     3825 |       --- |             --- |
| Block RAM                |     0.005 |      5.5 |        60 |            9.17 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |       31 |       100 |           31.00 |
| Static Power             |     0.095 |          |           |                 |
| Total                    |     0.216 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.015 |      0.004 |
| Vccaux    |       1.800 |     0.064 |       0.059 |      0.005 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk                                    | clk                                                                   |             8.0 |
| clk_out1_RV32I_pipelined_clk_wiz_0_0   | RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0 |            20.0 |
| clk_out1_RV32I_pipelined_clk_wiz_0_0_1 | RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0 |            20.0 |
| clkfbout_RV32I_pipelined_clk_wiz_0_0   | RV32I_pipelined_i/clk_wiz_0/inst/clkfbout_RV32I_pipelined_clk_wiz_0_0 |             8.0 |
| clkfbout_RV32I_pipelined_clk_wiz_0_0_1 | RV32I_pipelined_i/clk_wiz_0/inst/clkfbout_RV32I_pipelined_clk_wiz_0_0 |             8.0 |
| sys_clk_pin                            | clk                                                                   |             8.0 |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| RV32I_pipelined_wrapper |     0.121 |
|   RV32I_pipelined_i     |     0.121 |
|     ALU_0               |     0.001 |
|       U0                |     0.001 |
|     blk_mem_gen_0       |     0.004 |
|       U0                |     0.004 |
|     blk_mem_gen_1       |     0.001 |
|       U0                |     0.001 |
|     clk_wiz_0           |     0.106 |
|       inst              |     0.106 |
|     input_handler_0     |     0.001 |
|       U0                |     0.001 |
|     registers_0         |     0.002 |
|       U0                |     0.002 |
+-------------------------+-----------+


