Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 22:25:03 2024
| Host         : LAPTOP-PGMPJ7K0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |              56 |           16 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |             136 |           38 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  targetclk_BUFG | uart_rx_inst/data_out[4]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[0]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[6]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[5]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[1]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[2]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_rx_inst/data_out[3]          |                                   |                1 |              1 |         1.00 |
|  targetclk_BUFG | uart_tx_inst/bit_out_i_2__0_n_0   | uart_tx_inst/bit_out0             |                1 |              1 |         1.00 |
|  vga/CLK        |                                   |                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG  | tsg/db_up/E[0]                    | reset_IBUF                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG  |                                   |                                   |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG  | tsg/singlePulser_inst/E[0]        | reset_IBUF                        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG  | uart_rx_inst/received_reg_1[0]    |                                   |                2 |              7 |         3.50 |
|  targetclk_BUFG | uart_tx_inst/temp[6]_i_1_n_0      |                                   |                2 |              7 |         3.50 |
|  targetclk_BUFG | uart_tx_inst2/temp[6]_i_1__0_n_0  |                                   |                2 |              7 |         3.50 |
|  targetclk_BUFG |                                   |                                   |                4 |              8 |         2.00 |
|  targetclk_BUFG |                                   | uart_rx_inst/count[7]_i_1_n_0     |                3 |              8 |         2.67 |
|  targetclk_BUFG |                                   | uart_tx_inst/count[7]_i_1__0_n_0  |                2 |              8 |         4.00 |
|  targetclk_BUFG |                                   | uart_tx_inst2/count[7]_i_1__1_n_0 |                3 |              8 |         2.67 |
|  vga/CLK        |                                   | reset_IBUF                        |                4 |             10 |         2.50 |
|  vga/CLK        | vga/v_count_next_1                | reset_IBUF                        |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG  | vga/CLK                           |                                   |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG  | tsg/db_left/q_next                | reset_IBUF                        |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG  | tsg/db_right/q_next               | reset_IBUF                        |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG  | tsg/db_up/q_next                  | reset_IBUF                        |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG  | tsg/db_down/q_next                | reset_IBUF                        |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG  | tsg/singlePulser_inst/d_reg_inv_0 | reset_IBUF                        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG  |                                   | reset_IBUF                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG  |                                   | baudrate_gen_inst/clear           |                8 |             32 |         4.00 |
+-----------------+-----------------------------------+-----------------------------------+------------------+----------------+--------------+


