// Seed: 1840005025
module module_0 ();
  parameter id_1 = 1'b0 & 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output logic id_2
);
  always @(posedge id_1 + id_1, posedge 1) begin : LABEL_0
    if (1 == ~1) assign id_2 = ~id_0;
  end
  assign id_2 = id_1;
  parameter id_4 = -1;
  always @(1 or posedge -1) begin : LABEL_1
    if (1) id_2 <= 1'b0;
  end
  module_0 modCall_1 ();
  wire id_5;
  assign id_2 = id_4;
endmodule
