#include "instruction.h"
#include "../util/stuffs.h"

/*================================================================================================*/

instruction::instruction(const INS& ins)
{
  // collect some informations
  this->address               = INS_Address(ins);
  this->disassembled_name     = INS_Disassemble(ins);
  
  IMG ins_img = IMG_FindByAddress(this->address);
  if (IMG_Valid(ins_img))
    this->contained_image     = IMG_Name(ins_img);
  else this->contained_image  = "";
  this->contained_function    = RTN_FindNameByAddress(this->address);
  
  this->is_syscall            = INS_IsSyscall(ins);
  // some workarround to detect if the instruction is related to some kernel services
#if defined(_WIN32) || defined(_WIN64)
  this->is_mapped_from_kernel = ((this->contained_image.find("ntdll.dll") != std::string::npos) ||
                                 (this->contained_image.find("kernel32") != std::string::npos) ||
                                 (this->contained_image.find("KERNELBASE.dll") != std::string::npos));

  this->is_in_msg_receiving   = ((this->contained_function == "WSARecv") ||
                                 (this->contained_function == "WSARecvFrom") ||
                                 (this->contained_function == "recv") ||
                                 (this->contained_function == "recvfrom") ||
                                 (this->contained_function.find("InternetReadFile") != std::string::npos));
#elif defined(__gnu_linux__)
  this->is_mapped_from_kernel = (this->contained_image.empty() || this->is_syscall);
#endif

  this->is_mem_read           = INS_IsMemoryRead(ins);
  this->is_mem_write          = INS_IsMemoryWrite(ins);



  OPCODE ins_opcode = INS_Opcode(ins);
  this->is_cond_direct_cf     = ((INS_Category(ins) == XED_CATEGORY_COND_BR) ||
                                 (INS_HasRealRep(ins) &&
                                  ((ins_opcode == XED_ICLASS_CMPSB) ||
                                   (ins_opcode == XED_ICLASS_CMPSD) ||
                                   (ins_opcode == XED_ICLASS_CMPSW) ||
                                   (ins_opcode == XED_ICLASS_CMPSQ) ||
                                   (ins_opcode == XED_ICLASS_SCASB) ||
                                   (ins_opcode == XED_ICLASS_SCASW) ||
                                   (ins_opcode == XED_ICLASS_SCASD) ||
                                   (ins_opcode == XED_ICLASS_SCASW))));
  this->is_uncond_indirect_cf = INS_IsIndirectBranchOrCall(ins);
  this->has_mem_read2         = INS_HasMemoryRead2(ins);
  this->has_real_rep          = INS_HasRealRep(ins);

  // collect read/write registers
//  UINT32        register_id, register_num;
//  REG           curr_register;
  ptr_operand_t new_operand;

  if ((ins_opcode == XED_ICLASS_CMPSB) || (ins_opcode == XED_ICLASS_CMPSD) ||
      (ins_opcode == XED_ICLASS_CMPSW) || (ins_opcode == XED_ICLASS_CMPSQ))
  {
    // do not consider read registers of compare instructions
  }
  else
  {
    auto r_reg_num = INS_MaxNumRRegs(ins);
    for (/*decltype(r_reg_num)*/auto r_reg_id = 0; r_reg_id < r_reg_num; ++r_reg_id)
    {

      auto r_reg = INS_RegR(ins, r_reg_id);
      // the source register is not considered when it is the instruction pointer, namely the control
      // tainting will not be considered
      if (r_reg != REG_INST_PTR)
      {
        if (INS_IsRet(ins) && (r_reg == REG_STACK_PTR))
        {
          // do nothing: when the instruction is ret, the esp (and rsp) register will be used
          // implicitly to point out the address of popped value; to eliminate the
          // excessive dependence, this register is not considered.
        }
        else
        {
          // add the segment registers filter
          if ((REG_SEG_BASE <= r_reg) && (r_reg <= REG_SEG_LAST))
          {
            // do nothing: the segment registers are obsolete
          }
          else
          {
            // new_operand.reset(new operand(r_reg));
//            new_operand = std::make_shared<operand>(r_reg);
            this->src_operands.insert(/*new_operand*/std::make_shared<operand>(r_reg));
          }
        }
      }
    }
  }
  
  if ((ins_opcode == XED_ICLASS_CMPSB) || (ins_opcode == XED_ICLASS_CMPSD) ||
      (ins_opcode == XED_ICLASS_CMPSW) || (ins_opcode == XED_ICLASS_CMPSQ))
  {
    // consider only flags register of compare instructions
//    new_operand = std::make_shared<operand>(REG_EFLAGS);
    this->dst_operands.insert(std::make_shared<operand>(REG_EFLAGS));
  }
  else
  {
    auto w_reg_num = INS_MaxNumWRegs(ins);
    for (/*decltype(w_reg_num)*/auto w_reg_id = 0; w_reg_id < w_reg_num; ++w_reg_id)
    {
      auto w_reg = INS_RegW(ins, w_reg_id);
      if ((w_reg != REG_INST_PTR) || INS_IsBranchOrCall(ins) || INS_IsRet(ins) || INS_HasRealRep(ins))
      {
        if ((w_reg == REG_STACK_PTR) && INS_IsRet(ins))
        {
          // do nothing: see above
        }
        else
        {
          // add the segment registers filter
          if ((REG_SEG_BASE <= w_reg) && (w_reg <= REG_SEG_LAST))
          {
            // do nothing: see above
          }
          else
          {
            // new_operand.reset(new operand(w_reg));
//            new_operand = std::make_shared<operand>(w_reg);
            this->dst_operands.insert(/*new_operand*/std::make_shared<operand>(w_reg));
          }
        }
      }
      else
      {
        // do nothing if the register is the instruction pointer and the instruction is not a kind
        // that can change the ip then the register is not considered
      }
    }
  }
}

