;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RPI_RX */
RPI_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RPI_RX__0__MASK EQU 0x40
RPI_RX__0__PC EQU CYREG_PRT12_PC6
RPI_RX__0__PORT EQU 12
RPI_RX__0__SHIFT EQU 6
RPI_RX__AG EQU CYREG_PRT12_AG
RPI_RX__BIE EQU CYREG_PRT12_BIE
RPI_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RPI_RX__BYP EQU CYREG_PRT12_BYP
RPI_RX__DM0 EQU CYREG_PRT12_DM0
RPI_RX__DM1 EQU CYREG_PRT12_DM1
RPI_RX__DM2 EQU CYREG_PRT12_DM2
RPI_RX__DR EQU CYREG_PRT12_DR
RPI_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RPI_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RPI_RX__MASK EQU 0x40
RPI_RX__PORT EQU 12
RPI_RX__PRT EQU CYREG_PRT12_PRT
RPI_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RPI_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RPI_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RPI_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RPI_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RPI_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RPI_RX__PS EQU CYREG_PRT12_PS
RPI_RX__SHIFT EQU 6
RPI_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RPI_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RPI_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RPI_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RPI_RX__SLW EQU CYREG_PRT12_SLW

/* RPI_TX */
RPI_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
RPI_TX__0__MASK EQU 0x80
RPI_TX__0__PC EQU CYREG_PRT12_PC7
RPI_TX__0__PORT EQU 12
RPI_TX__0__SHIFT EQU 7
RPI_TX__AG EQU CYREG_PRT12_AG
RPI_TX__BIE EQU CYREG_PRT12_BIE
RPI_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RPI_TX__BYP EQU CYREG_PRT12_BYP
RPI_TX__DM0 EQU CYREG_PRT12_DM0
RPI_TX__DM1 EQU CYREG_PRT12_DM1
RPI_TX__DM2 EQU CYREG_PRT12_DM2
RPI_TX__DR EQU CYREG_PRT12_DR
RPI_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
RPI_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RPI_TX__MASK EQU 0x80
RPI_TX__PORT EQU 12
RPI_TX__PRT EQU CYREG_PRT12_PRT
RPI_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RPI_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RPI_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RPI_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RPI_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RPI_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RPI_TX__PS EQU CYREG_PRT12_PS
RPI_TX__SHIFT EQU 7
RPI_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RPI_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RPI_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RPI_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RPI_TX__SLW EQU CYREG_PRT12_SLW

/* isr_rx */
isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx__INTC_MASK EQU 0x10
isr_rx__INTC_NUMBER EQU 4
isr_rx__INTC_PRIOR_NUM EQU 7
isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* RPI_UART */
RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RPI_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RPI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RPI_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RPI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RPI_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RPI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RPI_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RPI_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RPI_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
RPI_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RPI_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
RPI_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RPI_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
RPI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RPI_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
RPI_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
RPI_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
RPI_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
RPI_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
RPI_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
RPI_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
RPI_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
RPI_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
RPI_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
RPI_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
RPI_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RPI_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
RPI_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
RPI_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
RPI_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RPI_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RPI_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
RPI_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
RPI_UART_BUART_sRX_RxSts__3__POS EQU 3
RPI_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
RPI_UART_BUART_sRX_RxSts__4__POS EQU 4
RPI_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
RPI_UART_BUART_sRX_RxSts__5__POS EQU 5
RPI_UART_BUART_sRX_RxSts__MASK EQU 0x38
RPI_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
RPI_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RPI_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
RPI_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
RPI_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
RPI_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
RPI_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
RPI_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
RPI_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
RPI_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
RPI_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
RPI_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RPI_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
RPI_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
RPI_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
RPI_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
RPI_UART_BUART_sTX_TxSts__0__POS EQU 0
RPI_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
RPI_UART_BUART_sTX_TxSts__1__POS EQU 1
RPI_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RPI_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
RPI_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
RPI_UART_BUART_sTX_TxSts__2__POS EQU 2
RPI_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
RPI_UART_BUART_sTX_TxSts__3__POS EQU 3
RPI_UART_BUART_sTX_TxSts__MASK EQU 0x0F
RPI_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
RPI_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RPI_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
RPI_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
RPI_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
RPI_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
RPI_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
RPI_UART_IntClock__INDEX EQU 0x03
RPI_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
RPI_UART_IntClock__PM_ACT_MSK EQU 0x08
RPI_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
RPI_UART_IntClock__PM_STBY_MSK EQU 0x08

/* Color_PWM */
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Color_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Color_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Color_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Color_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Color_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Color_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Color_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Color_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Color_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Color_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Color_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Color_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Color_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Color_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Color_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Color_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Color_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Color_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Color_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Color_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Color_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Color_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Color_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Color_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Color_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Color_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Color_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Color_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Color_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Color_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Color_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Color_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Color_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Color_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Color_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Color_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Color_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Color_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Color_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Color_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Color_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Color_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Color_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Color_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Color_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Color_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* Motor_PWM */
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Motor_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Motor_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Motor_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Motor_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Motor_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Motor_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Motor_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Motor_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Motor_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Motor_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Motor_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Motor_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Motor_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Motor_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Motor_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Motor_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* PWM_Clock */
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x04
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x10
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x10

/* isr_Color */
isr_Color__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Color__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Color__INTC_MASK EQU 0x04
isr_Color__INTC_NUMBER EQU 2
isr_Color__INTC_PRIOR_NUM EQU 7
isr_Color__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_Color__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Color__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Weight_ADC */
Weight_ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
Weight_ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
Weight_ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
Weight_ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
Weight_ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
Weight_ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
Weight_ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
Weight_ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
Weight_ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Weight_ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
Weight_ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Weight_ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
Weight_ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
Weight_ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
Weight_ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
Weight_ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
Weight_ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
Weight_ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
Weight_ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
Weight_ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
Weight_ADC_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Weight_ADC_ExtVref__0__MASK EQU 0x10
Weight_ADC_ExtVref__0__PC EQU CYREG_PRT0_PC4
Weight_ADC_ExtVref__0__PORT EQU 0
Weight_ADC_ExtVref__0__SHIFT EQU 4
Weight_ADC_ExtVref__AG EQU CYREG_PRT0_AG
Weight_ADC_ExtVref__AMUX EQU CYREG_PRT0_AMUX
Weight_ADC_ExtVref__BIE EQU CYREG_PRT0_BIE
Weight_ADC_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Weight_ADC_ExtVref__BYP EQU CYREG_PRT0_BYP
Weight_ADC_ExtVref__CTL EQU CYREG_PRT0_CTL
Weight_ADC_ExtVref__DM0 EQU CYREG_PRT0_DM0
Weight_ADC_ExtVref__DM1 EQU CYREG_PRT0_DM1
Weight_ADC_ExtVref__DM2 EQU CYREG_PRT0_DM2
Weight_ADC_ExtVref__DR EQU CYREG_PRT0_DR
Weight_ADC_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
Weight_ADC_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Weight_ADC_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Weight_ADC_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
Weight_ADC_ExtVref__MASK EQU 0x10
Weight_ADC_ExtVref__PORT EQU 0
Weight_ADC_ExtVref__PRT EQU CYREG_PRT0_PRT
Weight_ADC_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Weight_ADC_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Weight_ADC_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Weight_ADC_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Weight_ADC_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Weight_ADC_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Weight_ADC_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Weight_ADC_ExtVref__PS EQU CYREG_PRT0_PS
Weight_ADC_ExtVref__SHIFT EQU 4
Weight_ADC_ExtVref__SLW EQU CYREG_PRT0_SLW
Weight_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Weight_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Weight_ADC_IRQ__INTC_MASK EQU 0x01
Weight_ADC_IRQ__INTC_NUMBER EQU 0
Weight_ADC_IRQ__INTC_PRIOR_NUM EQU 7
Weight_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Weight_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Weight_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Weight_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Weight_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Weight_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Weight_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Weight_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Weight_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
Weight_ADC_theACLK__INDEX EQU 0x00
Weight_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Weight_ADC_theACLK__PM_ACT_MSK EQU 0x01
Weight_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Weight_ADC_theACLK__PM_STBY_MSK EQU 0x01

/* Color_Reset */
Color_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Color_Reset_Sync_ctrl_reg__0__POS EQU 0
Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Color_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Color_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Color_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Color_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Color_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Color_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Color_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Color_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Color_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Color_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Color_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Color_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Color_Reset_Sync_ctrl_reg__MASK EQU 0x01
Color_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Color_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Color_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* isr_Measure */
isr_Measure__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Measure__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Measure__INTC_MASK EQU 0x08
isr_Measure__INTC_NUMBER EQU 3
isr_Measure__INTC_PRIOR_NUM EQU 7
isr_Measure__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Measure__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Measure__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Actuator_Dir */
Actuator_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
Actuator_Dir_Sync_ctrl_reg__0__POS EQU 0
Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Actuator_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Actuator_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Actuator_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Actuator_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Actuator_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Actuator_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Actuator_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Actuator_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Actuator_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Actuator_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Actuator_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Actuator_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Actuator_Dir_Sync_ctrl_reg__MASK EQU 0x01
Actuator_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Actuator_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Actuator_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Actuator_PWM */
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Actuator_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Actuator_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Actuator_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Actuator_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Actuator_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Actuator_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Actuator_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Actuator_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Actuator_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Actuator_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Actuator_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Actuator_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Actuator_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Actuator_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Actuator_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Actuator_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Actuator_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Actuator_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Actuator_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* isr_Actuator */
isr_Actuator__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Actuator__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Actuator__INTC_MASK EQU 0x02
isr_Actuator__INTC_NUMBER EQU 1
isr_Actuator__INTC_PRIOR_NUM EQU 7
isr_Actuator__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Actuator__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Actuator__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Color_Counter */
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Color_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Color_Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Color_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Color_Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Color_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Color_Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Color_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Color_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Color_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Color_Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Color_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Color_Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Color_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Color_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Color_Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Color_Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Color_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Color_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Color_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Color_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Color_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Color_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Color_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Color_Counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Color_Counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Color_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Color_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Color_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Color_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Color_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Color_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Color_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* Color_Pin_LED */
Color_Pin_LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Color_Pin_LED__0__MASK EQU 0x20
Color_Pin_LED__0__PC EQU CYREG_PRT0_PC5
Color_Pin_LED__0__PORT EQU 0
Color_Pin_LED__0__SHIFT EQU 5
Color_Pin_LED__AG EQU CYREG_PRT0_AG
Color_Pin_LED__AMUX EQU CYREG_PRT0_AMUX
Color_Pin_LED__BIE EQU CYREG_PRT0_BIE
Color_Pin_LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_Pin_LED__BYP EQU CYREG_PRT0_BYP
Color_Pin_LED__CTL EQU CYREG_PRT0_CTL
Color_Pin_LED__DM0 EQU CYREG_PRT0_DM0
Color_Pin_LED__DM1 EQU CYREG_PRT0_DM1
Color_Pin_LED__DM2 EQU CYREG_PRT0_DM2
Color_Pin_LED__DR EQU CYREG_PRT0_DR
Color_Pin_LED__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_Pin_LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_Pin_LED__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_Pin_LED__MASK EQU 0x20
Color_Pin_LED__PORT EQU 0
Color_Pin_LED__PRT EQU CYREG_PRT0_PRT
Color_Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_Pin_LED__PS EQU CYREG_PRT0_PS
Color_Pin_LED__SHIFT EQU 5
Color_Pin_LED__SLW EQU CYREG_PRT0_SLW

/* Counter_Clock */
Counter_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Counter_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Counter_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Counter_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Counter_Clock__INDEX EQU 0x02
Counter_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Counter_Clock__PM_ACT_MSK EQU 0x04
Counter_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Counter_Clock__PM_STBY_MSK EQU 0x04

/* Motor_Pin_PWM */
Motor_Pin_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Motor_Pin_PWM__0__MASK EQU 0x80
Motor_Pin_PWM__0__PC EQU CYREG_PRT2_PC7
Motor_Pin_PWM__0__PORT EQU 2
Motor_Pin_PWM__0__SHIFT EQU 7
Motor_Pin_PWM__AG EQU CYREG_PRT2_AG
Motor_Pin_PWM__AMUX EQU CYREG_PRT2_AMUX
Motor_Pin_PWM__BIE EQU CYREG_PRT2_BIE
Motor_Pin_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Pin_PWM__BYP EQU CYREG_PRT2_BYP
Motor_Pin_PWM__CTL EQU CYREG_PRT2_CTL
Motor_Pin_PWM__DM0 EQU CYREG_PRT2_DM0
Motor_Pin_PWM__DM1 EQU CYREG_PRT2_DM1
Motor_Pin_PWM__DM2 EQU CYREG_PRT2_DM2
Motor_Pin_PWM__DR EQU CYREG_PRT2_DR
Motor_Pin_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Pin_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Pin_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Pin_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Pin_PWM__MASK EQU 0x80
Motor_Pin_PWM__PORT EQU 2
Motor_Pin_PWM__PRT EQU CYREG_PRT2_PRT
Motor_Pin_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Pin_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Pin_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Pin_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Pin_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Pin_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Pin_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Pin_PWM__PS EQU CYREG_PRT2_PS
Motor_Pin_PWM__SHIFT EQU 7
Motor_Pin_PWM__SLW EQU CYREG_PRT2_SLW

/* Color_Pin_Freq */
Color_Pin_Freq__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Color_Pin_Freq__0__MASK EQU 0x40
Color_Pin_Freq__0__PC EQU CYREG_PRT0_PC6
Color_Pin_Freq__0__PORT EQU 0
Color_Pin_Freq__0__SHIFT EQU 6
Color_Pin_Freq__AG EQU CYREG_PRT0_AG
Color_Pin_Freq__AMUX EQU CYREG_PRT0_AMUX
Color_Pin_Freq__BIE EQU CYREG_PRT0_BIE
Color_Pin_Freq__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Color_Pin_Freq__BYP EQU CYREG_PRT0_BYP
Color_Pin_Freq__CTL EQU CYREG_PRT0_CTL
Color_Pin_Freq__DM0 EQU CYREG_PRT0_DM0
Color_Pin_Freq__DM1 EQU CYREG_PRT0_DM1
Color_Pin_Freq__DM2 EQU CYREG_PRT0_DM2
Color_Pin_Freq__DR EQU CYREG_PRT0_DR
Color_Pin_Freq__INP_DIS EQU CYREG_PRT0_INP_DIS
Color_Pin_Freq__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Color_Pin_Freq__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Color_Pin_Freq__LCD_EN EQU CYREG_PRT0_LCD_EN
Color_Pin_Freq__MASK EQU 0x40
Color_Pin_Freq__PORT EQU 0
Color_Pin_Freq__PRT EQU CYREG_PRT0_PRT
Color_Pin_Freq__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Color_Pin_Freq__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Color_Pin_Freq__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Color_Pin_Freq__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Color_Pin_Freq__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Color_Pin_Freq__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Color_Pin_Freq__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Color_Pin_Freq__PS EQU CYREG_PRT0_PS
Color_Pin_Freq__SHIFT EQU 6
Color_Pin_Freq__SLW EQU CYREG_PRT0_SLW
Color_Pin_Freq_Select__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Color_Pin_Freq_Select__0__MASK EQU 0x10
Color_Pin_Freq_Select__0__PC EQU CYREG_PRT2_PC4
Color_Pin_Freq_Select__0__PORT EQU 2
Color_Pin_Freq_Select__0__SHIFT EQU 4
Color_Pin_Freq_Select__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
Color_Pin_Freq_Select__1__MASK EQU 0x20
Color_Pin_Freq_Select__1__PC EQU CYREG_PRT2_PC5
Color_Pin_Freq_Select__1__PORT EQU 2
Color_Pin_Freq_Select__1__SHIFT EQU 5
Color_Pin_Freq_Select__AG EQU CYREG_PRT2_AG
Color_Pin_Freq_Select__AMUX EQU CYREG_PRT2_AMUX
Color_Pin_Freq_Select__BIE EQU CYREG_PRT2_BIE
Color_Pin_Freq_Select__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Color_Pin_Freq_Select__BYP EQU CYREG_PRT2_BYP
Color_Pin_Freq_Select__CTL EQU CYREG_PRT2_CTL
Color_Pin_Freq_Select__DM0 EQU CYREG_PRT2_DM0
Color_Pin_Freq_Select__DM1 EQU CYREG_PRT2_DM1
Color_Pin_Freq_Select__DM2 EQU CYREG_PRT2_DM2
Color_Pin_Freq_Select__DR EQU CYREG_PRT2_DR
Color_Pin_Freq_Select__INP_DIS EQU CYREG_PRT2_INP_DIS
Color_Pin_Freq_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Color_Pin_Freq_Select__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Color_Pin_Freq_Select__LCD_EN EQU CYREG_PRT2_LCD_EN
Color_Pin_Freq_Select__MASK EQU 0x30
Color_Pin_Freq_Select__PORT EQU 2
Color_Pin_Freq_Select__PRT EQU CYREG_PRT2_PRT
Color_Pin_Freq_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Color_Pin_Freq_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Color_Pin_Freq_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Color_Pin_Freq_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Color_Pin_Freq_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Color_Pin_Freq_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Color_Pin_Freq_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Color_Pin_Freq_Select__PS EQU CYREG_PRT2_PS
Color_Pin_Freq_Select__SHIFT EQU 4
Color_Pin_Freq_Select__SLW EQU CYREG_PRT2_SLW

/* Weight_Ref_Pin */
Weight_Ref_Pin__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Weight_Ref_Pin__0__MASK EQU 0x04
Weight_Ref_Pin__0__PC EQU CYREG_PRT0_PC2
Weight_Ref_Pin__0__PORT EQU 0
Weight_Ref_Pin__0__SHIFT EQU 2
Weight_Ref_Pin__AG EQU CYREG_PRT0_AG
Weight_Ref_Pin__AMUX EQU CYREG_PRT0_AMUX
Weight_Ref_Pin__BIE EQU CYREG_PRT0_BIE
Weight_Ref_Pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Weight_Ref_Pin__BYP EQU CYREG_PRT0_BYP
Weight_Ref_Pin__CTL EQU CYREG_PRT0_CTL
Weight_Ref_Pin__DM0 EQU CYREG_PRT0_DM0
Weight_Ref_Pin__DM1 EQU CYREG_PRT0_DM1
Weight_Ref_Pin__DM2 EQU CYREG_PRT0_DM2
Weight_Ref_Pin__DR EQU CYREG_PRT0_DR
Weight_Ref_Pin__INP_DIS EQU CYREG_PRT0_INP_DIS
Weight_Ref_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Weight_Ref_Pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Weight_Ref_Pin__LCD_EN EQU CYREG_PRT0_LCD_EN
Weight_Ref_Pin__MASK EQU 0x04
Weight_Ref_Pin__PORT EQU 0
Weight_Ref_Pin__PRT EQU CYREG_PRT0_PRT
Weight_Ref_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Weight_Ref_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Weight_Ref_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Weight_Ref_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Weight_Ref_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Weight_Ref_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Weight_Ref_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Weight_Ref_Pin__PS EQU CYREG_PRT0_PS
Weight_Ref_Pin__SHIFT EQU 2
Weight_Ref_Pin__SLW EQU CYREG_PRT0_SLW

/* Actuator_Pin_IN1 */
Actuator_Pin_IN1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Actuator_Pin_IN1__0__MASK EQU 0x04
Actuator_Pin_IN1__0__PC EQU CYREG_PRT12_PC2
Actuator_Pin_IN1__0__PORT EQU 12
Actuator_Pin_IN1__0__SHIFT EQU 2
Actuator_Pin_IN1__AG EQU CYREG_PRT12_AG
Actuator_Pin_IN1__BIE EQU CYREG_PRT12_BIE
Actuator_Pin_IN1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Actuator_Pin_IN1__BYP EQU CYREG_PRT12_BYP
Actuator_Pin_IN1__DM0 EQU CYREG_PRT12_DM0
Actuator_Pin_IN1__DM1 EQU CYREG_PRT12_DM1
Actuator_Pin_IN1__DM2 EQU CYREG_PRT12_DM2
Actuator_Pin_IN1__DR EQU CYREG_PRT12_DR
Actuator_Pin_IN1__INP_DIS EQU CYREG_PRT12_INP_DIS
Actuator_Pin_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Actuator_Pin_IN1__MASK EQU 0x04
Actuator_Pin_IN1__PORT EQU 12
Actuator_Pin_IN1__PRT EQU CYREG_PRT12_PRT
Actuator_Pin_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Actuator_Pin_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Actuator_Pin_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Actuator_Pin_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Actuator_Pin_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Actuator_Pin_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Actuator_Pin_IN1__PS EQU CYREG_PRT12_PS
Actuator_Pin_IN1__SHIFT EQU 2
Actuator_Pin_IN1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Actuator_Pin_IN1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Actuator_Pin_IN1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Actuator_Pin_IN1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Actuator_Pin_IN1__SLW EQU CYREG_PRT12_SLW

/* Actuator_Pin_IN2 */
Actuator_Pin_IN2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Actuator_Pin_IN2__0__MASK EQU 0x08
Actuator_Pin_IN2__0__PC EQU CYREG_PRT12_PC3
Actuator_Pin_IN2__0__PORT EQU 12
Actuator_Pin_IN2__0__SHIFT EQU 3
Actuator_Pin_IN2__AG EQU CYREG_PRT12_AG
Actuator_Pin_IN2__BIE EQU CYREG_PRT12_BIE
Actuator_Pin_IN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Actuator_Pin_IN2__BYP EQU CYREG_PRT12_BYP
Actuator_Pin_IN2__DM0 EQU CYREG_PRT12_DM0
Actuator_Pin_IN2__DM1 EQU CYREG_PRT12_DM1
Actuator_Pin_IN2__DM2 EQU CYREG_PRT12_DM2
Actuator_Pin_IN2__DR EQU CYREG_PRT12_DR
Actuator_Pin_IN2__INP_DIS EQU CYREG_PRT12_INP_DIS
Actuator_Pin_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Actuator_Pin_IN2__MASK EQU 0x08
Actuator_Pin_IN2__PORT EQU 12
Actuator_Pin_IN2__PRT EQU CYREG_PRT12_PRT
Actuator_Pin_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Actuator_Pin_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Actuator_Pin_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Actuator_Pin_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Actuator_Pin_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Actuator_Pin_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Actuator_Pin_IN2__PS EQU CYREG_PRT12_PS
Actuator_Pin_IN2__SHIFT EQU 3
Actuator_Pin_IN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Actuator_Pin_IN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Actuator_Pin_IN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Actuator_Pin_IN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Actuator_Pin_IN2__SLW EQU CYREG_PRT12_SLW

/* Proximity_Pin_Measure */
Proximity_Pin_Measure__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Proximity_Pin_Measure__0__MASK EQU 0x02
Proximity_Pin_Measure__0__PC EQU CYREG_PRT2_PC1
Proximity_Pin_Measure__0__PORT EQU 2
Proximity_Pin_Measure__0__SHIFT EQU 1
Proximity_Pin_Measure__AG EQU CYREG_PRT2_AG
Proximity_Pin_Measure__AMUX EQU CYREG_PRT2_AMUX
Proximity_Pin_Measure__BIE EQU CYREG_PRT2_BIE
Proximity_Pin_Measure__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Proximity_Pin_Measure__BYP EQU CYREG_PRT2_BYP
Proximity_Pin_Measure__CTL EQU CYREG_PRT2_CTL
Proximity_Pin_Measure__DM0 EQU CYREG_PRT2_DM0
Proximity_Pin_Measure__DM1 EQU CYREG_PRT2_DM1
Proximity_Pin_Measure__DM2 EQU CYREG_PRT2_DM2
Proximity_Pin_Measure__DR EQU CYREG_PRT2_DR
Proximity_Pin_Measure__INP_DIS EQU CYREG_PRT2_INP_DIS
Proximity_Pin_Measure__Interrupt__INTTYPE EQU CYREG_PICU2_INTTYPE1
Proximity_Pin_Measure__Interrupt__MASK EQU 0x02
Proximity_Pin_Measure__Interrupt__PC EQU CYREG_PRT2_PC1
Proximity_Pin_Measure__Interrupt__PORT EQU 2
Proximity_Pin_Measure__Interrupt__SHIFT EQU 1
Proximity_Pin_Measure__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Proximity_Pin_Measure__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Proximity_Pin_Measure__LCD_EN EQU CYREG_PRT2_LCD_EN
Proximity_Pin_Measure__MASK EQU 0x02
Proximity_Pin_Measure__PORT EQU 2
Proximity_Pin_Measure__PRT EQU CYREG_PRT2_PRT
Proximity_Pin_Measure__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Proximity_Pin_Measure__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Proximity_Pin_Measure__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Proximity_Pin_Measure__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Proximity_Pin_Measure__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Proximity_Pin_Measure__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Proximity_Pin_Measure__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Proximity_Pin_Measure__PS EQU CYREG_PRT2_PS
Proximity_Pin_Measure__SHIFT EQU 1
Proximity_Pin_Measure__SLW EQU CYREG_PRT2_SLW

/* Color_Pin_Color_Select */
Color_Pin_Color_Select__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Color_Pin_Color_Select__0__MASK EQU 0x04
Color_Pin_Color_Select__0__PC EQU CYREG_PRT2_PC2
Color_Pin_Color_Select__0__PORT EQU 2
Color_Pin_Color_Select__0__SHIFT EQU 2
Color_Pin_Color_Select__1__INTTYPE EQU CYREG_PICU2_INTTYPE3
Color_Pin_Color_Select__1__MASK EQU 0x08
Color_Pin_Color_Select__1__PC EQU CYREG_PRT2_PC3
Color_Pin_Color_Select__1__PORT EQU 2
Color_Pin_Color_Select__1__SHIFT EQU 3
Color_Pin_Color_Select__AG EQU CYREG_PRT2_AG
Color_Pin_Color_Select__AMUX EQU CYREG_PRT2_AMUX
Color_Pin_Color_Select__BIE EQU CYREG_PRT2_BIE
Color_Pin_Color_Select__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Color_Pin_Color_Select__BYP EQU CYREG_PRT2_BYP
Color_Pin_Color_Select__CTL EQU CYREG_PRT2_CTL
Color_Pin_Color_Select__DM0 EQU CYREG_PRT2_DM0
Color_Pin_Color_Select__DM1 EQU CYREG_PRT2_DM1
Color_Pin_Color_Select__DM2 EQU CYREG_PRT2_DM2
Color_Pin_Color_Select__DR EQU CYREG_PRT2_DR
Color_Pin_Color_Select__INP_DIS EQU CYREG_PRT2_INP_DIS
Color_Pin_Color_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Color_Pin_Color_Select__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Color_Pin_Color_Select__LCD_EN EQU CYREG_PRT2_LCD_EN
Color_Pin_Color_Select__MASK EQU 0x0C
Color_Pin_Color_Select__PORT EQU 2
Color_Pin_Color_Select__PRT EQU CYREG_PRT2_PRT
Color_Pin_Color_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Color_Pin_Color_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Color_Pin_Color_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Color_Pin_Color_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Color_Pin_Color_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Color_Pin_Color_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Color_Pin_Color_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Color_Pin_Color_Select__PS EQU CYREG_PRT2_PS
Color_Pin_Color_Select__SHIFT EQU 2
Color_Pin_Color_Select__SLW EQU CYREG_PRT2_SLW

/* Proximity_Pin_Actuator */
Proximity_Pin_Actuator__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Proximity_Pin_Actuator__0__MASK EQU 0x01
Proximity_Pin_Actuator__0__PC EQU CYREG_PRT2_PC0
Proximity_Pin_Actuator__0__PORT EQU 2
Proximity_Pin_Actuator__0__SHIFT EQU 0
Proximity_Pin_Actuator__AG EQU CYREG_PRT2_AG
Proximity_Pin_Actuator__AMUX EQU CYREG_PRT2_AMUX
Proximity_Pin_Actuator__BIE EQU CYREG_PRT2_BIE
Proximity_Pin_Actuator__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Proximity_Pin_Actuator__BYP EQU CYREG_PRT2_BYP
Proximity_Pin_Actuator__CTL EQU CYREG_PRT2_CTL
Proximity_Pin_Actuator__DM0 EQU CYREG_PRT2_DM0
Proximity_Pin_Actuator__DM1 EQU CYREG_PRT2_DM1
Proximity_Pin_Actuator__DM2 EQU CYREG_PRT2_DM2
Proximity_Pin_Actuator__DR EQU CYREG_PRT2_DR
Proximity_Pin_Actuator__INP_DIS EQU CYREG_PRT2_INP_DIS
Proximity_Pin_Actuator__Interrupt__INTTYPE EQU CYREG_PICU2_INTTYPE0
Proximity_Pin_Actuator__Interrupt__MASK EQU 0x01
Proximity_Pin_Actuator__Interrupt__PC EQU CYREG_PRT2_PC0
Proximity_Pin_Actuator__Interrupt__PORT EQU 2
Proximity_Pin_Actuator__Interrupt__SHIFT EQU 0
Proximity_Pin_Actuator__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Proximity_Pin_Actuator__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Proximity_Pin_Actuator__LCD_EN EQU CYREG_PRT2_LCD_EN
Proximity_Pin_Actuator__MASK EQU 0x01
Proximity_Pin_Actuator__PORT EQU 2
Proximity_Pin_Actuator__PRT EQU CYREG_PRT2_PRT
Proximity_Pin_Actuator__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Proximity_Pin_Actuator__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Proximity_Pin_Actuator__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Proximity_Pin_Actuator__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Proximity_Pin_Actuator__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Proximity_Pin_Actuator__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Proximity_Pin_Actuator__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Proximity_Pin_Actuator__PS EQU CYREG_PRT2_PS
Proximity_Pin_Actuator__SHIFT EQU 0
Proximity_Pin_Actuator__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
