rm -rf obj_dir/
make -C . -f /Users/swethaaa/packages/litex/litex/litex/build/sim/core/Makefile CC_SRCS="--cc /Users/swethaaa/packages/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Debug.v --cc /Users/swethaaa/Documents/e4r/litex/posit_add_sim/build/sim/gateware/sim.v "    OPT_LEVEL=O3 
