\doxysubsubsubsection{Peripheral QUADSPI get clock source}
\hypertarget{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i}{}\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga9b4efad2b293a303a5d97e811f6477d3}{LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_gab379404617e4368437f1f1ab2d6cfcaa}{LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e202fc1e5b6d4b2ecca2a6a6765fcb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga4ccc6fb42056a1dbf578f8d88d303b79}{LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+PLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ff27d6d97050fa67d5e90971d526eb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga6eeb8b676e03f6b61d65c900f599719a}{LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE}}~RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga6eeb8b676e03f6b61d65c900f599719a}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE@{LL\_RCC\_QUADSPI\_CLKSOURCE}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE@{LL\_RCC\_QUADSPI\_CLKSOURCE}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_QUADSPI\_CLKSOURCE}{LL\_RCC\_QUADSPI\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga6eeb8b676e03f6b61d65c900f599719a} 
\#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE~RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL}

Quad\+SPI Clock source selection \Hypertarget{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_gab379404617e4368437f1f1ab2d6cfcaa}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI@{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI@{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_gab379404617e4368437f1f1ab2d6cfcaa} 
\#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e202fc1e5b6d4b2ecca2a6a6765fcb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}}}

HSI used as Quad\+SPI clock source \Hypertarget{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga4ccc6fb42056a1dbf578f8d88d303b79}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL@{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL@{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga4ccc6fb42056a1dbf578f8d88d303b79} 
\#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+PLL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ff27d6d97050fa67d5e90971d526eb}{RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}}}

PLL used as Quad\+SPI clock source \Hypertarget{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga9b4efad2b293a303a5d97e811f6477d3}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK@{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK@{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga9b4efad2b293a303a5d97e811f6477d3} 
\#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~0x00000000U}

SYSCLK used as Quad\+SPI clock source 