# Riscv-processor

A Harvard architecture RISC-V microprocessor compliant with RV32I specification in SystemVerilog. Enhanced with multiplication capabilities (MUL and MULH), a 5 stage pipeline and forwarding logic for optimal performance.

Pipeline stages are: Instruction fetch, instruction decode, execute, memory communication and writeback.


