/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "control_unit.sv:1.1-104.10" *)
module control_unit(instruction, opcode, funct7, funct3, rs1, rs2, rd, imm_32, ALU_source, memToReg, load_pc);
  (* src = "control_unit.sv:7.18-7.28" *)
  output ALU_source;
  wire ALU_source;
  (* src = "control_unit.sv:4.24-4.30" *)
  output [2:0] funct3;
  wire [2:0] funct3;
  (* src = "control_unit.sv:3.32-3.38" *)
  output [6:0] funct7;
  wire [6:0] funct7;
  (* src = "control_unit.sv:6.25-6.31" *)
  output [31:0] imm_32;
  wire [31:0] imm_32;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_10_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_7_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* src = "control_unit.sv:2.24-2.35" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "control_unit.sv:9.18-9.25" *)
  output load_pc;
  wire load_pc;
  (* src = "control_unit.sv:8.18-8.26" *)
  output memToReg;
  wire memToReg;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memToReg_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* src = "control_unit.sv:3.24-3.30" *)
  output [6:0] opcode;
  wire [6:0] opcode;
  (* src = "control_unit.sv:5.34-5.36" *)
  output [4:0] rd;
  wire [4:0] rd;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] rd_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] rd_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] rd_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* src = "control_unit.sv:5.24-5.27" *)
  output [4:0] rs1;
  wire [4:0] rs1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] rs1_SB_LUT4_O_I2;
  (* src = "control_unit.sv:5.29-5.32" *)
  output [4:0] rs2;
  wire [4:0] rs2;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) ALU_source_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(ALU_source)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) funct3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[14]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(funct3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) funct3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[13]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(funct3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) funct3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(instruction[12]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(funct3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[31]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[30]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[29]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[28]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[27]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[26]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[25]),
    .I3(rd_SB_LUT4_O_I1[1]),
    .O(funct7[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) imm_32_SB_LUT4_O (
    .I0(imm_32_SB_LUT4_O_I0[0]),
    .I1(imm_32_SB_LUT4_O_I0[1]),
    .I2(imm_32_SB_LUT4_O_I0[2]),
    .I3(imm_32_SB_LUT4_O_I0[3]),
    .O(imm_32[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) imm_32_SB_LUT4_O_1 (
    .I0(imm_32_SB_LUT4_O_1_I0[0]),
    .I1(imm_32_SB_LUT4_O_1_I0[1]),
    .I2(imm_32_SB_LUT4_O_1_I0[2]),
    .I3(imm_32_SB_LUT4_O_1_I0[3]),
    .O(imm_32[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hceff)
  ) imm_32_SB_LUT4_O_10 (
    .I0(instruction[30]),
    .I1(imm_32_SB_LUT4_O_10_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3[3]),
    .I3(imm_32_SB_LUT4_O_10_I1[3]),
    .O(imm_32[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) imm_32_SB_LUT4_O_10_I1_SB_LUT4_O (
    .I0(instruction[22]),
    .I1(instruction[20]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_10_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_10_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[7]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_10_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aff)
  ) imm_32_SB_LUT4_O_11 (
    .I0(instruction[31]),
    .I1(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_11_I3[3]),
    .O(imm_32[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) imm_32_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(instruction[23]),
    .I1(instruction[12]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_11_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_12 (
    .I0(instruction[24]),
    .I1(instruction[13]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_13 (
    .I0(instruction[25]),
    .I1(instruction[14]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_14 (
    .I0(instruction[26]),
    .I1(instruction[15]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_15 (
    .I0(instruction[27]),
    .I1(instruction[16]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_16 (
    .I0(instruction[28]),
    .I1(instruction[17]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_17 (
    .I0(instruction[29]),
    .I1(instruction[18]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) imm_32_SB_LUT4_O_18 (
    .I0(instruction[30]),
    .I1(instruction[19]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) imm_32_SB_LUT4_O_18_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_18_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_32_SB_LUT4_O_18_I2_SB_LUT4_O_1 (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[2]),
    .I3(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(imm_32_SB_LUT4_O_18_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_32_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[31]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(imm_32[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[9]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[8]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) imm_32_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(instruction[22]),
    .I1(instruction[13]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(instruction[21]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(imm_32_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) imm_32_SB_LUT4_O_2 (
    .I0(imm_32_SB_LUT4_O_2_I0[0]),
    .I1(imm_32_SB_LUT4_O_2_I0[1]),
    .I2(imm_32_SB_LUT4_O_2_I0[2]),
    .I3(imm_32_SB_LUT4_O_2_I0[3]),
    .O(imm_32[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[10]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[9]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) imm_32_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(instruction[23]),
    .I1(instruction[14]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(instruction[22]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(imm_32_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) imm_32_SB_LUT4_O_3 (
    .I0(imm_32_SB_LUT4_O_3_I0[0]),
    .I1(imm_32_SB_LUT4_O_3_I0[1]),
    .I2(imm_32_SB_LUT4_O_3_I0[2]),
    .I3(imm_32_SB_LUT4_O_3_I0[3]),
    .O(imm_32[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[11]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[10]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) imm_32_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(instruction[24]),
    .I1(instruction[15]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(instruction[23]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(imm_32_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffe)
  ) imm_32_SB_LUT4_O_4 (
    .I0(imm_32_SB_LUT4_O_4_I0[0]),
    .I1(imm_32_SB_LUT4_O_4_I0[1]),
    .I2(imm_32_SB_LUT4_O_4_I0[2]),
    .I3(imm_32_SB_LUT4_O_4_I0[3]),
    .O(imm_32[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(instruction[16]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_4_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_4_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[11]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_4_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_4_I0_SB_LUT4_O_2 (
    .I0(instruction[24]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(imm_32_SB_LUT4_O_4_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_4_I0_SB_LUT4_O_3 (
    .I0(instruction[25]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_4_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) imm_32_SB_LUT4_O_5 (
    .I0(instruction[25]),
    .I1(imm_32_SB_LUT4_O_9_I3[1]),
    .I2(imm_32_SB_LUT4_O_9_I3[2]),
    .I3(imm_32_SB_LUT4_O_9_I3[3]),
    .O(imm_32[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) imm_32_SB_LUT4_O_6 (
    .I0(instruction[26]),
    .I1(imm_32_SB_LUT4_O_6_I1[1]),
    .I2(imm_32_SB_LUT4_O_6_I1[2]),
    .I3(imm_32_SB_LUT4_O_9_I3[3]),
    .O(imm_32[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(instruction[27]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(instruction[18]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) imm_32_SB_LUT4_O_7 (
    .I0(instruction[27]),
    .I1(imm_32_SB_LUT4_O_7_I1[1]),
    .I2(imm_32_SB_LUT4_O_7_I1[2]),
    .I3(imm_32_SB_LUT4_O_9_I3[3]),
    .O(imm_32[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(instruction[28]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_7_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_7_I1_SB_LUT4_O_1 (
    .I0(instruction[19]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_7_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) imm_32_SB_LUT4_O_8 (
    .I0(instruction[28]),
    .I1(imm_32_SB_LUT4_O_8_I1[1]),
    .I2(imm_32_SB_LUT4_O_8_I1[2]),
    .I3(imm_32_SB_LUT4_O_9_I3[3]),
    .O(imm_32[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(instruction[29]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_8_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_8_I1_SB_LUT4_O_1 (
    .I0(instruction[20]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_8_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) imm_32_SB_LUT4_O_9 (
    .I0(instruction[29]),
    .I1(imm_32_SB_LUT4_O_9_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I1[2]),
    .I3(imm_32_SB_LUT4_O_9_I3[3]),
    .O(imm_32[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(instruction[30]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(instruction[21]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_9_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(instruction[26]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_18_I2[2]),
    .O(imm_32_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_1 (
    .I0(instruction[17]),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(imm_32_SB_LUT4_O_9_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2 (
    .I0(memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3[3]),
    .O(imm_32_SB_LUT4_O_9_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(instruction[6]),
    .I1(instruction[5]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3[3]),
    .O(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[5]),
    .I2(instruction[4]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[2]),
    .I3(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(instruction[20]),
    .I1(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(imm_32_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[8]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(instruction[7]),
    .I2(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(imm_32_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(instruction[5]),
    .I3(instruction[4]),
    .O(imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(instruction[21]),
    .I1(instruction[12]),
    .I2(imm_32_SB_LUT4_O_18_I2[2]),
    .I3(imm_32_SB_LUT4_O_18_I2[3]),
    .O(imm_32_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(instruction[5]),
    .I3(instruction[4]),
    .O(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) memToReg_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[4]),
    .I3(memToReg_SB_LUT4_O_I3[1]),
    .O(memToReg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[2]),
    .O(memToReg_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[6]),
    .I3(instruction[5]),
    .O(memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) rd_SB_LUT4_O (
    .I0(instruction[11]),
    .I1(rd_SB_LUT4_O_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(rd[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) rd_SB_LUT4_O_1 (
    .I0(instruction[10]),
    .I1(rd_SB_LUT4_O_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(rd[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) rd_SB_LUT4_O_2 (
    .I0(instruction[9]),
    .I1(rd_SB_LUT4_O_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(rd[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) rd_SB_LUT4_O_3 (
    .I0(instruction[8]),
    .I1(rd_SB_LUT4_O_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(rd[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) rd_SB_LUT4_O_4 (
    .I0(instruction[7]),
    .I1(rd_SB_LUT4_O_I1[1]),
    .I2(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(rd[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) rd_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[6]),
    .I2(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(rd_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) rd_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) rd_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[5]),
    .I3(instruction[4]),
    .O(rd_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) rd_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction[3]),
    .I1(instruction[2]),
    .I2(instruction[1]),
    .I3(instruction[0]),
    .O(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) rs1_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction[19]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(rs1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) rs1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction[18]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(rs1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) rs1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(instruction[17]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(rs1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) rs1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(instruction[16]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(rs1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) rs1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(instruction[15]),
    .I2(rs1_SB_LUT4_O_I2[1]),
    .I3(imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(rs1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb3ff)
  ) rs1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(instruction[6]),
    .I1(instruction[5]),
    .I2(instruction[4]),
    .I3(rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(rs1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[24]),
    .I3(rs1_SB_LUT4_O_I2[1]),
    .O(rs2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[23]),
    .I3(rs1_SB_LUT4_O_I2[1]),
    .O(rs2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[22]),
    .I3(rs1_SB_LUT4_O_I2[1]),
    .O(rs2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[21]),
    .I3(rs1_SB_LUT4_O_I2[1]),
    .O(rs2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) rs2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction[20]),
    .I3(rs1_SB_LUT4_O_I2[1]),
    .O(rs2[0])
  );
  assign { imm_32_SB_LUT4_O_8_I1[3], imm_32_SB_LUT4_O_8_I1[0] } = { imm_32_SB_LUT4_O_9_I3[3], instruction[28] };
  assign imm_32_SB_LUT4_O_18_I2[1:0] = { instruction[16], instruction[27] };
  assign { imm_32_SB_LUT4_O_9_I1[3], imm_32_SB_LUT4_O_9_I1[0] } = { imm_32_SB_LUT4_O_9_I3[3], instruction[29] };
  assign rd_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { instruction[4], instruction[5], instruction[6] };
  assign { imm_32_SB_LUT4_O_10_I1[2], imm_32_SB_LUT4_O_10_I1[0] } = { imm_32_SB_LUT4_O_9_I3[3], instruction[30] };
  assign imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[1:0] = { instruction[2], instruction[3] };
  assign imm_32_SB_LUT4_O_11_I3[2:0] = { imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1:0], instruction[31] };
  assign rd_SB_LUT4_O_I1[0] = instruction[31];
  assign imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3[2:0] = { rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3], instruction[5], instruction[6] };
  assign memToReg_SB_LUT4_O_I3[0] = instruction[4];
  assign { imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3:2], imm_32_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0] } = { imm_32_SB_LUT4_O_9_I3_SB_LUT4_O_2_I3[3], rd_SB_LUT4_O_I1_SB_LUT4_O_I3[3], memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[2] };
  assign { memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[3], memToReg_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] } = { imm_32_SB_LUT4_O_I0_SB_LUT4_O_I1[2], instruction[2], instruction[3] };
  assign imm_32_SB_LUT4_O_9_I3[0] = instruction[25];
  assign rd_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = instruction[6];
  assign { imm_32_SB_LUT4_O_6_I1[3], imm_32_SB_LUT4_O_6_I1[0] } = { imm_32_SB_LUT4_O_9_I3[3], instruction[26] };
  assign rs1_SB_LUT4_O_I2[0] = instruction[21];
  assign { imm_32_SB_LUT4_O_7_I1[3], imm_32_SB_LUT4_O_7_I1[0] } = { imm_32_SB_LUT4_O_9_I3[3], instruction[27] };
  assign imm_32[31:20] = 12'h000;
  assign load_pc = 1'hx;
  assign opcode = instruction[6:0];
endmodule
