Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Sat Oct  2 15:02:44 2021
| Host         : LAPTOP-1ENOPNGD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file projectLab1b_timing_summary_routed.rpt -pb projectLab1b_timing_summary_routed.pb -rpx projectLab1b_timing_summary_routed.rpx -warn_on_violation
| Design       : projectLab1b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.714        0.000                      0                   69        0.264        0.000                      0                   69        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.714        0.000                      0                   69        0.264        0.000                      0                   69        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempPWMenA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 3.817ns (41.221%)  route 5.443ns (58.779%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.410 r  tempPWMenB_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.410    tempPWMenB_reg_i_35_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  input2reg_reg_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.533    input2reg_reg_i_17_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  input2reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.647    input2reg_reg_i_5_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.960 r  tempPWMenB_reg_i_33/O[3]
                         net (fo=2, routed)           0.740     9.700    counter2[15]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.306    10.006 r  input2reg_i_9/O
                         net (fo=6, routed)           0.547    10.554    input2reg_i_9_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.678 r  input2reg_i_19/O
                         net (fo=9, routed)           0.870    11.548    input2reg_i_19_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152    11.700 f  input1reg_i_2/O
                         net (fo=24, routed)          1.131    12.831    input1reg_i_2_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.332    13.163 r  tempPWMenA_i_22/O
                         net (fo=1, routed)           0.490    13.653    tempPWMenA_i_22_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.051 r  tempPWMenA_reg_i_9/CO[3]
                         net (fo=1, routed)           0.009    14.060    tempPWMenA_reg_i_9_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  tempPWMenA_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.174    tempPWMenA_reg_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.402 r  tempPWMenA_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000    14.402    tempPWMenA_reg_i_1_n_1
    SLICE_X62Y26         FDRE                                         r  tempPWMenA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  tempPWMenA_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.046    15.116    tempPWMenA_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempPWMenB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 3.407ns (38.680%)  route 5.401ns (61.320%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.425 r  tempPWMenB_reg_i_35/O[2]
                         net (fo=9, routed)           1.153     9.578    counter2[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.302     9.880 f  input2reg_i_6/O
                         net (fo=5, routed)           0.675    10.555    input2reg_i_6_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.150    10.705 r  tempPWMenB_i_38/O
                         net (fo=1, routed)           0.672    11.378    tempPWMenB_i_38_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.326    11.704 r  tempPWMenB_i_21/O
                         net (fo=44, routed)          0.776    12.480    tempPWMenB_i_21_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.604 r  tempPWMenB_i_26/O
                         net (fo=1, routed)           0.479    13.082    tempPWMenB_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.608 r  tempPWMenB_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.608    tempPWMenB_reg_i_9_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.722 r  tempPWMenB_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.722    tempPWMenB_reg_i_2_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.950 r  tempPWMenB_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000    13.950    tempPWMenB_reg_i_1_n_1
    SLICE_X58Y27         FDRE                                         r  tempPWMenB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  tempPWMenB_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.046    15.116    tempPWMenB_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 3.077ns (36.202%)  route 5.422ns (63.798%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.410 r  tempPWMenB_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.410    tempPWMenB_reg_i_35_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  input2reg_reg_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.533    input2reg_reg_i_17_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  input2reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.647    input2reg_reg_i_5_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.960 f  tempPWMenB_reg_i_33/O[3]
                         net (fo=2, routed)           0.740     9.700    counter2[15]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.306    10.006 f  input2reg_i_9/O
                         net (fo=6, routed)           0.547    10.554    input2reg_i_9_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.678 f  input2reg_i_19/O
                         net (fo=9, routed)           0.870    11.548    input2reg_i_19_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152    11.700 r  input1reg_i_2/O
                         net (fo=24, routed)          1.089    12.789    input1reg_i_2_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.332    13.121 r  input1reg_i_1/O
                         net (fo=2, routed)           0.521    13.642    input1reg_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  input1reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  input1reg_reg_lopt_replica/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.045    15.027    input1reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input4reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.077ns (36.496%)  route 5.354ns (63.504%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.410 r  tempPWMenB_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.410    tempPWMenB_reg_i_35_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  input2reg_reg_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.533    input2reg_reg_i_17_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  input2reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.647    input2reg_reg_i_5_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.960 f  tempPWMenB_reg_i_33/O[3]
                         net (fo=2, routed)           0.740     9.700    counter2[15]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.306    10.006 f  input2reg_i_9/O
                         net (fo=6, routed)           0.547    10.554    input2reg_i_9_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.678 f  input2reg_i_19/O
                         net (fo=9, routed)           0.870    11.548    input2reg_i_19_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152    11.700 r  input1reg_i_2/O
                         net (fo=24, routed)          0.919    12.619    input1reg_i_2_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.332    12.951 r  input4reg_i_1/O
                         net (fo=2, routed)           0.622    13.573    input4reg_i_1_n_0
    SLICE_X61Y28         FDRE                                         r  input4reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  input4reg_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)       -0.103    14.969    input4reg_reg
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input2reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 2.303ns (28.621%)  route 5.744ns (71.379%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.425 f  tempPWMenB_reg_i_35/O[2]
                         net (fo=9, routed)           1.153     9.578    counter2[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.302     9.880 r  input2reg_i_6/O
                         net (fo=5, routed)           1.279    11.159    input2reg_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.283 r  input2reg_i_13/O
                         net (fo=1, routed)           0.709    11.992    input2reg_i_13_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.116 f  input2reg_i_3/O
                         net (fo=2, routed)           0.575    12.691    input2reg_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.116    12.807 r  input2reg_i_1/O
                         net (fo=2, routed)           0.382    13.189    input2reg_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  input2reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clock_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  input2reg_reg_lopt_replica/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.261    14.810    input2reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input3reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.311ns (28.843%)  route 5.701ns (71.157%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.425 f  tempPWMenB_reg_i_35/O[2]
                         net (fo=9, routed)           1.153     9.578    counter2[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.302     9.880 r  input2reg_i_6/O
                         net (fo=5, routed)           1.279    11.159    input2reg_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.283 r  input2reg_i_13/O
                         net (fo=1, routed)           0.709    11.992    input2reg_i_13_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.116 f  input2reg_i_3/O
                         net (fo=2, routed)           0.575    12.691    input2reg_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124    12.815 r  input3reg_i_1/O
                         net (fo=2, routed)           0.340    13.155    input3reg_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  input3reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clock_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  input3reg_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.028    15.043    input3reg_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input3reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.311ns (28.843%)  route 5.701ns (71.157%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.425 f  tempPWMenB_reg_i_35/O[2]
                         net (fo=9, routed)           1.153     9.578    counter2[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.302     9.880 r  input2reg_i_6/O
                         net (fo=5, routed)           1.279    11.159    input2reg_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.283 r  input2reg_i_13/O
                         net (fo=1, routed)           0.709    11.992    input2reg_i_13_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.116 f  input2reg_i_3/O
                         net (fo=2, routed)           0.575    12.691    input2reg_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124    12.815 r  input3reg_i_1/O
                         net (fo=2, routed)           0.340    13.155    input3reg_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  input3reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clock_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  input3reg_reg_lopt_replica/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.028    15.043    input3reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input1reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 3.077ns (38.564%)  route 4.902ns (61.436%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.410 r  tempPWMenB_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.410    tempPWMenB_reg_i_35_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  input2reg_reg_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.533    input2reg_reg_i_17_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  input2reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.647    input2reg_reg_i_5_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.960 f  tempPWMenB_reg_i_33/O[3]
                         net (fo=2, routed)           0.740     9.700    counter2[15]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.306    10.006 f  input2reg_i_9/O
                         net (fo=6, routed)           0.547    10.554    input2reg_i_9_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.678 f  input2reg_i_19/O
                         net (fo=9, routed)           0.870    11.548    input2reg_i_19_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152    11.700 r  input1reg_i_2/O
                         net (fo=24, routed)          1.089    12.789    input1reg_i_2_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.332    13.121 r  input1reg_i_1/O
                         net (fo=2, routed)           0.000    13.121    input1reg_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  input1reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  input1reg_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.077    15.149    input1reg_reg
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input4reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 3.077ns (39.403%)  route 4.732ns (60.597%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.410 r  tempPWMenB_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.410    tempPWMenB_reg_i_35_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  input2reg_reg_i_17/CO[3]
                         net (fo=1, routed)           0.009     8.533    input2reg_reg_i_17_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  input2reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.647    input2reg_reg_i_5_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.960 f  tempPWMenB_reg_i_33/O[3]
                         net (fo=2, routed)           0.740     9.700    counter2[15]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.306    10.006 f  input2reg_i_9/O
                         net (fo=6, routed)           0.547    10.554    input2reg_i_9_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.678 f  input2reg_i_19/O
                         net (fo=9, routed)           0.870    11.548    input2reg_i_19_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152    11.700 r  input1reg_i_2/O
                         net (fo=24, routed)          0.919    12.619    input1reg_i_2_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.332    12.951 r  input4reg_i_1/O
                         net (fo=2, routed)           0.000    12.951    input4reg_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  input4reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506    14.847    clock_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  input4reg_reg_lopt_replica/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.079    15.151    input4reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input2reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 2.303ns (30.048%)  route 5.361ns (69.952%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.621     5.142    clock_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  counter_reg[9]/Q
                         net (fo=6, routed)           0.834     6.395    counter_reg_n_0_[9]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.694 f  counter[20]_i_7/O
                         net (fo=1, routed)           0.292     6.987    counter[20]_i_7_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.111 f  counter[20]_i_6/O
                         net (fo=1, routed)           0.154     7.265    counter[20]_i_6_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  counter[20]_i_3/O
                         net (fo=24, routed)          0.366     7.754    p_0_out
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.878 r  tempPWMenB_i_41/O
                         net (fo=1, routed)           0.000     7.878    tempPWMenB_i_41_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.425 f  tempPWMenB_reg_i_35/O[2]
                         net (fo=9, routed)           1.153     9.578    counter2[2]
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.302     9.880 r  input2reg_i_6/O
                         net (fo=5, routed)           1.279    11.159    input2reg_i_6_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.283 r  input2reg_i_13/O
                         net (fo=1, routed)           0.709    11.992    input2reg_i_13_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.116 f  input2reg_i_3/O
                         net (fo=2, routed)           0.575    12.691    input2reg_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.116    12.807 r  input2reg_i_1/O
                         net (fo=2, routed)           0.000    12.807    input2reg_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  input2reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.505    14.846    clock_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  input2reg_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.066    15.137    input2reg_reg
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  2.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.727    counter2_reg[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    counter2_reg[0]_i_1_n_4
    SLICE_X63Y23         FDRE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  counter2_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.726    counter2_reg[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    counter2_reg[4]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter2_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter2_reg[12]/Q
                         net (fo=2, routed)           0.117     1.724    counter2_reg[12]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    counter2_reg[12]_i_1_n_7
    SLICE_X63Y26         FDRE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.851     1.978    clock_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter2_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.726    counter2_reg[20]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  counter2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    counter2_reg[20]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  counter2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter2_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.726    counter2_reg[16]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  counter2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    counter2_reg[16]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  counter2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter2_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    counter2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.723    counter2_reg[8]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    counter2_reg[8]_i_1_n_7
    SLICE_X63Y25         FDRE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter2_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 countSS_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSS_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  countSS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  countSS_reg[10]/Q
                         net (fo=1, routed)           0.121     1.733    countSS_reg_n_0_[10]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  countSS_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    countSS_reg[8]_i_1_n_5
    SLICE_X62Y30         FDCE                                         r  countSS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  countSS_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.105     1.575    countSS_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 countSS_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSS_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  countSS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  countSS_reg[14]/Q
                         net (fo=1, routed)           0.121     1.734    countSS_reg_n_0_[14]
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  countSS_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    countSS_reg[12]_i_1_n_5
    SLICE_X62Y31         FDCE                                         r  countSS_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  countSS_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.105     1.576    countSS_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 countSS_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSS_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  countSS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  countSS_reg[6]/Q
                         net (fo=1, routed)           0.121     1.732    countSS_reg_n_0_[6]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  countSS_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    countSS_reg[4]_i_1_n_5
    SLICE_X62Y29         FDCE                                         r  countSS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  countSS_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.105     1.574    countSS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter2_reg[10]/Q
                         net (fo=2, routed)           0.122     1.728    counter2_reg[10]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    counter2_reg[8]_i_1_n_5
    SLICE_X63Y25         FDRE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.850     1.977    clock_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter2_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    counter2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   countSS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   countSS_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   countSS_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   countSS_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   countSS_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   countSS_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   countSS_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   countSS_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   countSS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   countSS_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   countSS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   countSS_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   countSS_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   countSS_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   countSS_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   countSS_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   countSS_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   countSS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   countSS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   countSS_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter2_reg[17]/C



