{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648736266712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648736266719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:47:46 2022 " "Processing started: Thu Mar 31 19:47:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648736266719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736266719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_16 -c mips_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_16 -c mips_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736266719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648736267850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648736267850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regFile.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/regFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 2 2 " "Found 2 design units, including 2 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5to5 " "Found entity 1: mux2x5to5" {  } { { "mux.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279958 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux21 " "Found entity 2: mux21" {  } { { "mux.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips16 " "Found entity 1: tb_mips16" {  } { { "mips_tb.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_16 " "Found entity 1: mips_16" {  } { { "mips_16.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfshiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file lfshiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_xor_5_bit_lfsr " "Found entity 1: internal_xor_5_bit_lfsr" {  } { { "LFShiftReg.V" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/LFShiftReg.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "InstrMem.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/InstrMem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "fullAdder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/fullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "fourBitCounter.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/fourBitCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "dFlipFlop.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/dFlipFlop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279975 ""} { "Info" "ISGN_ENTITY_NAME" "2 andmore " "Found entity 2: andmore" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279975 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec5to32 " "Found entity 3: dec5to32" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "dataMem.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/dataMem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "ctrlUnit.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ctrlUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifters.v 2 2 " "Found 2 design units, including 2 entities, in source file barrelshifters.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_barrel " "Found entity 1: sll_barrel" {  } { { "BarrelShifters.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/BarrelShifters.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279981 ""} { "Info" "ISGN_ENTITY_NAME" "2 srl_barrel " "Found entity 2: srl_barrel" {  } { { "BarrelShifters.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/BarrelShifters.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUCtrl.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ALUCtrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279984 ""} { "Info" "ISGN_ENTITY_NAME" "2 JR_Control " "Found entity 2: JR_Control" {  } { { "ALUCtrl.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ALUCtrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648736279987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736279987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel mux.v(19) " "Verilog HDL Implicit Net warning at mux.v(19): created implicit net for \"nsel\"" {  } { { "mux.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mux.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 mux.v(20) " "Verilog HDL Implicit Net warning at mux.v(20): created implicit net for \"O1\"" {  } { { "mux.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mux.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 mux.v(21) " "Verilog HDL Implicit Net warning at mux.v(21): created implicit net for \"O2\"" {  } { { "mux.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mux.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 fullAdder.v(9) " "Verilog HDL Implicit Net warning at fullAdder.v(9): created implicit net for \"c1\"" {  } { { "fullAdder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/fullAdder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 fullAdder.v(10) " "Verilog HDL Implicit Net warning at fullAdder.v(10): created implicit net for \"c2\"" {  } { { "fullAdder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/fullAdder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 fullAdder.v(11) " "Verilog HDL Implicit Net warning at fullAdder.v(11): created implicit net for \"c3\"" {  } { { "fullAdder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/fullAdder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 decoder.v(45) " "Verilog HDL Implicit Net warning at decoder.v(45): created implicit net for \"f1\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nota decoder.v(51) " "Verilog HDL Implicit Net warning at decoder.v(51): created implicit net for \"Nota\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notb decoder.v(52) " "Verilog HDL Implicit Net warning at decoder.v(52): created implicit net for \"Notb\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notc decoder.v(53) " "Verilog HDL Implicit Net warning at decoder.v(53): created implicit net for \"Notc\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notd decoder.v(54) " "Verilog HDL Implicit Net warning at decoder.v(54): created implicit net for \"Notd\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Note decoder.v(55) " "Verilog HDL Implicit Net warning at decoder.v(55): created implicit net for \"Note\"" {  } { { "decoder.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/decoder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736279988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_16 " "Elaborating entity \"mips_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648736280123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrucion_memory " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrucion_memory\"" {  } { { "mips_16.v" "instrucion_memory" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280152 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 InstrMem.v(19) " "Net \"rom.data_a\" at InstrMem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "InstrMem.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/InstrMem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648736280161 "|mips_16|instr_mem:instrucion_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 InstrMem.v(19) " "Net \"rom.waddr_a\" at InstrMem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "InstrMem.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/InstrMem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648736280161 "|mips_16|instr_mem:instrucion_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 InstrMem.v(19) " "Net \"rom.we_a\" at InstrMem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "InstrMem.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/InstrMem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648736280161 "|mips_16|instr_mem:instrucion_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "mips_16.v" "control_unit" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "mips_16.v" "reg_file" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JR_Control JR_Control:JRControl_unit " "Elaborating entity \"JR_Control\" for hierarchy \"JR_Control:JRControl_unit\"" {  } { { "mips_16.v" "JRControl_unit" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALU_Control_unit " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALU_Control_unit\"" {  } { { "mips_16.v" "ALU_Control_unit" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "mips_16.v" "alu_unit" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_barrel alu:alu_unit\|sll_barrel:sll0 " "Elaborating entity \"sll_barrel\" for hierarchy \"alu:alu_unit\|sll_barrel:sll0\"" {  } { { "ALU.v" "sll0" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 alu:alu_unit\|sll_barrel:sll0\|mux21:u0 " "Elaborating entity \"mux21\" for hierarchy \"alu:alu_unit\|sll_barrel:sll0\|mux21:u0\"" {  } { { "BarrelShifters.v" "u0" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/BarrelShifters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_barrel alu:alu_unit\|srl_barrel:srl0 " "Elaborating entity \"srl_barrel\" for hierarchy \"alu:alu_unit\|srl_barrel:srl0\"" {  } { { "ALU.v" "srl0" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:datamem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:datamem\"" {  } { { "mips_16.v" "datamem" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736280328 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:datamem\|ram " "RAM logic \"data_memory:datamem\|ram\" is uninferred due to asynchronous read logic" {  } { { "dataMem.v" "ram" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/dataMem.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1648736281148 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instr_mem:instrucion_memory\|rom " "RAM logic \"instr_mem:instrucion_memory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "InstrMem.v" "rom" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/InstrMem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1648736281148 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648736281148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "mips_16.v" "" { Text "E:/Semester_8/EE705/Unit-23 MIP cpu related  ( contact TA  Harsh Paryani )-20220327/Work/mips_16.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648736282339 "|mips_16|pc_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648736282339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648736282443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648736285010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648736285010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648736286499 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648736286499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648736286499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648736286499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648736286499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648736286542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:48:06 2022 " "Processing ended: Thu Mar 31 19:48:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648736286542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648736286542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648736286542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648736286542 ""}
