(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param10 = (((~&((8'ha9) ? (8'ha5) : (8'ha4))) ? {((8'ha0) | (8'haf))} : {(8'h9d)}) != ((~|{(8'ha1)}) > (+((8'h9c) ? (8'h9c) : (8'h9e))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire9;
  wire [(3'h6):(1'h0)] wire7;
  wire signed [(3'h4):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  reg signed [(2'h3):(1'h0)] reg8 = (1'h0);
  reg [(3'h5):(1'h0)] reg4 = (1'h0);
  assign y = {wire9, wire7, wire6, wire5, reg8, reg4, (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= $signed({wire2});
    end
  assign wire5 = $unsigned((wire3[(1'h0):(1'h0)] ?
                     reg4[(3'h4):(2'h2)] : ((wire3 | wire1) * (8'hb0))));
  assign wire6 = wire5;
  assign wire7 = reg4;
  always
    @(posedge clk) begin
      reg8 <= (|(!(~&$signed(wire1))));
    end
  assign wire9 = $unsigned($signed(wire6[(2'h3):(2'h3)]));
endmodule