xload final_rect/_0_0std_0_0cells_0_0NOR2X1
box 0 0 48 52
label prboundary
box 37 41 38 44
paint polysilicon
box 38 42 38 42
label "B" right polysilicon
box 34 41 37 44
paint polysilicon
box 35 42 35 42
label "B" right polysilicon
box 33 42 34 44
paint polysilicon
box 34 43 34 43
label "B" right polysilicon
box 33 44 38 45
paint polysilicon
box 34 45 34 45
label "B" right polysilicon
box 26 7 27 10
paint ndiffusion
box 27 8 27 8
label "GND" right ndiffusion
box 32 17 34 40
paint polysilicon
box 33 18 33 18
label "B" right polysilicon
box 32 40 38 41
paint polysilicon
box 33 41 33 41
label "B" right polysilicon
box 32 41 34 42
paint polysilicon
box 33 42 33 42
label "B" right polysilicon
box 26 30 27 33
paint pdiffusion
box 27 31 27 31
label "Vdd" right pdiffusion
box 23 7 26 10
paint ndiffusion
box 24 8 24 8
label "GND" right ndiffusion
box 23 30 26 33
paint pdiffusion
box 24 31 24 31
label "Vdd" right pdiffusion
box 22 6 27 7
paint ndiffusion
box 23 7 23 7
label "GND" right ndiffusion
box 22 7 23 10
paint ndiffusion
box 23 8 23 8
label "GND" right ndiffusion
box 22 10 27 12
paint ndiffusion
box 23 11 23 11
label "GND" right ndiffusion
box 19 8 20 11
paint ndiffusion
box 20 9 20 9
label "Y" right ndiffusion
box 22 19 27 30
paint pdiffusion
box 23 20 23 20
label "Vdd" right pdiffusion
box 22 30 23 33
paint pdiffusion
box 23 31 23 31
label "Vdd" right pdiffusion
box 22 33 27 34
paint pdiffusion
box 23 34 23 34
label "Vdd" right pdiffusion
box 20 34 22 36
paint polysilicon
box 21 35 21 35
label "B" right polysilicon
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "B" right polysilicon
box 20 6 22 12
paint ntransistor
box 21 7 21 7
label "B" right ntransistor
box 16 8 19 11
paint ndiffusion
box 17 9 17 9
label "Y" right ndiffusion
box 20 12 22 15
paint polysilicon
box 21 13 21 13
label "B" right polysilicon
box 20 15 34 17
paint polysilicon
box 21 16 21 16
label "B" right polysilicon
box 20 17 22 19
paint polysilicon
box 21 18 21 18
label "B" right polysilicon
box 20 19 22 34
paint ptransistor
box 21 20 21 20
label "B" right ptransistor
box 13 42 15 45
paint polysilicon
box 14 43 14 43
label "A" right polysilicon
box 15 6 20 8
paint ndiffusion
box 16 7 16 7
label "Y" right ndiffusion
box 15 8 16 11
paint ndiffusion
box 16 9 16 9
label "Y" right ndiffusion
box 15 11 20 12
paint ndiffusion
box 16 12 16 12
label "Y" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "GND" right ndiffusion
box 15 19 20 34
paint pdiffusion
box 12 23 13 26
paint pdiffusion
box 13 24 13 24
label "Y" right pdiffusion
box 13 34 15 41
paint polysilicon
box 14 35 14 35
label "A" right polysilicon
box 10 42 13 45
paint polysilicon
box 11 43 11 43
label "A" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "GND" right ndiffusion
box 13 12 15 19
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 19 15 34
paint ptransistor
box 14 20 14 20
label "A" right ptransistor
box 9 23 12 26
paint pdiffusion
box 10 24 10 24
label "Y" right pdiffusion
box 9 41 15 42
paint polysilicon
box 10 42 10 42
label "A" right polysilicon
box 9 42 10 45
paint polysilicon
box 10 43 10 43
label "A" right polysilicon
box 9 45 15 46
paint polysilicon
box 10 46 10 46
label "A" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "GND" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "GND" right ndiffusion
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "GND" right ndiffusion
box 8 19 13 23
paint pdiffusion
box 9 20 9 20
label "Y" right pdiffusion
box 8 23 9 26
paint pdiffusion
box 9 24 9 24
label "Y" right pdiffusion
box 8 26 13 34
paint pdiffusion
box 9 27 9 27
label "Y" right pdiffusion
box 34 41 37 44
paint pc
box 35 42 35 42
label "B" right pc
box 23 30 26 33
paint pdc
box 24 31 24 31
label "Vdd" right pdc
box 23 7 26 10
paint ndc
box 24 8 24 8
label "GND" right ndc
box 16 8 19 11
paint ndc
box 17 9 17 9
label "Y" right ndc
box 10 42 13 45
paint pc
box 11 43 11 43
label "A" right pc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "GND" right ndc
box 9 23 12 26
paint pdc
box 10 24 10 24
label "Y" right pdc
box 37 42 39 44
paint m1
box 38 43 38 43
label "B" right m1
port class input
port make
box 34 40 37 41
paint m1
box 35 41 35 41
label "B" right m1
port class input
port make
box 34 41 37 44
paint m1
box 35 42 35 42
label "B" right m1
port class input
port make
box 32 42 34 44
paint m1
box 33 43 33 43
label "B" right m1
port class input
port make
box 32 44 39 48
paint m1
box 33 45 33 45
label "B" right m1
port class input
port make
box 23 10 26 16
paint m1
box 24 11 24 11
label "GND" right m1
box 23 29 26 30
paint m1
box 24 30 24 30
label "Vdd" right m1
box 23 30 26 33
paint m1
box 24 31 24 31
label "Vdd" right m1
box 23 33 26 41
paint m1
box 24 34 24 34
label "Vdd" right m1
box 23 41 26 44
paint m1
box 24 42 24 42
label "Vdd" right m1
box 23 44 26 48
paint m1
box 24 45 24 45
label "Vdd" right m1
box 23 7 26 10
paint m1
box 24 8 24 8
label "GND" right m1
box 19 8 20 11
paint m1
box 20 9 20 9
label "Y" right m1
port class output
port make
box 35 5 36 8
paint m1
box 36 6 36 6
label "Y" right m1
port class output
port make
box 16 8 19 11
paint m1
box 17 9 17 9
label "Y" right m1
port class output
port make
box 32 4 36 5
paint m1
box 33 5 33 5
label "Y" right m1
port class output
port make
box 32 5 35 8
paint m1
box 33 6 33 6
label "Y" right m1
port class output
port make
box 15 8 16 11
paint m1
box 16 9 16 9
label "Y" right m1
port class output
port make
box 12 23 13 26
paint m1
box 13 24 13 24
label "Y" right m1
port class output
port make
box 10 41 13 42
paint m1
box 11 42 11 42
label "A" right m1
port class input
port make
box 10 42 13 45
paint m1
box 11 43 11 43
label "A" right m1
port class input
port make
box 23 6 26 7
paint m1
box 24 7 24 7
label "GND" right m1
box 9 10 12 16
paint m1
box 10 11 10 11
label "GND" right m1
box 9 16 26 19
paint m1
box 10 17 10 17
label "GND" right m1
box 9 23 12 26
paint m1
box 10 24 10 24
label "Y" right m1
port class output
port make
box 9 7 12 10
paint m1
box 10 8 10 8
label "GND" right m1
box 8 23 9 26
paint m1
box 9 24 9 24
label "Y" right m1
port class output
port make
box 8 44 10 45
paint m1
box 9 45 9 45
label "A" right m1
port class input
port make
box 8 45 13 47
paint m1
box 9 46 9 46
label "A" right m1
port class input
port make
box 8 47 12 48
paint m1
box 9 48 9 48
label "A" right m1
port class input
port make
box 6 2 12 7
paint m1
box 7 3 7 3
label "GND" right m1
box 6 7 9 8
paint m1
box 7 8 7 8
label "GND" right m1
box 32 5 35 8
paint mcon
box 33 6 33 6
label "Y" right mcon
box 23 41 26 44
paint mcon
box 24 42 24 42
label "Vdd" right mcon
box 16 8 19 11
paint mcon
box 17 9 17 9
label "Y" right mcon
box 9 23 12 26
paint mcon
box 10 24 10 24
label "Y" right mcon
box 35 5 36 8
paint m2
box 36 6 36 6
label "Y" right m2
port class output
port make
box 32 5 35 8
paint m2
box 33 6 33 6
label "Y" right m2
port class output
port make
box 31 4 36 5
paint m2
box 32 5 32 5
label "Y" right m2
port class output
port make
box 31 5 32 8
paint m2
box 32 6 32 6
label "Y" right m2
port class output
port make
box 31 8 36 9
paint m2
box 32 9 32 9
label "Y" right m2
port class output
port make
box 31 9 33 15
paint m2
box 32 10 32 10
label "Y" right m2
port class output
port make
box 19 8 20 11
paint m2
box 20 9 20 9
label "Y" right m2
port class output
port make
box 18 12 20 15
paint m2
box 19 13 19 13
label "Y" right m2
port class output
port make
box 18 15 33 17
paint m2
box 19 16 19 16
label "Y" right m2
port class output
port make
box 18 17 20 22
paint m2
box 19 18 19 18
label "Y" right m2
port class output
port make
box 26 41 27 44
paint m2
box 27 42 27 42
label "Vdd" right m2
box 16 8 19 11
paint m2
box 17 9 17 9
label "Y" right m2
port class output
port make
box 23 41 26 44
paint m2
box 24 42 24 42
label "Vdd" right m2
box 15 7 20 8
paint m2
box 16 8 16 8
label "Y" right m2
port class output
port make
box 15 8 16 11
paint m2
box 16 9 16 9
label "Y" right m2
port class output
port make
box 15 11 20 12
paint m2
box 16 12 16 12
label "Y" right m2
port class output
port make
box 12 23 20 24
paint m2
box 13 24 13 24
label "Y" right m2
port class output
port make
box 12 24 13 26
paint m2
box 13 25 13 25
label "Y" right m2
port class output
port make
box 22 40 27 41
paint m2
box 23 41 23 41
label "Vdd" right m2
box 22 41 23 44
paint m2
box 23 42 23 42
label "Vdd" right m2
box 22 44 27 48
paint m2
box 23 45 23 45
label "Vdd" right m2
box 9 23 12 26
paint m2
box 10 24 10 24
label "Y" right m2
port class output
port make
box 8 22 20 23
paint m2
box 9 23 9 23
label "Y" right m2
port class output
port make
box 8 23 9 26
paint m2
box 9 24 9 24
label "Y" right m2
port class output
port make
box 8 26 13 27
paint m2
box 9 27 9 27
label "Y" right m2
port class output
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
