Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 22 10:51:29 2019
| Host         : pc-yiliu running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file yolo_top_control_sets_placed.rpt
| Design       : yolo_top
| Device       : xczu9eg
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |             292 |           40 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------+---------------------+------------------+----------------+
|         Clock Signal        |                   Enable Signal                  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------+---------------------+------------------+----------------+
|  S_AXIS_MM2S_ACLK_IBUF_BUFG | INPUT_STREAM_if_U/isif_fifo/index[3]_i_1_n_0     | aresetn_IBUF_inst/O |                1 |              4 |
|  M_AXIS_S2MM_ACLK_IBUF_BUFG | OUTPUT_STREAM_if_U/osif_fifo/index[3]_i_1__0_n_0 | aresetn_IBUF_inst/O |                2 |              4 |
|  S_AXIS_MM2S_ACLK_IBUF_BUFG |                                                  | aresetn_IBUF_inst/O |                3 |              7 |
|  M_AXIS_S2MM_ACLK_IBUF_BUFG |                                                  | aresetn_IBUF_inst/O |                2 |              7 |
|  S_AXIS_MM2S_ACLK_IBUF_BUFG | INPUT_STREAM_if_U/rs/state_reg[0]_0              |                     |                5 |             73 |
|  S_AXIS_MM2S_ACLK_IBUF_BUFG | INPUT_STREAM_if_U/rs/load_p1                     |                     |               14 |             73 |
|  S_AXIS_MM2S_ACLK_IBUF_BUFG | INPUT_STREAM_if_U/rs/load_p2                     |                     |               14 |             73 |
|  M_AXIS_S2MM_ACLK_IBUF_BUFG | OUTPUT_STREAM_if_U/rs/data_p2[72]_i_1__0_n_0     |                     |               26 |             73 |
|  M_AXIS_S2MM_ACLK_IBUF_BUFG | OUTPUT_STREAM_if_U/rs/load_p1                    |                     |               27 |             73 |
|  M_AXIS_S2MM_ACLK_IBUF_BUFG | INPUT_STREAM_if_U/isif_fifo/sel                  |                     |                5 |             73 |
+-----------------------------+--------------------------------------------------+---------------------+------------------+----------------+


