<stg><name>mm_mult</name>


<trans_list>

<trans id="1322" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="2" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="59" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %a) nounwind, !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %b) nounwind, !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %out_r) nounwind, !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mm_mult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln89, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:1  %m_0 = phi i7 [ 0, %0 ], [ %select_ln96_1, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:2  %o_0 = phi i7 [ 0, %0 ], [ %o, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="o_0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3  %icmp_ln89 = icmp eq i14 %indvar_flatten, -6384

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:4  %add_ln89 = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln89, label %1, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:0  %m = add i7 1, %m_0

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:2  %icmp_ln91 = icmp eq i7 %o_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2:3  %select_ln96 = select i1 %icmp_ln91, i7 0, i7 %o_0

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2:4  %select_ln96_1 = select i1 %icmp_ln91, i7 %m, i7 %m_0

]]></Node>
<StgValue><ssdm name="select_ln96_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="7">
<![CDATA[
hls_label_2:5  %zext_ln96 = zext i7 %select_ln96_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_2:6  %mul_ln96 = mul i15 100, %zext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="15">
<![CDATA[
hls_label_2:7  %trunc_ln96 = trunc i15 %mul_ln96 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="7">
<![CDATA[
hls_label_2:312  %zext_ln96_104 = zext i7 %select_ln96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln96_104"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="7">
<![CDATA[
hls_label_2:313  %zext_ln96_105 = zext i7 %select_ln96 to i10

]]></Node>
<StgValue><ssdm name="zext_ln96_105"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:321  %add_ln96_97 = add i9 200, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_97"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="9">
<![CDATA[
hls_label_2:322  %zext_ln96_110 = zext i9 %add_ln96_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_110"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:323  %b_addr_2 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_110

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:330  %add_ln96_100 = add i10 500, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_100"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:331  %zext_ln96_113 = zext i10 %add_ln96_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_113"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:332  %b_addr_5 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_113

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:653  %b_load_2 = load i16* %b_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:662  %b_load_5 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:13  %or_ln96_1 = or i14 %trunc_ln96, 2

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:14  %zext_ln96_4 = zext i14 %or_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:15  %a_addr_2 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:22  %add_ln96_1 = add i14 5, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:23  %zext_ln96_7 = zext i14 %add_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:24  %a_addr_5 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_7

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="7">
<![CDATA[
hls_label_2:314  %zext_ln96_106 = zext i7 %select_ln96 to i11

]]></Node>
<StgValue><ssdm name="zext_ln96_106"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:339  %add_ln96_103 = add i9 -224, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_103"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2:340  %sext_ln96 = sext i9 %add_ln96_103 to i10

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:341  %zext_ln96_116 = zext i10 %sext_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_116"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:342  %b_addr_8 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_116

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:349  %add_ln96_106 = add i11 -948, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_106"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:350  %zext_ln96_119 = zext i11 %add_ln96_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_119"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:351  %b_addr_11 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_119

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:652  %a_load_2 = load i16* %a_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:653  %b_load_2 = load i16* %b_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:661  %a_load_5 = load i16* %a_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:662  %b_load_5 = load i16* %b_addr_5, align 2

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:671  %b_load_8 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:680  %b_load_11 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:31  %add_ln96_4 = add i14 8, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:32  %zext_ln96_10 = zext i14 %add_ln96_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_10"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:33  %a_addr_8 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_10

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:40  %add_ln96_7 = add i14 11, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_7"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:41  %zext_ln96_13 = zext i14 %add_ln96_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_13"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:42  %a_addr_11 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_13

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:309  %zext_ln96_1 = zext i7 %select_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="7">
<![CDATA[
hls_label_2:315  %zext_ln96_107 = zext i7 %select_ln96 to i12

]]></Node>
<StgValue><ssdm name="zext_ln96_107"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:317  %b_addr = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:380  %add_ln96_115 = add i12 2000, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_115"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:381  %zext_ln96_128 = zext i12 %add_ln96_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_128"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:382  %b_addr_20 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_128

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:647  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:652  %a_load_2 = load i16* %a_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:661  %a_load_5 = load i16* %a_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:670  %a_load_8 = load i16* %a_addr_8, align 2

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:671  %b_load_8 = load i16* %b_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:679  %a_load_11 = load i16* %a_addr_11, align 2

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:680  %b_load_11 = load i16* %b_addr_11, align 2

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:707  %b_load_20 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="15">
<![CDATA[
hls_label_2:8  %zext_ln96_2 = zext i15 %mul_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:9  %a_addr = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_2

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:67  %add_ln96_16 = add i14 20, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_16"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:68  %zext_ln96_22 = zext i14 %add_ln96_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_22"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:69  %a_addr_20 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_22

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2:316  %zext_ln96_108 = zext i7 %select_ln96 to i8

]]></Node>
<StgValue><ssdm name="zext_ln96_108"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:318  %add_ln96_96 = add i8 100, %zext_ln96_108

]]></Node>
<StgValue><ssdm name="add_ln96_96"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:319  %zext_ln96_109 = zext i8 %add_ln96_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_109"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:320  %b_addr_1 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_109

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:324  %add_ln96_98 = add i9 -212, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_98"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="9">
<![CDATA[
hls_label_2:325  %zext_ln96_111 = zext i9 %add_ln96_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_111"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:326  %b_addr_3 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_111

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:646  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:647  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:650  %b_load_1 = load i16* %b_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:654  %mul_ln98_2 = mul i16 %b_load_2, %a_load_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:656  %b_load_3 = load i16* %b_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:663  %mul_ln98_5 = mul i16 %b_load_5, %a_load_5

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:670  %a_load_8 = load i16* %a_addr_8, align 2

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:679  %a_load_11 = load i16* %a_addr_11, align 2

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:706  %a_load_20 = load i16* %a_addr_20, align 2

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:707  %b_load_20 = load i16* %b_addr_20, align 2

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:10  %or_ln96 = or i14 %trunc_ln96, 1

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:11  %zext_ln96_3 = zext i14 %or_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:12  %a_addr_1 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:16  %or_ln96_2 = or i14 %trunc_ln96, 3

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:17  %zext_ln96_5 = zext i14 %or_ln96_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:18  %a_addr_3 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_5

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:327  %add_ln96_99 = add i10 400, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_99"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:328  %zext_ln96_112 = zext i10 %add_ln96_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_112"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:329  %b_addr_4 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_112

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:336  %add_ln96_102 = add i10 -324, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_102"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:337  %zext_ln96_115 = zext i10 %add_ln96_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_115"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:338  %b_addr_7 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_115

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:646  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:649  %a_load_1 = load i16* %a_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:650  %b_load_1 = load i16* %b_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:655  %a_load_3 = load i16* %a_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:656  %b_load_3 = load i16* %b_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:659  %b_load_4 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:668  %b_load_7 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:672  %mul_ln98_8 = mul i16 %b_load_8, %a_load_8

]]></Node>
<StgValue><ssdm name="mul_ln98_8"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:681  %mul_ln98_11 = mul i16 %b_load_11, %a_load_11

]]></Node>
<StgValue><ssdm name="mul_ln98_11"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:706  %a_load_20 = load i16* %a_addr_20, align 2

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="173" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:19  %add_ln96 = add i14 4, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:20  %zext_ln96_6 = zext i14 %add_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_6"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:21  %a_addr_4 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_6

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:28  %add_ln96_3 = add i14 7, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:29  %zext_ln96_9 = zext i14 %add_ln96_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_9"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:30  %a_addr_7 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_9

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:346  %add_ln96_105 = add i11 1000, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_105"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:347  %zext_ln96_118 = zext i11 %add_ln96_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_118"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:348  %b_addr_10 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_118

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:358  %add_ln96_109 = add i11 -648, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_109"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:359  %zext_ln96_122 = zext i11 %add_ln96_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_122"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:360  %b_addr_14 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_122

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:649  %a_load_1 = load i16* %a_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:655  %a_load_3 = load i16* %a_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:658  %a_load_4 = load i16* %a_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:659  %b_load_4 = load i16* %b_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:667  %a_load_7 = load i16* %a_addr_7, align 2

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:668  %b_load_7 = load i16* %b_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:677  %b_load_10 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:689  %b_load_14 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:708  %mul_ln98_20 = mul i16 %b_load_20, %a_load_20

]]></Node>
<StgValue><ssdm name="mul_ln98_20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:37  %add_ln96_6 = add i14 10, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_6"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:38  %zext_ln96_12 = zext i14 %add_ln96_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_12"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:39  %a_addr_10 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_12

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:49  %add_ln96_10 = add i14 14, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_10"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:50  %zext_ln96_16 = zext i14 %add_ln96_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_16"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:51  %a_addr_14 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_16

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:368  %add_ln96_112 = add i10 -348, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_112"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:369  %sext_ln96_2 = sext i10 %add_ln96_112 to i11

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:370  %zext_ln96_125 = zext i11 %sext_ln96_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_125"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:371  %b_addr_17 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_125

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:376  %add_ln96_114 = add i9 -148, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_114"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2:377  %sext_ln96_4 = sext i9 %add_ln96_114 to i11

]]></Node>
<StgValue><ssdm name="sext_ln96_4"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:378  %zext_ln96_127 = zext i11 %sext_ln96_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_127"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:379  %b_addr_19 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_127

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:648  %mul_ln98 = mul i16 %b_load, %a_load

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:651  %mul_ln98_1 = mul i16 %b_load_1, %a_load_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:658  %a_load_4 = load i16* %a_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:667  %a_load_7 = load i16* %a_addr_7, align 2

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:676  %a_load_10 = load i16* %a_addr_10, align 2

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:677  %b_load_10 = load i16* %b_addr_10, align 2

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:688  %a_load_14 = load i16* %a_addr_14, align 2

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:689  %b_load_14 = load i16* %b_addr_14, align 2

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:698  %b_load_17 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:704  %b_load_19 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:946  %add_ln98 = add i16 %mul_ln98_2, %mul_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:947  %add_ln98_1 = add i16 %mul_ln98, %add_ln98

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="220" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:58  %add_ln96_13 = add i14 17, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_13"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:59  %zext_ln96_19 = zext i14 %add_ln96_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_19"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:60  %a_addr_17 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_19

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:64  %add_ln96_15 = add i14 19, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_15"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:65  %zext_ln96_21 = zext i14 %add_ln96_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_21"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:66  %a_addr_19 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_21

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:386  %add_ln96_117 = add i12 -1896, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_117"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:387  %zext_ln96_130 = zext i12 %add_ln96_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_130"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:388  %b_addr_22 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_130

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:392  %add_ln96_119 = add i12 -1696, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_119"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:393  %zext_ln96_132 = zext i12 %add_ln96_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_132"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:394  %b_addr_24 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_132

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:657  %mul_ln98_3 = mul i16 %b_load_3, %a_load_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:660  %mul_ln98_4 = mul i16 %b_load_4, %a_load_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:676  %a_load_10 = load i16* %a_addr_10, align 2

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:688  %a_load_14 = load i16* %a_addr_14, align 2

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:697  %a_load_17 = load i16* %a_addr_17, align 2

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:698  %b_load_17 = load i16* %b_addr_17, align 2

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:703  %a_load_19 = load i16* %a_addr_19, align 2

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:704  %b_load_19 = load i16* %b_addr_19, align 2

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:713  %b_load_22 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:719  %b_load_24 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:948  %add_ln98_2 = add i16 %mul_ln98_5, %mul_ln98_4

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:949  %add_ln98_3 = add i16 %mul_ln98_3, %add_ln98_2

]]></Node>
<StgValue><ssdm name="add_ln98_3"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:950  %add_ln98_4 = add i16 %add_ln98_1, %add_ln98_3

]]></Node>
<StgValue><ssdm name="add_ln98_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="245" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:73  %add_ln96_18 = add i14 22, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_18"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:74  %zext_ln96_24 = zext i14 %add_ln96_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_24"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:75  %a_addr_22 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_24

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:79  %add_ln96_20 = add i14 24, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_20"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:80  %zext_ln96_26 = zext i14 %add_ln96_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_26"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:81  %a_addr_24 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_26

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:401  %add_ln96_122 = add i12 -1396, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_122"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:402  %zext_ln96_135 = zext i12 %add_ln96_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_135"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:403  %b_addr_27 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_135

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:410  %add_ln96_125 = add i12 -1096, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_125"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:411  %zext_ln96_138 = zext i12 %add_ln96_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_138"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:412  %b_addr_30 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_138

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:669  %mul_ln98_7 = mul i16 %b_load_7, %a_load_7

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:690  %mul_ln98_14 = mul i16 %b_load_14, %a_load_14

]]></Node>
<StgValue><ssdm name="mul_ln98_14"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:697  %a_load_17 = load i16* %a_addr_17, align 2

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:703  %a_load_19 = load i16* %a_addr_19, align 2

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:712  %a_load_22 = load i16* %a_addr_22, align 2

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:713  %b_load_22 = load i16* %b_addr_22, align 2

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:718  %a_load_24 = load i16* %a_addr_24, align 2

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:719  %b_load_24 = load i16* %b_addr_24, align 2

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:728  %b_load_27 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:737  %b_load_30 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:951  %add_ln98_5 = add i16 %mul_ln98_8, %mul_ln98_7

]]></Node>
<StgValue><ssdm name="add_ln98_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="268" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:88  %add_ln96_23 = add i14 27, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_23"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:89  %zext_ln96_29 = zext i14 %add_ln96_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_29"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:90  %a_addr_27 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_29

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:97  %add_ln96_26 = add i14 30, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_26"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:98  %zext_ln96_32 = zext i14 %add_ln96_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_32"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:99  %a_addr_30 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_32

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:419  %add_ln96_127 = add i11 -796, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_127"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:420  %sext_ln96_6 = sext i11 %add_ln96_127 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_6"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:421  %zext_ln96_140 = zext i12 %sext_ln96_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_140"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:422  %b_addr_33 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_140

]]></Node>
<StgValue><ssdm name="b_addr_33"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:431  %add_ln96_130 = add i10 -496, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_130"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:432  %sext_ln96_9 = sext i10 %add_ln96_130 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_9"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:433  %zext_ln96_143 = zext i12 %sext_ln96_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_143"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:434  %b_addr_36 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_143

]]></Node>
<StgValue><ssdm name="b_addr_36"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:678  %mul_ln98_10 = mul i16 %b_load_10, %a_load_10

]]></Node>
<StgValue><ssdm name="mul_ln98_10"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:699  %mul_ln98_17 = mul i16 %b_load_17, %a_load_17

]]></Node>
<StgValue><ssdm name="mul_ln98_17"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:712  %a_load_22 = load i16* %a_addr_22, align 2

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:718  %a_load_24 = load i16* %a_addr_24, align 2

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:727  %a_load_27 = load i16* %a_addr_27, align 2

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:728  %b_load_27 = load i16* %b_addr_27, align 2

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:736  %a_load_30 = load i16* %a_addr_30, align 2

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:737  %b_load_30 = load i16* %b_addr_30, align 2

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:746  %b_load_33 = load i16* %b_addr_33, align 2

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:755  %b_load_36 = load i16* %b_addr_36, align 2

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:953  %add_ln98_7 = add i16 %mul_ln98_11, %mul_ln98_10

]]></Node>
<StgValue><ssdm name="add_ln98_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:106  %add_ln96_29 = add i14 33, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_29"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:107  %zext_ln96_35 = zext i14 %add_ln96_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_35"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:108  %a_addr_33 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_35

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:115  %add_ln96_32 = add i14 36, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_32"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:116  %zext_ln96_38 = zext i14 %add_ln96_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_38"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:117  %a_addr_36 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_38

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="7">
<![CDATA[
hls_label_2:311  %zext_ln96_103 = zext i7 %select_ln96 to i13

]]></Node>
<StgValue><ssdm name="zext_ln96_103"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:443  %add_ln96_133 = add i9 -196, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_133"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="9">
<![CDATA[
hls_label_2:444  %sext_ln96_12 = sext i9 %add_ln96_133 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_12"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:445  %zext_ln96_146 = zext i12 %sext_ln96_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_146"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:446  %b_addr_39 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_146

]]></Node>
<StgValue><ssdm name="b_addr_39"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:453  %add_ln96_136 = add i13 -3992, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_136"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:454  %zext_ln96_149 = zext i13 %add_ln96_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_149"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:455  %b_addr_42 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_149

]]></Node>
<StgValue><ssdm name="b_addr_42"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:714  %mul_ln98_22 = mul i16 %b_load_22, %a_load_22

]]></Node>
<StgValue><ssdm name="mul_ln98_22"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:720  %mul_ln98_24 = mul i16 %b_load_24, %a_load_24

]]></Node>
<StgValue><ssdm name="mul_ln98_24"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:727  %a_load_27 = load i16* %a_addr_27, align 2

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:736  %a_load_30 = load i16* %a_addr_30, align 2

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:745  %a_load_33 = load i16* %a_addr_33, align 2

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:746  %b_load_33 = load i16* %b_addr_33, align 2

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:754  %a_load_36 = load i16* %a_addr_36, align 2

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:755  %b_load_36 = load i16* %b_addr_36, align 2

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:764  %b_load_39 = load i16* %b_addr_39, align 2

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:773  %b_load_42 = load i16* %b_addr_42, align 2

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="317" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:124  %add_ln96_35 = add i14 39, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_35"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:125  %zext_ln96_41 = zext i14 %add_ln96_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_41"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:126  %a_addr_39 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_41

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:133  %add_ln96_38 = add i14 42, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_38"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:134  %zext_ln96_44 = zext i14 %add_ln96_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_44"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:135  %a_addr_42 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_44

]]></Node>
<StgValue><ssdm name="a_addr_42"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:462  %add_ln96_139 = add i13 -3692, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_139"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:463  %zext_ln96_152 = zext i13 %add_ln96_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_152"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:464  %b_addr_45 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_152

]]></Node>
<StgValue><ssdm name="b_addr_45"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:468  %add_ln96_141 = add i13 -3492, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_141"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:469  %zext_ln96_154 = zext i13 %add_ln96_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_154"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:470  %b_addr_47 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_154

]]></Node>
<StgValue><ssdm name="b_addr_47"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:729  %mul_ln98_27 = mul i16 %b_load_27, %a_load_27

]]></Node>
<StgValue><ssdm name="mul_ln98_27"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:738  %mul_ln98_30 = mul i16 %b_load_30, %a_load_30

]]></Node>
<StgValue><ssdm name="mul_ln98_30"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:745  %a_load_33 = load i16* %a_addr_33, align 2

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:754  %a_load_36 = load i16* %a_addr_36, align 2

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:763  %a_load_39 = load i16* %a_addr_39, align 2

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:764  %b_load_39 = load i16* %b_addr_39, align 2

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:772  %a_load_42 = load i16* %a_addr_42, align 2

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:773  %b_load_42 = load i16* %b_addr_42, align 2

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:782  %b_load_45 = load i16* %b_addr_45, align 2

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:788  %b_load_47 = load i16* %b_addr_47, align 2

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="339" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:142  %add_ln96_41 = add i14 45, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_41"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:143  %zext_ln96_47 = zext i14 %add_ln96_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_47"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:144  %a_addr_45 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_47

]]></Node>
<StgValue><ssdm name="a_addr_45"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:148  %add_ln96_43 = add i14 47, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_43"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:149  %zext_ln96_49 = zext i14 %add_ln96_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_49"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:150  %a_addr_47 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_49

]]></Node>
<StgValue><ssdm name="a_addr_47"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:474  %add_ln96_143 = add i13 -3292, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_143"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:475  %zext_ln96_156 = zext i13 %add_ln96_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_156"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:476  %b_addr_49 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_156

]]></Node>
<StgValue><ssdm name="b_addr_49"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:483  %add_ln96_146 = add i13 -2992, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_146"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:484  %zext_ln96_159 = zext i13 %add_ln96_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_159"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:485  %b_addr_52 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_159

]]></Node>
<StgValue><ssdm name="b_addr_52"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:747  %mul_ln98_33 = mul i16 %b_load_33, %a_load_33

]]></Node>
<StgValue><ssdm name="mul_ln98_33"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:756  %mul_ln98_36 = mul i16 %b_load_36, %a_load_36

]]></Node>
<StgValue><ssdm name="mul_ln98_36"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:763  %a_load_39 = load i16* %a_addr_39, align 2

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:772  %a_load_42 = load i16* %a_addr_42, align 2

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:781  %a_load_45 = load i16* %a_addr_45, align 2

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:782  %b_load_45 = load i16* %b_addr_45, align 2

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:787  %a_load_47 = load i16* %a_addr_47, align 2

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:788  %b_load_47 = load i16* %b_addr_47, align 2

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:794  %b_load_49 = load i16* %b_addr_49, align 2

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:803  %b_load_52 = load i16* %b_addr_52, align 2

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="361" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:154  %add_ln96_45 = add i14 49, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_45"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:155  %zext_ln96_51 = zext i14 %add_ln96_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_51"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:156  %a_addr_49 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_51

]]></Node>
<StgValue><ssdm name="a_addr_49"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:163  %add_ln96_48 = add i14 52, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_48"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:164  %zext_ln96_54 = zext i14 %add_ln96_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_54"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:165  %a_addr_52 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_54

]]></Node>
<StgValue><ssdm name="a_addr_52"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:492  %add_ln96_149 = add i13 -2692, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_149"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:493  %zext_ln96_162 = zext i13 %add_ln96_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_162"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:494  %b_addr_55 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_162

]]></Node>
<StgValue><ssdm name="b_addr_55"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:501  %add_ln96_152 = add i13 -2392, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_152"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:502  %zext_ln96_165 = zext i13 %add_ln96_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_165"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:503  %b_addr_58 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_165

]]></Node>
<StgValue><ssdm name="b_addr_58"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:765  %mul_ln98_39 = mul i16 %b_load_39, %a_load_39

]]></Node>
<StgValue><ssdm name="mul_ln98_39"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:774  %mul_ln98_42 = mul i16 %b_load_42, %a_load_42

]]></Node>
<StgValue><ssdm name="mul_ln98_42"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:781  %a_load_45 = load i16* %a_addr_45, align 2

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:787  %a_load_47 = load i16* %a_addr_47, align 2

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:793  %a_load_49 = load i16* %a_addr_49, align 2

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:794  %b_load_49 = load i16* %b_addr_49, align 2

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:802  %a_load_52 = load i16* %a_addr_52, align 2

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:803  %b_load_52 = load i16* %b_addr_52, align 2

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:812  %b_load_55 = load i16* %b_addr_55, align 2

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:821  %b_load_58 = load i16* %b_addr_58, align 2

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="383" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:172  %add_ln96_51 = add i14 55, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_51"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:173  %zext_ln96_57 = zext i14 %add_ln96_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_57"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:174  %a_addr_55 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_57

]]></Node>
<StgValue><ssdm name="a_addr_55"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:181  %add_ln96_54 = add i14 58, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_54"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:182  %zext_ln96_60 = zext i14 %add_ln96_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_60"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:183  %a_addr_58 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_60

]]></Node>
<StgValue><ssdm name="a_addr_58"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:510  %add_ln96_155 = add i13 -2092, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_155"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:511  %zext_ln96_168 = zext i13 %add_ln96_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_168"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:512  %b_addr_61 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_168

]]></Node>
<StgValue><ssdm name="b_addr_61"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_2:521  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 50, i7 %select_ln96)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:522  %b_addr_64 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_addr_64"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:783  %mul_ln98_45 = mul i16 %b_load_45, %a_load_45

]]></Node>
<StgValue><ssdm name="mul_ln98_45"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:789  %mul_ln98_47 = mul i16 %b_load_47, %a_load_47

]]></Node>
<StgValue><ssdm name="mul_ln98_47"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:793  %a_load_49 = load i16* %a_addr_49, align 2

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:802  %a_load_52 = load i16* %a_addr_52, align 2

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:811  %a_load_55 = load i16* %a_addr_55, align 2

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:812  %b_load_55 = load i16* %b_addr_55, align 2

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:820  %a_load_58 = load i16* %a_addr_58, align 2

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:821  %b_load_58 = load i16* %b_addr_58, align 2

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:830  %b_load_61 = load i16* %b_addr_61, align 2

]]></Node>
<StgValue><ssdm name="b_load_61"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:839  %b_load_64 = load i16* %b_addr_64, align 2

]]></Node>
<StgValue><ssdm name="b_load_64"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="404" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:190  %add_ln96_57 = add i14 61, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_57"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:191  %zext_ln96_63 = zext i14 %add_ln96_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_63"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:192  %a_addr_61 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_63

]]></Node>
<StgValue><ssdm name="a_addr_61"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:199  %add_ln96_60 = add i14 64, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_60"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:200  %zext_ln96_66 = zext i14 %add_ln96_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_66"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:201  %a_addr_64 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_66

]]></Node>
<StgValue><ssdm name="a_addr_64"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:531  %add_ln96_160 = add i12 -1492, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_160"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:532  %sext_ln96_17 = sext i12 %add_ln96_160 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_17"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:533  %zext_ln96_173 = zext i13 %sext_ln96_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_173"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:534  %b_addr_67 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_173

]]></Node>
<StgValue><ssdm name="b_addr_67"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:543  %add_ln96_163 = add i12 -1192, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_163"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:544  %sext_ln96_20 = sext i12 %add_ln96_163 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_20"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:545  %zext_ln96_176 = zext i13 %sext_ln96_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_176"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:546  %b_addr_70 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_176

]]></Node>
<StgValue><ssdm name="b_addr_70"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:795  %mul_ln98_49 = mul i16 %b_load_49, %a_load_49

]]></Node>
<StgValue><ssdm name="mul_ln98_49"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:804  %mul_ln98_52 = mul i16 %b_load_52, %a_load_52

]]></Node>
<StgValue><ssdm name="mul_ln98_52"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:811  %a_load_55 = load i16* %a_addr_55, align 2

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:820  %a_load_58 = load i16* %a_addr_58, align 2

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:829  %a_load_61 = load i16* %a_addr_61, align 2

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:830  %b_load_61 = load i16* %b_addr_61, align 2

]]></Node>
<StgValue><ssdm name="b_load_61"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:838  %a_load_64 = load i16* %a_addr_64, align 2

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:839  %b_load_64 = load i16* %b_addr_64, align 2

]]></Node>
<StgValue><ssdm name="b_load_64"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:848  %b_load_67 = load i16* %b_addr_67, align 2

]]></Node>
<StgValue><ssdm name="b_load_67"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:857  %b_load_70 = load i16* %b_addr_70, align 2

]]></Node>
<StgValue><ssdm name="b_load_70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="428" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:208  %add_ln96_63 = add i14 67, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_63"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:209  %zext_ln96_69 = zext i14 %add_ln96_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_69"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:210  %a_addr_67 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_69

]]></Node>
<StgValue><ssdm name="a_addr_67"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:217  %add_ln96_66 = add i14 70, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_66"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:218  %zext_ln96_72 = zext i14 %add_ln96_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_72"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:219  %a_addr_70 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_72

]]></Node>
<StgValue><ssdm name="a_addr_70"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:551  %add_ln96_165 = add i11 -992, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_165"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="13" op_0_bw="11">
<![CDATA[
hls_label_2:552  %sext_ln96_22 = sext i11 %add_ln96_165 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_22"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:553  %zext_ln96_178 = zext i13 %sext_ln96_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_178"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:554  %b_addr_72 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_178

]]></Node>
<StgValue><ssdm name="b_addr_72"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:559  %add_ln96_167 = add i11 -792, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_167"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="13" op_0_bw="11">
<![CDATA[
hls_label_2:560  %sext_ln96_24 = sext i11 %add_ln96_167 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_24"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:561  %zext_ln96_180 = zext i13 %sext_ln96_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_180"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:562  %b_addr_74 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_180

]]></Node>
<StgValue><ssdm name="b_addr_74"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:813  %mul_ln98_55 = mul i16 %b_load_55, %a_load_55

]]></Node>
<StgValue><ssdm name="mul_ln98_55"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:822  %mul_ln98_58 = mul i16 %b_load_58, %a_load_58

]]></Node>
<StgValue><ssdm name="mul_ln98_58"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:829  %a_load_61 = load i16* %a_addr_61, align 2

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:838  %a_load_64 = load i16* %a_addr_64, align 2

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:847  %a_load_67 = load i16* %a_addr_67, align 2

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:848  %b_load_67 = load i16* %b_addr_67, align 2

]]></Node>
<StgValue><ssdm name="b_load_67"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:856  %a_load_70 = load i16* %a_addr_70, align 2

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:857  %b_load_70 = load i16* %b_addr_70, align 2

]]></Node>
<StgValue><ssdm name="b_load_70"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:863  %b_load_72 = load i16* %b_addr_72, align 2

]]></Node>
<StgValue><ssdm name="b_load_72"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:869  %b_load_74 = load i16* %b_addr_74, align 2

]]></Node>
<StgValue><ssdm name="b_load_74"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="452" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:223  %add_ln96_68 = add i14 72, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_68"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:224  %zext_ln96_74 = zext i14 %add_ln96_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_74"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:225  %a_addr_72 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_74

]]></Node>
<StgValue><ssdm name="a_addr_72"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:229  %add_ln96_70 = add i14 74, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_70"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:230  %zext_ln96_76 = zext i14 %add_ln96_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_76"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:231  %a_addr_74 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_76

]]></Node>
<StgValue><ssdm name="a_addr_74"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:571  %add_ln96_170 = add i10 -492, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_170"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="13" op_0_bw="10">
<![CDATA[
hls_label_2:572  %sext_ln96_27 = sext i10 %add_ln96_170 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_27"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:573  %zext_ln96_183 = zext i13 %sext_ln96_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_183"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:574  %b_addr_77 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_183

]]></Node>
<StgValue><ssdm name="b_addr_77"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:583  %add_ln96_173 = add i9 -192, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_173"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="9">
<![CDATA[
hls_label_2:584  %sext_ln96_30 = sext i9 %add_ln96_173 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_30"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:585  %zext_ln96_186 = zext i13 %sext_ln96_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_186"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:586  %b_addr_80 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_186

]]></Node>
<StgValue><ssdm name="b_addr_80"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:831  %mul_ln98_61 = mul i16 %b_load_61, %a_load_61

]]></Node>
<StgValue><ssdm name="mul_ln98_61"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:840  %mul_ln98_64 = mul i16 %b_load_64, %a_load_64

]]></Node>
<StgValue><ssdm name="mul_ln98_64"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:847  %a_load_67 = load i16* %a_addr_67, align 2

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:856  %a_load_70 = load i16* %a_addr_70, align 2

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:862  %a_load_72 = load i16* %a_addr_72, align 2

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:863  %b_load_72 = load i16* %b_addr_72, align 2

]]></Node>
<StgValue><ssdm name="b_load_72"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:868  %a_load_74 = load i16* %a_addr_74, align 2

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:869  %b_load_74 = load i16* %b_addr_74, align 2

]]></Node>
<StgValue><ssdm name="b_load_74"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:878  %b_load_77 = load i16* %b_addr_77, align 2

]]></Node>
<StgValue><ssdm name="b_load_77"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:887  %b_load_80 = load i16* %b_addr_80, align 2

]]></Node>
<StgValue><ssdm name="b_load_80"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="476" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:238  %add_ln96_73 = add i14 77, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_73"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:239  %zext_ln96_79 = zext i14 %add_ln96_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_79"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:240  %a_addr_77 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_79

]]></Node>
<StgValue><ssdm name="a_addr_77"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:247  %add_ln96_76 = add i14 80, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_76"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:248  %zext_ln96_82 = zext i14 %add_ln96_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_82"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:249  %a_addr_80 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_82

]]></Node>
<StgValue><ssdm name="a_addr_80"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="7">
<![CDATA[
hls_label_2:310  %zext_ln96_102 = zext i7 %select_ln96 to i14

]]></Node>
<StgValue><ssdm name="zext_ln96_102"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:593  %add_ln96_176 = add i14 -8084, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_176"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:594  %zext_ln96_189 = zext i14 %add_ln96_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_189"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:595  %b_addr_83 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_189

]]></Node>
<StgValue><ssdm name="b_addr_83"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:602  %add_ln96_179 = add i14 -7784, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_179"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:603  %zext_ln96_192 = zext i14 %add_ln96_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_192"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:604  %b_addr_86 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_192

]]></Node>
<StgValue><ssdm name="b_addr_86"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:849  %mul_ln98_67 = mul i16 %b_load_67, %a_load_67

]]></Node>
<StgValue><ssdm name="mul_ln98_67"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:858  %mul_ln98_70 = mul i16 %b_load_70, %a_load_70

]]></Node>
<StgValue><ssdm name="mul_ln98_70"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:862  %a_load_72 = load i16* %a_addr_72, align 2

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:868  %a_load_74 = load i16* %a_addr_74, align 2

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:877  %a_load_77 = load i16* %a_addr_77, align 2

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:878  %b_load_77 = load i16* %b_addr_77, align 2

]]></Node>
<StgValue><ssdm name="b_load_77"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:886  %a_load_80 = load i16* %a_addr_80, align 2

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:887  %b_load_80 = load i16* %b_addr_80, align 2

]]></Node>
<StgValue><ssdm name="b_load_80"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:896  %b_load_83 = load i16* %b_addr_83, align 2

]]></Node>
<StgValue><ssdm name="b_load_83"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:905  %b_load_86 = load i16* %b_addr_86, align 2

]]></Node>
<StgValue><ssdm name="b_load_86"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="499" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:256  %add_ln96_79 = add i14 83, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_79"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:257  %zext_ln96_85 = zext i14 %add_ln96_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_85"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:258  %a_addr_83 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_85

]]></Node>
<StgValue><ssdm name="a_addr_83"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:265  %add_ln96_82 = add i14 86, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_82"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:266  %zext_ln96_88 = zext i14 %add_ln96_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_88"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:267  %a_addr_86 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_88

]]></Node>
<StgValue><ssdm name="a_addr_86"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:611  %add_ln96_182 = add i14 -7484, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_182"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:612  %zext_ln96_195 = zext i14 %add_ln96_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_195"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:613  %b_addr_89 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_195

]]></Node>
<StgValue><ssdm name="b_addr_89"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:620  %add_ln96_185 = add i14 -7184, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_185"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:621  %zext_ln96_198 = zext i14 %add_ln96_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_198"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:622  %b_addr_92 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_198

]]></Node>
<StgValue><ssdm name="b_addr_92"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:864  %mul_ln98_72 = mul i16 %b_load_72, %a_load_72

]]></Node>
<StgValue><ssdm name="mul_ln98_72"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:870  %mul_ln98_74 = mul i16 %b_load_74, %a_load_74

]]></Node>
<StgValue><ssdm name="mul_ln98_74"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:877  %a_load_77 = load i16* %a_addr_77, align 2

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:886  %a_load_80 = load i16* %a_addr_80, align 2

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:895  %a_load_83 = load i16* %a_addr_83, align 2

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:896  %b_load_83 = load i16* %b_addr_83, align 2

]]></Node>
<StgValue><ssdm name="b_load_83"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:904  %a_load_86 = load i16* %a_addr_86, align 2

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:905  %b_load_86 = load i16* %b_addr_86, align 2

]]></Node>
<StgValue><ssdm name="b_load_86"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:914  %b_load_89 = load i16* %b_addr_89, align 2

]]></Node>
<StgValue><ssdm name="b_load_89"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:923  %b_load_92 = load i16* %b_addr_92, align 2

]]></Node>
<StgValue><ssdm name="b_load_92"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="521" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:274  %add_ln96_85 = add i14 89, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_85"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:275  %zext_ln96_91 = zext i14 %add_ln96_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_91"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:276  %a_addr_89 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_91

]]></Node>
<StgValue><ssdm name="a_addr_89"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:283  %add_ln96_88 = add i14 92, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_88"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:284  %zext_ln96_94 = zext i14 %add_ln96_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_94"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:285  %a_addr_92 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_94

]]></Node>
<StgValue><ssdm name="a_addr_92"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:629  %add_ln96_188 = add i14 -6884, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_188"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:630  %zext_ln96_201 = zext i14 %add_ln96_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_201"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:631  %b_addr_95 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_201

]]></Node>
<StgValue><ssdm name="b_addr_95"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:634  %add_ln96_189 = add i14 -6684, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_189"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:635  %zext_ln96_202 = zext i14 %add_ln96_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_202"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:636  %b_addr_97 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_202

]]></Node>
<StgValue><ssdm name="b_addr_97"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:879  %mul_ln98_77 = mul i16 %b_load_77, %a_load_77

]]></Node>
<StgValue><ssdm name="mul_ln98_77"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:888  %mul_ln98_80 = mul i16 %b_load_80, %a_load_80

]]></Node>
<StgValue><ssdm name="mul_ln98_80"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:895  %a_load_83 = load i16* %a_addr_83, align 2

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:904  %a_load_86 = load i16* %a_addr_86, align 2

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:913  %a_load_89 = load i16* %a_addr_89, align 2

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:914  %b_load_89 = load i16* %b_addr_89, align 2

]]></Node>
<StgValue><ssdm name="b_load_89"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:922  %a_load_92 = load i16* %a_addr_92, align 2

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:923  %b_load_92 = load i16* %b_addr_92, align 2

]]></Node>
<StgValue><ssdm name="b_load_92"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:932  %b_load_95 = load i16* %b_addr_95, align 2

]]></Node>
<StgValue><ssdm name="b_load_95"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:938  %b_load_97 = load i16* %b_addr_97, align 2

]]></Node>
<StgValue><ssdm name="b_load_97"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="543" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:292  %add_ln96_91 = add i14 95, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_91"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:293  %zext_ln96_97 = zext i14 %add_ln96_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_97"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:294  %a_addr_95 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_97

]]></Node>
<StgValue><ssdm name="a_addr_95"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:298  %add_ln96_93 = add i14 97, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_93"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:299  %zext_ln96_99 = zext i14 %add_ln96_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_99"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:300  %a_addr_97 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_99

]]></Node>
<StgValue><ssdm name="a_addr_97"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:333  %add_ln96_101 = add i10 -424, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_101"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:334  %zext_ln96_114 = zext i10 %add_ln96_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_114"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:335  %b_addr_6 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_114

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:640  %add_ln96_191 = add i14 -6484, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_191"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:641  %zext_ln96_204 = zext i14 %add_ln96_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_204"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:642  %b_addr_99 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_204

]]></Node>
<StgValue><ssdm name="b_addr_99"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:665  %b_load_6 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:897  %mul_ln98_83 = mul i16 %b_load_83, %a_load_83

]]></Node>
<StgValue><ssdm name="mul_ln98_83"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:906  %mul_ln98_86 = mul i16 %b_load_86, %a_load_86

]]></Node>
<StgValue><ssdm name="mul_ln98_86"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:913  %a_load_89 = load i16* %a_addr_89, align 2

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:922  %a_load_92 = load i16* %a_addr_92, align 2

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:931  %a_load_95 = load i16* %a_addr_95, align 2

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:932  %b_load_95 = load i16* %b_addr_95, align 2

]]></Node>
<StgValue><ssdm name="b_load_95"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:937  %a_load_97 = load i16* %a_addr_97, align 2

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:938  %b_load_97 = load i16* %b_addr_97, align 2

]]></Node>
<StgValue><ssdm name="b_load_97"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:944  %b_load_99 = load i16* %b_addr_99, align 2

]]></Node>
<StgValue><ssdm name="b_load_99"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="565" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:25  %add_ln96_2 = add i14 6, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:26  %zext_ln96_8 = zext i14 %add_ln96_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_8"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:27  %a_addr_6 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_8

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:304  %add_ln96_95 = add i14 99, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_95"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:305  %zext_ln96_101 = zext i14 %add_ln96_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_101"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:306  %a_addr_99 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_101

]]></Node>
<StgValue><ssdm name="a_addr_99"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:343  %add_ln96_104 = add i11 900, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_104"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:344  %zext_ln96_117 = zext i11 %add_ln96_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_117"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:345  %b_addr_9 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_117

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:352  %add_ln96_107 = add i11 -848, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_107"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:353  %zext_ln96_120 = zext i11 %add_ln96_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_120"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:354  %b_addr_12 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_120

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:664  %a_load_6 = load i16* %a_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:665  %b_load_6 = load i16* %b_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:674  %b_load_9 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:683  %b_load_12 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:915  %mul_ln98_89 = mul i16 %b_load_89, %a_load_89

]]></Node>
<StgValue><ssdm name="mul_ln98_89"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:924  %mul_ln98_92 = mul i16 %b_load_92, %a_load_92

]]></Node>
<StgValue><ssdm name="mul_ln98_92"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:931  %a_load_95 = load i16* %a_addr_95, align 2

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:937  %a_load_97 = load i16* %a_addr_97, align 2

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:943  %a_load_99 = load i16* %a_addr_99, align 2

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:944  %b_load_99 = load i16* %b_addr_99, align 2

]]></Node>
<StgValue><ssdm name="b_load_99"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="587" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:34  %add_ln96_5 = add i14 9, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_5"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:35  %zext_ln96_11 = zext i14 %add_ln96_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_11"/></StgValue>
</operation>

<operation id="589" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:36  %a_addr_9 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_11

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:43  %add_ln96_8 = add i14 12, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_8"/></StgValue>
</operation>

<operation id="591" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:44  %zext_ln96_14 = zext i14 %add_ln96_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_14"/></StgValue>
</operation>

<operation id="592" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:45  %a_addr_12 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_14

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="593" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:355  %add_ln96_108 = add i11 -748, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_108"/></StgValue>
</operation>

<operation id="594" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:356  %zext_ln96_121 = zext i11 %add_ln96_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_121"/></StgValue>
</operation>

<operation id="595" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:357  %b_addr_13 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_121

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="596" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:361  %add_ln96_110 = add i11 -548, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_110"/></StgValue>
</operation>

<operation id="597" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:362  %zext_ln96_123 = zext i11 %add_ln96_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_123"/></StgValue>
</operation>

<operation id="598" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:363  %b_addr_15 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_123

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="599" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:664  %a_load_6 = load i16* %a_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:673  %a_load_9 = load i16* %a_addr_9, align 2

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:674  %b_load_9 = load i16* %b_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:682  %a_load_12 = load i16* %a_addr_12, align 2

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:683  %b_load_12 = load i16* %b_addr_12, align 2

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:686  %b_load_13 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:692  %b_load_15 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:933  %mul_ln98_95 = mul i16 %b_load_95, %a_load_95

]]></Node>
<StgValue><ssdm name="mul_ln98_95"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:939  %mul_ln98_97 = mul i16 %b_load_97, %a_load_97

]]></Node>
<StgValue><ssdm name="mul_ln98_97"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:943  %a_load_99 = load i16* %a_addr_99, align 2

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="609" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:46  %add_ln96_9 = add i14 13, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_9"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:47  %zext_ln96_15 = zext i14 %add_ln96_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_15"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:48  %a_addr_13 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_15

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:52  %add_ln96_11 = add i14 15, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_11"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:53  %zext_ln96_17 = zext i14 %add_ln96_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_17"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:54  %a_addr_15 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_17

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:364  %add_ln96_111 = add i10 -448, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_111"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:365  %sext_ln96_1 = sext i10 %add_ln96_111 to i11

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:366  %zext_ln96_124 = zext i11 %sext_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_124"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:367  %b_addr_16 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_124

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:372  %add_ln96_113 = add i9 -248, %zext_ln96_104

]]></Node>
<StgValue><ssdm name="add_ln96_113"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2:373  %sext_ln96_3 = sext i9 %add_ln96_113 to i11

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:374  %zext_ln96_126 = zext i11 %sext_ln96_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_126"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:375  %b_addr_18 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_126

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:673  %a_load_9 = load i16* %a_addr_9, align 2

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="624" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:682  %a_load_12 = load i16* %a_addr_12, align 2

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="625" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:685  %a_load_13 = load i16* %a_addr_13, align 2

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="626" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:686  %b_load_13 = load i16* %b_addr_13, align 2

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="627" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:691  %a_load_15 = load i16* %a_addr_15, align 2

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:692  %b_load_15 = load i16* %b_addr_15, align 2

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:695  %b_load_16 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:701  %b_load_18 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:705  %mul_ln98_19 = mul i16 %b_load_19, %a_load_19

]]></Node>
<StgValue><ssdm name="mul_ln98_19"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:945  %mul_ln98_99 = mul i16 %b_load_99, %a_load_99

]]></Node>
<StgValue><ssdm name="mul_ln98_99"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:962  %add_ln98_16 = add i16 %mul_ln98_20, %mul_ln98_19

]]></Node>
<StgValue><ssdm name="add_ln98_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="634" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:55  %add_ln96_12 = add i14 16, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_12"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:56  %zext_ln96_18 = zext i14 %add_ln96_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_18"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:57  %a_addr_16 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_18

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:61  %add_ln96_14 = add i14 18, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_14"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:62  %zext_ln96_20 = zext i14 %add_ln96_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_20"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:63  %a_addr_18 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_20

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:383  %add_ln96_116 = add i12 -1996, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_116"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:384  %zext_ln96_129 = zext i12 %add_ln96_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_129"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:385  %b_addr_21 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_129

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:389  %add_ln96_118 = add i12 -1796, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_118"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:390  %zext_ln96_131 = zext i12 %add_ln96_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_131"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:391  %b_addr_23 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_131

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:666  %mul_ln98_6 = mul i16 %b_load_6, %a_load_6

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:675  %mul_ln98_9 = mul i16 %b_load_9, %a_load_9

]]></Node>
<StgValue><ssdm name="mul_ln98_9"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:685  %a_load_13 = load i16* %a_addr_13, align 2

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:691  %a_load_15 = load i16* %a_addr_15, align 2

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:694  %a_load_16 = load i16* %a_addr_16, align 2

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:695  %b_load_16 = load i16* %b_addr_16, align 2

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:700  %a_load_18 = load i16* %a_addr_18, align 2

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:701  %b_load_18 = load i16* %b_addr_18, align 2

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:710  %b_load_21 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:716  %b_load_23 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:952  %add_ln98_6 = add i16 %mul_ln98_6, %add_ln98_5

]]></Node>
<StgValue><ssdm name="add_ln98_6"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:954  %add_ln98_8 = add i16 %mul_ln98_9, %add_ln98_7

]]></Node>
<StgValue><ssdm name="add_ln98_8"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:955  %add_ln98_9 = add i16 %add_ln98_6, %add_ln98_8

]]></Node>
<StgValue><ssdm name="add_ln98_9"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:956  %add_ln98_10 = add i16 %add_ln98_4, %add_ln98_9

]]></Node>
<StgValue><ssdm name="add_ln98_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="660" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:70  %add_ln96_17 = add i14 21, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_17"/></StgValue>
</operation>

<operation id="661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:71  %zext_ln96_23 = zext i14 %add_ln96_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_23"/></StgValue>
</operation>

<operation id="662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:72  %a_addr_21 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_23

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="663" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:76  %add_ln96_19 = add i14 23, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_19"/></StgValue>
</operation>

<operation id="664" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:77  %zext_ln96_25 = zext i14 %add_ln96_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_25"/></StgValue>
</operation>

<operation id="665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:78  %a_addr_23 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_25

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="666" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:395  %add_ln96_120 = add i12 -1596, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_120"/></StgValue>
</operation>

<operation id="667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:396  %zext_ln96_133 = zext i12 %add_ln96_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_133"/></StgValue>
</operation>

<operation id="668" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:397  %b_addr_25 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_133

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="669" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:398  %add_ln96_121 = add i12 -1496, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_121"/></StgValue>
</operation>

<operation id="670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:399  %zext_ln96_134 = zext i12 %add_ln96_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_134"/></StgValue>
</operation>

<operation id="671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:400  %b_addr_26 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_134

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="672" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:684  %mul_ln98_12 = mul i16 %b_load_12, %a_load_12

]]></Node>
<StgValue><ssdm name="mul_ln98_12"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:687  %mul_ln98_13 = mul i16 %b_load_13, %a_load_13

]]></Node>
<StgValue><ssdm name="mul_ln98_13"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:694  %a_load_16 = load i16* %a_addr_16, align 2

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:700  %a_load_18 = load i16* %a_addr_18, align 2

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:709  %a_load_21 = load i16* %a_addr_21, align 2

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:710  %b_load_21 = load i16* %b_addr_21, align 2

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:715  %a_load_23 = load i16* %a_addr_23, align 2

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:716  %b_load_23 = load i16* %b_addr_23, align 2

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:722  %b_load_25 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:725  %b_load_26 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:957  %add_ln98_11 = add i16 %mul_ln98_14, %mul_ln98_13

]]></Node>
<StgValue><ssdm name="add_ln98_11"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:958  %add_ln98_12 = add i16 %mul_ln98_12, %add_ln98_11

]]></Node>
<StgValue><ssdm name="add_ln98_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="684" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:82  %add_ln96_21 = add i14 25, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_21"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:83  %zext_ln96_27 = zext i14 %add_ln96_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_27"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:84  %a_addr_25 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_27

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:85  %add_ln96_22 = add i14 26, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_22"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:86  %zext_ln96_28 = zext i14 %add_ln96_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_28"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:87  %a_addr_26 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_28

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:404  %add_ln96_123 = add i12 -1296, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_123"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:405  %zext_ln96_136 = zext i12 %add_ln96_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_136"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:406  %b_addr_28 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_136

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:407  %add_ln96_124 = add i12 -1196, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_124"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:408  %zext_ln96_137 = zext i12 %add_ln96_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_137"/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:409  %b_addr_29 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_137

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:693  %mul_ln98_15 = mul i16 %b_load_15, %a_load_15

]]></Node>
<StgValue><ssdm name="mul_ln98_15"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:696  %mul_ln98_16 = mul i16 %b_load_16, %a_load_16

]]></Node>
<StgValue><ssdm name="mul_ln98_16"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:709  %a_load_21 = load i16* %a_addr_21, align 2

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:715  %a_load_23 = load i16* %a_addr_23, align 2

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:721  %a_load_25 = load i16* %a_addr_25, align 2

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:722  %b_load_25 = load i16* %b_addr_25, align 2

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:724  %a_load_26 = load i16* %a_addr_26, align 2

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:725  %b_load_26 = load i16* %b_addr_26, align 2

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:731  %b_load_28 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:734  %b_load_29 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:959  %add_ln98_13 = add i16 %mul_ln98_17, %mul_ln98_16

]]></Node>
<StgValue><ssdm name="add_ln98_13"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:960  %add_ln98_14 = add i16 %mul_ln98_15, %add_ln98_13

]]></Node>
<StgValue><ssdm name="add_ln98_14"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:961  %add_ln98_15 = add i16 %add_ln98_12, %add_ln98_14

]]></Node>
<StgValue><ssdm name="add_ln98_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="709" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:91  %add_ln96_24 = add i14 28, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_24"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:92  %zext_ln96_30 = zext i14 %add_ln96_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_30"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:93  %a_addr_28 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_30

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:94  %add_ln96_25 = add i14 29, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_25"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:95  %zext_ln96_31 = zext i14 %add_ln96_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_31"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:96  %a_addr_29 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_31

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:413  %add_ln96_126 = add i11 -996, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_126"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:414  %sext_ln96_5 = sext i11 %add_ln96_126 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_5"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:415  %zext_ln96_139 = zext i12 %sext_ln96_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_139"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:416  %b_addr_31 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_139

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_2:417  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 25, i7 %select_ln96)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:418  %b_addr_32 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="b_addr_32"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:702  %mul_ln98_18 = mul i16 %b_load_18, %a_load_18

]]></Node>
<StgValue><ssdm name="mul_ln98_18"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:711  %mul_ln98_21 = mul i16 %b_load_21, %a_load_21

]]></Node>
<StgValue><ssdm name="mul_ln98_21"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:721  %a_load_25 = load i16* %a_addr_25, align 2

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:724  %a_load_26 = load i16* %a_addr_26, align 2

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:730  %a_load_28 = load i16* %a_addr_28, align 2

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:731  %b_load_28 = load i16* %b_addr_28, align 2

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:733  %a_load_29 = load i16* %a_addr_29, align 2

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:734  %b_load_29 = load i16* %b_addr_29, align 2

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:740  %b_load_31 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:743  %b_load_32 = load i16* %b_addr_32, align 2

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:963  %add_ln98_17 = add i16 %mul_ln98_18, %add_ln98_16

]]></Node>
<StgValue><ssdm name="add_ln98_17"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:964  %add_ln98_18 = add i16 %mul_ln98_22, %mul_ln98_21

]]></Node>
<StgValue><ssdm name="add_ln98_18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="733" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:100  %add_ln96_27 = add i14 31, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_27"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:101  %zext_ln96_33 = zext i14 %add_ln96_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_33"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:102  %a_addr_31 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_33

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:103  %add_ln96_28 = add i14 32, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_28"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:104  %zext_ln96_34 = zext i14 %add_ln96_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_34"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:105  %a_addr_32 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_34

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:423  %add_ln96_128 = add i11 -696, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_128"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:424  %sext_ln96_7 = sext i11 %add_ln96_128 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_7"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:425  %zext_ln96_141 = zext i12 %sext_ln96_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_141"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:426  %b_addr_34 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_141

]]></Node>
<StgValue><ssdm name="b_addr_34"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:427  %add_ln96_129 = add i11 -596, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_129"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:428  %sext_ln96_8 = sext i11 %add_ln96_129 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_8"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:429  %zext_ln96_142 = zext i12 %sext_ln96_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_142"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:430  %b_addr_35 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_142

]]></Node>
<StgValue><ssdm name="b_addr_35"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:717  %mul_ln98_23 = mul i16 %b_load_23, %a_load_23

]]></Node>
<StgValue><ssdm name="mul_ln98_23"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:726  %mul_ln98_26 = mul i16 %b_load_26, %a_load_26

]]></Node>
<StgValue><ssdm name="mul_ln98_26"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:730  %a_load_28 = load i16* %a_addr_28, align 2

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:733  %a_load_29 = load i16* %a_addr_29, align 2

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:739  %a_load_31 = load i16* %a_addr_31, align 2

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:740  %b_load_31 = load i16* %b_addr_31, align 2

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:742  %a_load_32 = load i16* %a_addr_32, align 2

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:743  %b_load_32 = load i16* %b_addr_32, align 2

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:749  %b_load_34 = load i16* %b_addr_34, align 2

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:752  %b_load_35 = load i16* %b_addr_35, align 2

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:965  %add_ln98_19 = add i16 %mul_ln98_24, %mul_ln98_23

]]></Node>
<StgValue><ssdm name="add_ln98_19"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:966  %add_ln98_20 = add i16 %add_ln98_18, %add_ln98_19

]]></Node>
<StgValue><ssdm name="add_ln98_20"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:967  %add_ln98_21 = add i16 %add_ln98_17, %add_ln98_20

]]></Node>
<StgValue><ssdm name="add_ln98_21"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:970  %add_ln98_24 = add i16 %mul_ln98_27, %mul_ln98_26

]]></Node>
<StgValue><ssdm name="add_ln98_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="761" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:109  %add_ln96_30 = add i14 34, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_30"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:110  %zext_ln96_36 = zext i14 %add_ln96_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_36"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:111  %a_addr_34 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_36

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:112  %add_ln96_31 = add i14 35, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_31"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:113  %zext_ln96_37 = zext i14 %add_ln96_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_37"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:114  %a_addr_35 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_37

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:435  %add_ln96_131 = add i10 -396, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_131"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:436  %sext_ln96_10 = sext i10 %add_ln96_131 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_10"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:437  %zext_ln96_144 = zext i12 %sext_ln96_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_144"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:438  %b_addr_37 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_144

]]></Node>
<StgValue><ssdm name="b_addr_37"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:439  %add_ln96_132 = add i10 -296, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_132"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:440  %sext_ln96_11 = sext i10 %add_ln96_132 to i12

]]></Node>
<StgValue><ssdm name="sext_ln96_11"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:441  %zext_ln96_145 = zext i12 %sext_ln96_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_145"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:442  %b_addr_38 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_145

]]></Node>
<StgValue><ssdm name="b_addr_38"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:723  %mul_ln98_25 = mul i16 %b_load_25, %a_load_25

]]></Node>
<StgValue><ssdm name="mul_ln98_25"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:735  %mul_ln98_29 = mul i16 %b_load_29, %a_load_29

]]></Node>
<StgValue><ssdm name="mul_ln98_29"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:739  %a_load_31 = load i16* %a_addr_31, align 2

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:742  %a_load_32 = load i16* %a_addr_32, align 2

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:748  %a_load_34 = load i16* %a_addr_34, align 2

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:749  %b_load_34 = load i16* %b_addr_34, align 2

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:751  %a_load_35 = load i16* %a_addr_35, align 2

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:752  %b_load_35 = load i16* %b_addr_35, align 2

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:758  %b_load_37 = load i16* %b_addr_37, align 2

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:761  %b_load_38 = load i16* %b_addr_38, align 2

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:968  %add_ln98_22 = add i16 %add_ln98_15, %add_ln98_21

]]></Node>
<StgValue><ssdm name="add_ln98_22"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:969  %add_ln98_23 = add i16 %add_ln98_10, %add_ln98_22

]]></Node>
<StgValue><ssdm name="add_ln98_23"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:971  %add_ln98_25 = add i16 %mul_ln98_25, %add_ln98_24

]]></Node>
<StgValue><ssdm name="add_ln98_25"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:972  %add_ln98_26 = add i16 %mul_ln98_30, %mul_ln98_29

]]></Node>
<StgValue><ssdm name="add_ln98_26"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="789" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:118  %add_ln96_33 = add i14 37, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_33"/></StgValue>
</operation>

<operation id="790" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:119  %zext_ln96_39 = zext i14 %add_ln96_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_39"/></StgValue>
</operation>

<operation id="791" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:120  %a_addr_37 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_39

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="792" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:121  %add_ln96_34 = add i14 38, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_34"/></StgValue>
</operation>

<operation id="793" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:122  %zext_ln96_40 = zext i14 %add_ln96_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_40"/></StgValue>
</operation>

<operation id="794" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:123  %a_addr_38 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_40

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="795" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:447  %add_ln96_134 = add i13 4000, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_134"/></StgValue>
</operation>

<operation id="796" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:448  %zext_ln96_147 = zext i13 %add_ln96_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_147"/></StgValue>
</operation>

<operation id="797" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:449  %b_addr_40 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_147

]]></Node>
<StgValue><ssdm name="b_addr_40"/></StgValue>
</operation>

<operation id="798" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:450  %add_ln96_135 = add i13 -4092, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_135"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:451  %zext_ln96_148 = zext i13 %add_ln96_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_148"/></StgValue>
</operation>

<operation id="800" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:452  %b_addr_41 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_148

]]></Node>
<StgValue><ssdm name="b_addr_41"/></StgValue>
</operation>

<operation id="801" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:732  %mul_ln98_28 = mul i16 %b_load_28, %a_load_28

]]></Node>
<StgValue><ssdm name="mul_ln98_28"/></StgValue>
</operation>

<operation id="802" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:744  %mul_ln98_32 = mul i16 %b_load_32, %a_load_32

]]></Node>
<StgValue><ssdm name="mul_ln98_32"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:748  %a_load_34 = load i16* %a_addr_34, align 2

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:751  %a_load_35 = load i16* %a_addr_35, align 2

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:757  %a_load_37 = load i16* %a_addr_37, align 2

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:758  %b_load_37 = load i16* %b_addr_37, align 2

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:760  %a_load_38 = load i16* %a_addr_38, align 2

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:761  %b_load_38 = load i16* %b_addr_38, align 2

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:767  %b_load_40 = load i16* %b_addr_40, align 2

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:770  %b_load_41 = load i16* %b_addr_41, align 2

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:973  %add_ln98_27 = add i16 %mul_ln98_28, %add_ln98_26

]]></Node>
<StgValue><ssdm name="add_ln98_27"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:974  %add_ln98_28 = add i16 %add_ln98_25, %add_ln98_27

]]></Node>
<StgValue><ssdm name="add_ln98_28"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:975  %add_ln98_29 = add i16 %mul_ln98_33, %mul_ln98_32

]]></Node>
<StgValue><ssdm name="add_ln98_29"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="814" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:127  %add_ln96_36 = add i14 40, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_36"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:128  %zext_ln96_42 = zext i14 %add_ln96_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_42"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:129  %a_addr_40 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_42

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:130  %add_ln96_37 = add i14 41, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_37"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:131  %zext_ln96_43 = zext i14 %add_ln96_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_43"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:132  %a_addr_41 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_43

]]></Node>
<StgValue><ssdm name="a_addr_41"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:456  %add_ln96_137 = add i13 -3892, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_137"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:457  %zext_ln96_150 = zext i13 %add_ln96_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_150"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:458  %b_addr_43 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_150

]]></Node>
<StgValue><ssdm name="b_addr_43"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:459  %add_ln96_138 = add i13 -3792, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_138"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:460  %zext_ln96_151 = zext i13 %add_ln96_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_151"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:461  %b_addr_44 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_151

]]></Node>
<StgValue><ssdm name="b_addr_44"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:741  %mul_ln98_31 = mul i16 %b_load_31, %a_load_31

]]></Node>
<StgValue><ssdm name="mul_ln98_31"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:753  %mul_ln98_35 = mul i16 %b_load_35, %a_load_35

]]></Node>
<StgValue><ssdm name="mul_ln98_35"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:757  %a_load_37 = load i16* %a_addr_37, align 2

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:760  %a_load_38 = load i16* %a_addr_38, align 2

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:766  %a_load_40 = load i16* %a_addr_40, align 2

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:767  %b_load_40 = load i16* %b_addr_40, align 2

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:769  %a_load_41 = load i16* %a_addr_41, align 2

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:770  %b_load_41 = load i16* %b_addr_41, align 2

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:776  %b_load_43 = load i16* %b_addr_43, align 2

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:779  %b_load_44 = load i16* %b_addr_44, align 2

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:976  %add_ln98_30 = add i16 %mul_ln98_31, %add_ln98_29

]]></Node>
<StgValue><ssdm name="add_ln98_30"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:977  %add_ln98_31 = add i16 %mul_ln98_36, %mul_ln98_35

]]></Node>
<StgValue><ssdm name="add_ln98_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="838" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:136  %add_ln96_39 = add i14 43, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_39"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:137  %zext_ln96_45 = zext i14 %add_ln96_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_45"/></StgValue>
</operation>

<operation id="840" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:138  %a_addr_43 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_45

]]></Node>
<StgValue><ssdm name="a_addr_43"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:139  %add_ln96_40 = add i14 44, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_40"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:140  %zext_ln96_46 = zext i14 %add_ln96_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_46"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:141  %a_addr_44 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_46

]]></Node>
<StgValue><ssdm name="a_addr_44"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:465  %add_ln96_140 = add i13 -3592, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_140"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:466  %zext_ln96_153 = zext i13 %add_ln96_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_153"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:467  %b_addr_46 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_153

]]></Node>
<StgValue><ssdm name="b_addr_46"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:471  %add_ln96_142 = add i13 -3392, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_142"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:472  %zext_ln96_155 = zext i13 %add_ln96_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_155"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:473  %b_addr_48 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_155

]]></Node>
<StgValue><ssdm name="b_addr_48"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:750  %mul_ln98_34 = mul i16 %b_load_34, %a_load_34

]]></Node>
<StgValue><ssdm name="mul_ln98_34"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:762  %mul_ln98_38 = mul i16 %b_load_38, %a_load_38

]]></Node>
<StgValue><ssdm name="mul_ln98_38"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:766  %a_load_40 = load i16* %a_addr_40, align 2

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:769  %a_load_41 = load i16* %a_addr_41, align 2

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:775  %a_load_43 = load i16* %a_addr_43, align 2

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:776  %b_load_43 = load i16* %b_addr_43, align 2

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:778  %a_load_44 = load i16* %a_addr_44, align 2

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:779  %b_load_44 = load i16* %b_addr_44, align 2

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:785  %b_load_46 = load i16* %b_addr_46, align 2

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:791  %b_load_48 = load i16* %b_addr_48, align 2

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:978  %add_ln98_32 = add i16 %mul_ln98_34, %add_ln98_31

]]></Node>
<StgValue><ssdm name="add_ln98_32"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:979  %add_ln98_33 = add i16 %add_ln98_30, %add_ln98_32

]]></Node>
<StgValue><ssdm name="add_ln98_33"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:980  %add_ln98_34 = add i16 %add_ln98_28, %add_ln98_33

]]></Node>
<StgValue><ssdm name="add_ln98_34"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:981  %add_ln98_35 = add i16 %mul_ln98_39, %mul_ln98_38

]]></Node>
<StgValue><ssdm name="add_ln98_35"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="864" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:145  %add_ln96_42 = add i14 46, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_42"/></StgValue>
</operation>

<operation id="865" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:146  %zext_ln96_48 = zext i14 %add_ln96_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_48"/></StgValue>
</operation>

<operation id="866" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:147  %a_addr_46 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_48

]]></Node>
<StgValue><ssdm name="a_addr_46"/></StgValue>
</operation>

<operation id="867" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:151  %add_ln96_44 = add i14 48, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_44"/></StgValue>
</operation>

<operation id="868" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:152  %zext_ln96_50 = zext i14 %add_ln96_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_50"/></StgValue>
</operation>

<operation id="869" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:153  %a_addr_48 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_50

]]></Node>
<StgValue><ssdm name="a_addr_48"/></StgValue>
</operation>

<operation id="870" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:477  %add_ln96_144 = add i13 -3192, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_144"/></StgValue>
</operation>

<operation id="871" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:478  %zext_ln96_157 = zext i13 %add_ln96_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_157"/></StgValue>
</operation>

<operation id="872" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:479  %b_addr_50 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_157

]]></Node>
<StgValue><ssdm name="b_addr_50"/></StgValue>
</operation>

<operation id="873" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:480  %add_ln96_145 = add i13 -3092, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_145"/></StgValue>
</operation>

<operation id="874" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:481  %zext_ln96_158 = zext i13 %add_ln96_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_158"/></StgValue>
</operation>

<operation id="875" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:482  %b_addr_51 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_158

]]></Node>
<StgValue><ssdm name="b_addr_51"/></StgValue>
</operation>

<operation id="876" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:759  %mul_ln98_37 = mul i16 %b_load_37, %a_load_37

]]></Node>
<StgValue><ssdm name="mul_ln98_37"/></StgValue>
</operation>

<operation id="877" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:771  %mul_ln98_41 = mul i16 %b_load_41, %a_load_41

]]></Node>
<StgValue><ssdm name="mul_ln98_41"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:775  %a_load_43 = load i16* %a_addr_43, align 2

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="879" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:778  %a_load_44 = load i16* %a_addr_44, align 2

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="880" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:784  %a_load_46 = load i16* %a_addr_46, align 2

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="881" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:785  %b_load_46 = load i16* %b_addr_46, align 2

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="882" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:790  %a_load_48 = load i16* %a_addr_48, align 2

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="883" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:791  %b_load_48 = load i16* %b_addr_48, align 2

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="884" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:797  %b_load_50 = load i16* %b_addr_50, align 2

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="885" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:800  %b_load_51 = load i16* %b_addr_51, align 2

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>

<operation id="886" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:982  %add_ln98_36 = add i16 %mul_ln98_37, %add_ln98_35

]]></Node>
<StgValue><ssdm name="add_ln98_36"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:983  %add_ln98_37 = add i16 %mul_ln98_42, %mul_ln98_41

]]></Node>
<StgValue><ssdm name="add_ln98_37"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="888" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:157  %add_ln96_46 = add i14 50, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_46"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:158  %zext_ln96_52 = zext i14 %add_ln96_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_52"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:159  %a_addr_50 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_52

]]></Node>
<StgValue><ssdm name="a_addr_50"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:160  %add_ln96_47 = add i14 51, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_47"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:161  %zext_ln96_53 = zext i14 %add_ln96_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_53"/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:162  %a_addr_51 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_53

]]></Node>
<StgValue><ssdm name="a_addr_51"/></StgValue>
</operation>

<operation id="894" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:486  %add_ln96_147 = add i13 -2892, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_147"/></StgValue>
</operation>

<operation id="895" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:487  %zext_ln96_160 = zext i13 %add_ln96_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_160"/></StgValue>
</operation>

<operation id="896" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:488  %b_addr_53 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_160

]]></Node>
<StgValue><ssdm name="b_addr_53"/></StgValue>
</operation>

<operation id="897" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:489  %add_ln96_148 = add i13 -2792, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_148"/></StgValue>
</operation>

<operation id="898" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:490  %zext_ln96_161 = zext i13 %add_ln96_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_161"/></StgValue>
</operation>

<operation id="899" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:491  %b_addr_54 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_161

]]></Node>
<StgValue><ssdm name="b_addr_54"/></StgValue>
</operation>

<operation id="900" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:768  %mul_ln98_40 = mul i16 %b_load_40, %a_load_40

]]></Node>
<StgValue><ssdm name="mul_ln98_40"/></StgValue>
</operation>

<operation id="901" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:780  %mul_ln98_44 = mul i16 %b_load_44, %a_load_44

]]></Node>
<StgValue><ssdm name="mul_ln98_44"/></StgValue>
</operation>

<operation id="902" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:784  %a_load_46 = load i16* %a_addr_46, align 2

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="903" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:790  %a_load_48 = load i16* %a_addr_48, align 2

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="904" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:796  %a_load_50 = load i16* %a_addr_50, align 2

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="905" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:797  %b_load_50 = load i16* %b_addr_50, align 2

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="906" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:799  %a_load_51 = load i16* %a_addr_51, align 2

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="907" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:800  %b_load_51 = load i16* %b_addr_51, align 2

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>

<operation id="908" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:806  %b_load_53 = load i16* %b_addr_53, align 2

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>

<operation id="909" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:809  %b_load_54 = load i16* %b_addr_54, align 2

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="910" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:984  %add_ln98_38 = add i16 %mul_ln98_40, %add_ln98_37

]]></Node>
<StgValue><ssdm name="add_ln98_38"/></StgValue>
</operation>

<operation id="911" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:985  %add_ln98_39 = add i16 %add_ln98_36, %add_ln98_38

]]></Node>
<StgValue><ssdm name="add_ln98_39"/></StgValue>
</operation>

<operation id="912" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:986  %add_ln98_40 = add i16 %mul_ln98_45, %mul_ln98_44

]]></Node>
<StgValue><ssdm name="add_ln98_40"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="913" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:166  %add_ln96_49 = add i14 53, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_49"/></StgValue>
</operation>

<operation id="914" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:167  %zext_ln96_55 = zext i14 %add_ln96_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_55"/></StgValue>
</operation>

<operation id="915" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:168  %a_addr_53 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_55

]]></Node>
<StgValue><ssdm name="a_addr_53"/></StgValue>
</operation>

<operation id="916" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:169  %add_ln96_50 = add i14 54, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_50"/></StgValue>
</operation>

<operation id="917" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:170  %zext_ln96_56 = zext i14 %add_ln96_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_56"/></StgValue>
</operation>

<operation id="918" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:171  %a_addr_54 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_56

]]></Node>
<StgValue><ssdm name="a_addr_54"/></StgValue>
</operation>

<operation id="919" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:495  %add_ln96_150 = add i13 -2592, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_150"/></StgValue>
</operation>

<operation id="920" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:496  %zext_ln96_163 = zext i13 %add_ln96_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_163"/></StgValue>
</operation>

<operation id="921" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:497  %b_addr_56 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_163

]]></Node>
<StgValue><ssdm name="b_addr_56"/></StgValue>
</operation>

<operation id="922" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:498  %add_ln96_151 = add i13 -2492, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_151"/></StgValue>
</operation>

<operation id="923" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:499  %zext_ln96_164 = zext i13 %add_ln96_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_164"/></StgValue>
</operation>

<operation id="924" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:500  %b_addr_57 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_164

]]></Node>
<StgValue><ssdm name="b_addr_57"/></StgValue>
</operation>

<operation id="925" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:777  %mul_ln98_43 = mul i16 %b_load_43, %a_load_43

]]></Node>
<StgValue><ssdm name="mul_ln98_43"/></StgValue>
</operation>

<operation id="926" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:786  %mul_ln98_46 = mul i16 %b_load_46, %a_load_46

]]></Node>
<StgValue><ssdm name="mul_ln98_46"/></StgValue>
</operation>

<operation id="927" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:796  %a_load_50 = load i16* %a_addr_50, align 2

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="928" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:799  %a_load_51 = load i16* %a_addr_51, align 2

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="929" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:805  %a_load_53 = load i16* %a_addr_53, align 2

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:806  %b_load_53 = load i16* %b_addr_53, align 2

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:808  %a_load_54 = load i16* %a_addr_54, align 2

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:809  %b_load_54 = load i16* %b_addr_54, align 2

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:815  %b_load_56 = load i16* %b_addr_56, align 2

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:818  %b_load_57 = load i16* %b_addr_57, align 2

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:987  %add_ln98_41 = add i16 %mul_ln98_43, %add_ln98_40

]]></Node>
<StgValue><ssdm name="add_ln98_41"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:988  %add_ln98_42 = add i16 %mul_ln98_47, %mul_ln98_46

]]></Node>
<StgValue><ssdm name="add_ln98_42"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="937" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:175  %add_ln96_52 = add i14 56, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_52"/></StgValue>
</operation>

<operation id="938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:176  %zext_ln96_58 = zext i14 %add_ln96_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_58"/></StgValue>
</operation>

<operation id="939" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:177  %a_addr_56 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_58

]]></Node>
<StgValue><ssdm name="a_addr_56"/></StgValue>
</operation>

<operation id="940" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:178  %add_ln96_53 = add i14 57, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_53"/></StgValue>
</operation>

<operation id="941" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:179  %zext_ln96_59 = zext i14 %add_ln96_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_59"/></StgValue>
</operation>

<operation id="942" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:180  %a_addr_57 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_59

]]></Node>
<StgValue><ssdm name="a_addr_57"/></StgValue>
</operation>

<operation id="943" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:504  %add_ln96_153 = add i13 -2292, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_153"/></StgValue>
</operation>

<operation id="944" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:505  %zext_ln96_166 = zext i13 %add_ln96_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_166"/></StgValue>
</operation>

<operation id="945" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:506  %b_addr_59 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_166

]]></Node>
<StgValue><ssdm name="b_addr_59"/></StgValue>
</operation>

<operation id="946" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:507  %add_ln96_154 = add i13 -2192, %zext_ln96_103

]]></Node>
<StgValue><ssdm name="add_ln96_154"/></StgValue>
</operation>

<operation id="947" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:508  %zext_ln96_167 = zext i13 %add_ln96_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_167"/></StgValue>
</operation>

<operation id="948" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:509  %b_addr_60 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_167

]]></Node>
<StgValue><ssdm name="b_addr_60"/></StgValue>
</operation>

<operation id="949" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:792  %mul_ln98_48 = mul i16 %b_load_48, %a_load_48

]]></Node>
<StgValue><ssdm name="mul_ln98_48"/></StgValue>
</operation>

<operation id="950" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:801  %mul_ln98_51 = mul i16 %b_load_51, %a_load_51

]]></Node>
<StgValue><ssdm name="mul_ln98_51"/></StgValue>
</operation>

<operation id="951" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:805  %a_load_53 = load i16* %a_addr_53, align 2

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="952" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:808  %a_load_54 = load i16* %a_addr_54, align 2

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="953" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:814  %a_load_56 = load i16* %a_addr_56, align 2

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="954" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:815  %b_load_56 = load i16* %b_addr_56, align 2

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="955" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:817  %a_load_57 = load i16* %a_addr_57, align 2

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="956" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:818  %b_load_57 = load i16* %b_addr_57, align 2

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>

<operation id="957" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:824  %b_load_59 = load i16* %b_addr_59, align 2

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>

<operation id="958" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:827  %b_load_60 = load i16* %b_addr_60, align 2

]]></Node>
<StgValue><ssdm name="b_load_60"/></StgValue>
</operation>

<operation id="959" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:989  %add_ln98_43 = add i16 %mul_ln98_49, %mul_ln98_48

]]></Node>
<StgValue><ssdm name="add_ln98_43"/></StgValue>
</operation>

<operation id="960" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:990  %add_ln98_44 = add i16 %add_ln98_42, %add_ln98_43

]]></Node>
<StgValue><ssdm name="add_ln98_44"/></StgValue>
</operation>

<operation id="961" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:995  %add_ln98_49 = add i16 %mul_ln98_52, %mul_ln98_51

]]></Node>
<StgValue><ssdm name="add_ln98_49"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="962" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:184  %add_ln96_55 = add i14 59, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_55"/></StgValue>
</operation>

<operation id="963" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:185  %zext_ln96_61 = zext i14 %add_ln96_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_61"/></StgValue>
</operation>

<operation id="964" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:186  %a_addr_59 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_61

]]></Node>
<StgValue><ssdm name="a_addr_59"/></StgValue>
</operation>

<operation id="965" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:187  %add_ln96_56 = add i14 60, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_56"/></StgValue>
</operation>

<operation id="966" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:188  %zext_ln96_62 = zext i14 %add_ln96_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_62"/></StgValue>
</operation>

<operation id="967" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:189  %a_addr_60 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_62

]]></Node>
<StgValue><ssdm name="a_addr_60"/></StgValue>
</operation>

<operation id="968" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:513  %add_ln96_156 = add i12 -1992, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_156"/></StgValue>
</operation>

<operation id="969" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:514  %sext_ln96_13 = sext i12 %add_ln96_156 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_13"/></StgValue>
</operation>

<operation id="970" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:515  %zext_ln96_169 = zext i13 %sext_ln96_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_169"/></StgValue>
</operation>

<operation id="971" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:516  %b_addr_62 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_169

]]></Node>
<StgValue><ssdm name="b_addr_62"/></StgValue>
</operation>

<operation id="972" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:517  %add_ln96_157 = add i12 -1892, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_157"/></StgValue>
</operation>

<operation id="973" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:518  %sext_ln96_14 = sext i12 %add_ln96_157 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_14"/></StgValue>
</operation>

<operation id="974" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:519  %zext_ln96_170 = zext i13 %sext_ln96_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_170"/></StgValue>
</operation>

<operation id="975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:520  %b_addr_63 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_170

]]></Node>
<StgValue><ssdm name="b_addr_63"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:798  %mul_ln98_50 = mul i16 %b_load_50, %a_load_50

]]></Node>
<StgValue><ssdm name="mul_ln98_50"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:810  %mul_ln98_54 = mul i16 %b_load_54, %a_load_54

]]></Node>
<StgValue><ssdm name="mul_ln98_54"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:814  %a_load_56 = load i16* %a_addr_56, align 2

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="979" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:817  %a_load_57 = load i16* %a_addr_57, align 2

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="980" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:823  %a_load_59 = load i16* %a_addr_59, align 2

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="981" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:824  %b_load_59 = load i16* %b_addr_59, align 2

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:826  %a_load_60 = load i16* %a_addr_60, align 2

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:827  %b_load_60 = load i16* %b_addr_60, align 2

]]></Node>
<StgValue><ssdm name="b_load_60"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:833  %b_load_62 = load i16* %b_addr_62, align 2

]]></Node>
<StgValue><ssdm name="b_load_62"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:836  %b_load_63 = load i16* %b_addr_63, align 2

]]></Node>
<StgValue><ssdm name="b_load_63"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:991  %add_ln98_45 = add i16 %add_ln98_41, %add_ln98_44

]]></Node>
<StgValue><ssdm name="add_ln98_45"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:992  %add_ln98_46 = add i16 %add_ln98_39, %add_ln98_45

]]></Node>
<StgValue><ssdm name="add_ln98_46"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:993  %add_ln98_47 = add i16 %add_ln98_34, %add_ln98_46

]]></Node>
<StgValue><ssdm name="add_ln98_47"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:994  %add_ln98_48 = add i16 %add_ln98_23, %add_ln98_47

]]></Node>
<StgValue><ssdm name="add_ln98_48"/></StgValue>
</operation>

<operation id="990" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:996  %add_ln98_50 = add i16 %mul_ln98_50, %add_ln98_49

]]></Node>
<StgValue><ssdm name="add_ln98_50"/></StgValue>
</operation>

<operation id="991" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:997  %add_ln98_51 = add i16 %mul_ln98_55, %mul_ln98_54

]]></Node>
<StgValue><ssdm name="add_ln98_51"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="992" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:193  %add_ln96_58 = add i14 62, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_58"/></StgValue>
</operation>

<operation id="993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:194  %zext_ln96_64 = zext i14 %add_ln96_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_64"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:195  %a_addr_62 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_64

]]></Node>
<StgValue><ssdm name="a_addr_62"/></StgValue>
</operation>

<operation id="995" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:196  %add_ln96_59 = add i14 63, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_59"/></StgValue>
</operation>

<operation id="996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:197  %zext_ln96_65 = zext i14 %add_ln96_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_65"/></StgValue>
</operation>

<operation id="997" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:198  %a_addr_63 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_65

]]></Node>
<StgValue><ssdm name="a_addr_63"/></StgValue>
</operation>

<operation id="998" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:523  %add_ln96_158 = add i12 -1692, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_158"/></StgValue>
</operation>

<operation id="999" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:524  %sext_ln96_15 = sext i12 %add_ln96_158 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_15"/></StgValue>
</operation>

<operation id="1000" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:525  %zext_ln96_171 = zext i13 %sext_ln96_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_171"/></StgValue>
</operation>

<operation id="1001" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:526  %b_addr_65 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_171

]]></Node>
<StgValue><ssdm name="b_addr_65"/></StgValue>
</operation>

<operation id="1002" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:527  %add_ln96_159 = add i12 -1592, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_159"/></StgValue>
</operation>

<operation id="1003" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:528  %sext_ln96_16 = sext i12 %add_ln96_159 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_16"/></StgValue>
</operation>

<operation id="1004" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:529  %zext_ln96_172 = zext i13 %sext_ln96_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_172"/></StgValue>
</operation>

<operation id="1005" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:530  %b_addr_66 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_172

]]></Node>
<StgValue><ssdm name="b_addr_66"/></StgValue>
</operation>

<operation id="1006" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:807  %mul_ln98_53 = mul i16 %b_load_53, %a_load_53

]]></Node>
<StgValue><ssdm name="mul_ln98_53"/></StgValue>
</operation>

<operation id="1007" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:819  %mul_ln98_57 = mul i16 %b_load_57, %a_load_57

]]></Node>
<StgValue><ssdm name="mul_ln98_57"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:823  %a_load_59 = load i16* %a_addr_59, align 2

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:826  %a_load_60 = load i16* %a_addr_60, align 2

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:832  %a_load_62 = load i16* %a_addr_62, align 2

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:833  %b_load_62 = load i16* %b_addr_62, align 2

]]></Node>
<StgValue><ssdm name="b_load_62"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:835  %a_load_63 = load i16* %a_addr_63, align 2

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:836  %b_load_63 = load i16* %b_addr_63, align 2

]]></Node>
<StgValue><ssdm name="b_load_63"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:842  %b_load_65 = load i16* %b_addr_65, align 2

]]></Node>
<StgValue><ssdm name="b_load_65"/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:845  %b_load_66 = load i16* %b_addr_66, align 2

]]></Node>
<StgValue><ssdm name="b_load_66"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:998  %add_ln98_52 = add i16 %mul_ln98_53, %add_ln98_51

]]></Node>
<StgValue><ssdm name="add_ln98_52"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:999  %add_ln98_53 = add i16 %add_ln98_50, %add_ln98_52

]]></Node>
<StgValue><ssdm name="add_ln98_53"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1000  %add_ln98_54 = add i16 %mul_ln98_58, %mul_ln98_57

]]></Node>
<StgValue><ssdm name="add_ln98_54"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1019" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:202  %add_ln96_61 = add i14 65, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_61"/></StgValue>
</operation>

<operation id="1020" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:203  %zext_ln96_67 = zext i14 %add_ln96_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_67"/></StgValue>
</operation>

<operation id="1021" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:204  %a_addr_65 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_67

]]></Node>
<StgValue><ssdm name="a_addr_65"/></StgValue>
</operation>

<operation id="1022" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:205  %add_ln96_62 = add i14 66, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_62"/></StgValue>
</operation>

<operation id="1023" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:206  %zext_ln96_68 = zext i14 %add_ln96_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_68"/></StgValue>
</operation>

<operation id="1024" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:207  %a_addr_66 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_68

]]></Node>
<StgValue><ssdm name="a_addr_66"/></StgValue>
</operation>

<operation id="1025" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:535  %add_ln96_161 = add i12 -1392, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_161"/></StgValue>
</operation>

<operation id="1026" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:536  %sext_ln96_18 = sext i12 %add_ln96_161 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_18"/></StgValue>
</operation>

<operation id="1027" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:537  %zext_ln96_174 = zext i13 %sext_ln96_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_174"/></StgValue>
</operation>

<operation id="1028" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:538  %b_addr_68 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_174

]]></Node>
<StgValue><ssdm name="b_addr_68"/></StgValue>
</operation>

<operation id="1029" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:539  %add_ln96_162 = add i12 -1292, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_162"/></StgValue>
</operation>

<operation id="1030" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:540  %sext_ln96_19 = sext i12 %add_ln96_162 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_19"/></StgValue>
</operation>

<operation id="1031" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:541  %zext_ln96_175 = zext i13 %sext_ln96_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_175"/></StgValue>
</operation>

<operation id="1032" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:542  %b_addr_69 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_175

]]></Node>
<StgValue><ssdm name="b_addr_69"/></StgValue>
</operation>

<operation id="1033" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:816  %mul_ln98_56 = mul i16 %b_load_56, %a_load_56

]]></Node>
<StgValue><ssdm name="mul_ln98_56"/></StgValue>
</operation>

<operation id="1034" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:828  %mul_ln98_60 = mul i16 %b_load_60, %a_load_60

]]></Node>
<StgValue><ssdm name="mul_ln98_60"/></StgValue>
</operation>

<operation id="1035" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:832  %a_load_62 = load i16* %a_addr_62, align 2

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="1036" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:835  %a_load_63 = load i16* %a_addr_63, align 2

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>

<operation id="1037" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:841  %a_load_65 = load i16* %a_addr_65, align 2

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:842  %b_load_65 = load i16* %b_addr_65, align 2

]]></Node>
<StgValue><ssdm name="b_load_65"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:844  %a_load_66 = load i16* %a_addr_66, align 2

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:845  %b_load_66 = load i16* %b_addr_66, align 2

]]></Node>
<StgValue><ssdm name="b_load_66"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:851  %b_load_68 = load i16* %b_addr_68, align 2

]]></Node>
<StgValue><ssdm name="b_load_68"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:854  %b_load_69 = load i16* %b_addr_69, align 2

]]></Node>
<StgValue><ssdm name="b_load_69"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1001  %add_ln98_55 = add i16 %mul_ln98_56, %add_ln98_54

]]></Node>
<StgValue><ssdm name="add_ln98_55"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1002  %add_ln98_56 = add i16 %mul_ln98_61, %mul_ln98_60

]]></Node>
<StgValue><ssdm name="add_ln98_56"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1045" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:211  %add_ln96_64 = add i14 68, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_64"/></StgValue>
</operation>

<operation id="1046" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:212  %zext_ln96_70 = zext i14 %add_ln96_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_70"/></StgValue>
</operation>

<operation id="1047" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:213  %a_addr_68 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_70

]]></Node>
<StgValue><ssdm name="a_addr_68"/></StgValue>
</operation>

<operation id="1048" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:214  %add_ln96_65 = add i14 69, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_65"/></StgValue>
</operation>

<operation id="1049" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:215  %zext_ln96_71 = zext i14 %add_ln96_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_71"/></StgValue>
</operation>

<operation id="1050" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:216  %a_addr_69 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_71

]]></Node>
<StgValue><ssdm name="a_addr_69"/></StgValue>
</operation>

<operation id="1051" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:547  %add_ln96_164 = add i12 -1092, %zext_ln96_107

]]></Node>
<StgValue><ssdm name="add_ln96_164"/></StgValue>
</operation>

<operation id="1052" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="12">
<![CDATA[
hls_label_2:548  %sext_ln96_21 = sext i12 %add_ln96_164 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_21"/></StgValue>
</operation>

<operation id="1053" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:549  %zext_ln96_177 = zext i13 %sext_ln96_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_177"/></StgValue>
</operation>

<operation id="1054" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:550  %b_addr_71 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_177

]]></Node>
<StgValue><ssdm name="b_addr_71"/></StgValue>
</operation>

<operation id="1055" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:555  %add_ln96_166 = add i11 -892, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_166"/></StgValue>
</operation>

<operation id="1056" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="11">
<![CDATA[
hls_label_2:556  %sext_ln96_23 = sext i11 %add_ln96_166 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_23"/></StgValue>
</operation>

<operation id="1057" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:557  %zext_ln96_179 = zext i13 %sext_ln96_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_179"/></StgValue>
</operation>

<operation id="1058" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:558  %b_addr_73 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_179

]]></Node>
<StgValue><ssdm name="b_addr_73"/></StgValue>
</operation>

<operation id="1059" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:825  %mul_ln98_59 = mul i16 %b_load_59, %a_load_59

]]></Node>
<StgValue><ssdm name="mul_ln98_59"/></StgValue>
</operation>

<operation id="1060" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:837  %mul_ln98_63 = mul i16 %b_load_63, %a_load_63

]]></Node>
<StgValue><ssdm name="mul_ln98_63"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:841  %a_load_65 = load i16* %a_addr_65, align 2

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:844  %a_load_66 = load i16* %a_addr_66, align 2

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:850  %a_load_68 = load i16* %a_addr_68, align 2

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:851  %b_load_68 = load i16* %b_addr_68, align 2

]]></Node>
<StgValue><ssdm name="b_load_68"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:853  %a_load_69 = load i16* %a_addr_69, align 2

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:854  %b_load_69 = load i16* %b_addr_69, align 2

]]></Node>
<StgValue><ssdm name="b_load_69"/></StgValue>
</operation>

<operation id="1067" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:860  %b_load_71 = load i16* %b_addr_71, align 2

]]></Node>
<StgValue><ssdm name="b_load_71"/></StgValue>
</operation>

<operation id="1068" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:866  %b_load_73 = load i16* %b_addr_73, align 2

]]></Node>
<StgValue><ssdm name="b_load_73"/></StgValue>
</operation>

<operation id="1069" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1003  %add_ln98_57 = add i16 %mul_ln98_59, %add_ln98_56

]]></Node>
<StgValue><ssdm name="add_ln98_57"/></StgValue>
</operation>

<operation id="1070" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1004  %add_ln98_58 = add i16 %add_ln98_55, %add_ln98_57

]]></Node>
<StgValue><ssdm name="add_ln98_58"/></StgValue>
</operation>

<operation id="1071" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1005  %add_ln98_59 = add i16 %add_ln98_53, %add_ln98_58

]]></Node>
<StgValue><ssdm name="add_ln98_59"/></StgValue>
</operation>

<operation id="1072" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1006  %add_ln98_60 = add i16 %mul_ln98_64, %mul_ln98_63

]]></Node>
<StgValue><ssdm name="add_ln98_60"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1073" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:220  %add_ln96_67 = add i14 71, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_67"/></StgValue>
</operation>

<operation id="1074" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:221  %zext_ln96_73 = zext i14 %add_ln96_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_73"/></StgValue>
</operation>

<operation id="1075" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:222  %a_addr_71 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_73

]]></Node>
<StgValue><ssdm name="a_addr_71"/></StgValue>
</operation>

<operation id="1076" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:226  %add_ln96_69 = add i14 73, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_69"/></StgValue>
</operation>

<operation id="1077" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:227  %zext_ln96_75 = zext i14 %add_ln96_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_75"/></StgValue>
</operation>

<operation id="1078" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:228  %a_addr_73 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_75

]]></Node>
<StgValue><ssdm name="a_addr_73"/></StgValue>
</operation>

<operation id="1079" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:563  %add_ln96_168 = add i11 -692, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_168"/></StgValue>
</operation>

<operation id="1080" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="11">
<![CDATA[
hls_label_2:564  %sext_ln96_25 = sext i11 %add_ln96_168 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_25"/></StgValue>
</operation>

<operation id="1081" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:565  %zext_ln96_181 = zext i13 %sext_ln96_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_181"/></StgValue>
</operation>

<operation id="1082" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:566  %b_addr_75 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_181

]]></Node>
<StgValue><ssdm name="b_addr_75"/></StgValue>
</operation>

<operation id="1083" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:567  %add_ln96_169 = add i11 -592, %zext_ln96_106

]]></Node>
<StgValue><ssdm name="add_ln96_169"/></StgValue>
</operation>

<operation id="1084" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="11">
<![CDATA[
hls_label_2:568  %sext_ln96_26 = sext i11 %add_ln96_169 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_26"/></StgValue>
</operation>

<operation id="1085" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:569  %zext_ln96_182 = zext i13 %sext_ln96_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_182"/></StgValue>
</operation>

<operation id="1086" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:570  %b_addr_76 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_182

]]></Node>
<StgValue><ssdm name="b_addr_76"/></StgValue>
</operation>

<operation id="1087" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:834  %mul_ln98_62 = mul i16 %b_load_62, %a_load_62

]]></Node>
<StgValue><ssdm name="mul_ln98_62"/></StgValue>
</operation>

<operation id="1088" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:846  %mul_ln98_66 = mul i16 %b_load_66, %a_load_66

]]></Node>
<StgValue><ssdm name="mul_ln98_66"/></StgValue>
</operation>

<operation id="1089" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:850  %a_load_68 = load i16* %a_addr_68, align 2

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="1090" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:853  %a_load_69 = load i16* %a_addr_69, align 2

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>

<operation id="1091" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:859  %a_load_71 = load i16* %a_addr_71, align 2

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>

<operation id="1092" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:860  %b_load_71 = load i16* %b_addr_71, align 2

]]></Node>
<StgValue><ssdm name="b_load_71"/></StgValue>
</operation>

<operation id="1093" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:865  %a_load_73 = load i16* %a_addr_73, align 2

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>

<operation id="1094" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:866  %b_load_73 = load i16* %b_addr_73, align 2

]]></Node>
<StgValue><ssdm name="b_load_73"/></StgValue>
</operation>

<operation id="1095" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:872  %b_load_75 = load i16* %b_addr_75, align 2

]]></Node>
<StgValue><ssdm name="b_load_75"/></StgValue>
</operation>

<operation id="1096" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:875  %b_load_76 = load i16* %b_addr_76, align 2

]]></Node>
<StgValue><ssdm name="b_load_76"/></StgValue>
</operation>

<operation id="1097" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1007  %add_ln98_61 = add i16 %mul_ln98_62, %add_ln98_60

]]></Node>
<StgValue><ssdm name="add_ln98_61"/></StgValue>
</operation>

<operation id="1098" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1008  %add_ln98_62 = add i16 %mul_ln98_67, %mul_ln98_66

]]></Node>
<StgValue><ssdm name="add_ln98_62"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1099" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:232  %add_ln96_71 = add i14 75, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_71"/></StgValue>
</operation>

<operation id="1100" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:233  %zext_ln96_77 = zext i14 %add_ln96_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_77"/></StgValue>
</operation>

<operation id="1101" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:234  %a_addr_75 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_77

]]></Node>
<StgValue><ssdm name="a_addr_75"/></StgValue>
</operation>

<operation id="1102" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:235  %add_ln96_72 = add i14 76, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_72"/></StgValue>
</operation>

<operation id="1103" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:236  %zext_ln96_78 = zext i14 %add_ln96_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_78"/></StgValue>
</operation>

<operation id="1104" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:237  %a_addr_76 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_78

]]></Node>
<StgValue><ssdm name="a_addr_76"/></StgValue>
</operation>

<operation id="1105" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:575  %add_ln96_171 = add i10 -392, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_171"/></StgValue>
</operation>

<operation id="1106" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="10">
<![CDATA[
hls_label_2:576  %sext_ln96_28 = sext i10 %add_ln96_171 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_28"/></StgValue>
</operation>

<operation id="1107" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:577  %zext_ln96_184 = zext i13 %sext_ln96_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_184"/></StgValue>
</operation>

<operation id="1108" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:578  %b_addr_78 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_184

]]></Node>
<StgValue><ssdm name="b_addr_78"/></StgValue>
</operation>

<operation id="1109" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:579  %add_ln96_172 = add i10 -292, %zext_ln96_105

]]></Node>
<StgValue><ssdm name="add_ln96_172"/></StgValue>
</operation>

<operation id="1110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="10">
<![CDATA[
hls_label_2:580  %sext_ln96_29 = sext i10 %add_ln96_172 to i13

]]></Node>
<StgValue><ssdm name="sext_ln96_29"/></StgValue>
</operation>

<operation id="1111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:581  %zext_ln96_185 = zext i13 %sext_ln96_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_185"/></StgValue>
</operation>

<operation id="1112" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:582  %b_addr_79 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_185

]]></Node>
<StgValue><ssdm name="b_addr_79"/></StgValue>
</operation>

<operation id="1113" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:843  %mul_ln98_65 = mul i16 %b_load_65, %a_load_65

]]></Node>
<StgValue><ssdm name="mul_ln98_65"/></StgValue>
</operation>

<operation id="1114" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:855  %mul_ln98_69 = mul i16 %b_load_69, %a_load_69

]]></Node>
<StgValue><ssdm name="mul_ln98_69"/></StgValue>
</operation>

<operation id="1115" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:859  %a_load_71 = load i16* %a_addr_71, align 2

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>

<operation id="1116" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:865  %a_load_73 = load i16* %a_addr_73, align 2

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>

<operation id="1117" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:871  %a_load_75 = load i16* %a_addr_75, align 2

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>

<operation id="1118" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:872  %b_load_75 = load i16* %b_addr_75, align 2

]]></Node>
<StgValue><ssdm name="b_load_75"/></StgValue>
</operation>

<operation id="1119" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:874  %a_load_76 = load i16* %a_addr_76, align 2

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>

<operation id="1120" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:875  %b_load_76 = load i16* %b_addr_76, align 2

]]></Node>
<StgValue><ssdm name="b_load_76"/></StgValue>
</operation>

<operation id="1121" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:881  %b_load_78 = load i16* %b_addr_78, align 2

]]></Node>
<StgValue><ssdm name="b_load_78"/></StgValue>
</operation>

<operation id="1122" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:884  %b_load_79 = load i16* %b_addr_79, align 2

]]></Node>
<StgValue><ssdm name="b_load_79"/></StgValue>
</operation>

<operation id="1123" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1009  %add_ln98_63 = add i16 %mul_ln98_65, %add_ln98_62

]]></Node>
<StgValue><ssdm name="add_ln98_63"/></StgValue>
</operation>

<operation id="1124" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1010  %add_ln98_64 = add i16 %add_ln98_61, %add_ln98_63

]]></Node>
<StgValue><ssdm name="add_ln98_64"/></StgValue>
</operation>

<operation id="1125" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1011  %add_ln98_65 = add i16 %mul_ln98_70, %mul_ln98_69

]]></Node>
<StgValue><ssdm name="add_ln98_65"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1126" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:241  %add_ln96_74 = add i14 78, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_74"/></StgValue>
</operation>

<operation id="1127" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:242  %zext_ln96_80 = zext i14 %add_ln96_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_80"/></StgValue>
</operation>

<operation id="1128" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:243  %a_addr_78 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_80

]]></Node>
<StgValue><ssdm name="a_addr_78"/></StgValue>
</operation>

<operation id="1129" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:244  %add_ln96_75 = add i14 79, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_75"/></StgValue>
</operation>

<operation id="1130" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:245  %zext_ln96_81 = zext i14 %add_ln96_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_81"/></StgValue>
</operation>

<operation id="1131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:246  %a_addr_79 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_81

]]></Node>
<StgValue><ssdm name="a_addr_79"/></StgValue>
</operation>

<operation id="1132" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:587  %add_ln96_174 = add i14 8100, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_174"/></StgValue>
</operation>

<operation id="1133" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:588  %zext_ln96_187 = zext i14 %add_ln96_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_187"/></StgValue>
</operation>

<operation id="1134" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:589  %b_addr_81 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_187

]]></Node>
<StgValue><ssdm name="b_addr_81"/></StgValue>
</operation>

<operation id="1135" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:590  %add_ln96_175 = add i14 -8184, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_175"/></StgValue>
</operation>

<operation id="1136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:591  %zext_ln96_188 = zext i14 %add_ln96_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_188"/></StgValue>
</operation>

<operation id="1137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:592  %b_addr_82 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_188

]]></Node>
<StgValue><ssdm name="b_addr_82"/></StgValue>
</operation>

<operation id="1138" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:852  %mul_ln98_68 = mul i16 %b_load_68, %a_load_68

]]></Node>
<StgValue><ssdm name="mul_ln98_68"/></StgValue>
</operation>

<operation id="1139" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:861  %mul_ln98_71 = mul i16 %b_load_71, %a_load_71

]]></Node>
<StgValue><ssdm name="mul_ln98_71"/></StgValue>
</operation>

<operation id="1140" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:871  %a_load_75 = load i16* %a_addr_75, align 2

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>

<operation id="1141" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:874  %a_load_76 = load i16* %a_addr_76, align 2

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>

<operation id="1142" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:880  %a_load_78 = load i16* %a_addr_78, align 2

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>

<operation id="1143" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:881  %b_load_78 = load i16* %b_addr_78, align 2

]]></Node>
<StgValue><ssdm name="b_load_78"/></StgValue>
</operation>

<operation id="1144" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:883  %a_load_79 = load i16* %a_addr_79, align 2

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>

<operation id="1145" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:884  %b_load_79 = load i16* %b_addr_79, align 2

]]></Node>
<StgValue><ssdm name="b_load_79"/></StgValue>
</operation>

<operation id="1146" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:890  %b_load_81 = load i16* %b_addr_81, align 2

]]></Node>
<StgValue><ssdm name="b_load_81"/></StgValue>
</operation>

<operation id="1147" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:893  %b_load_82 = load i16* %b_addr_82, align 2

]]></Node>
<StgValue><ssdm name="b_load_82"/></StgValue>
</operation>

<operation id="1148" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1012  %add_ln98_66 = add i16 %mul_ln98_68, %add_ln98_65

]]></Node>
<StgValue><ssdm name="add_ln98_66"/></StgValue>
</operation>

<operation id="1149" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1013  %add_ln98_67 = add i16 %mul_ln98_72, %mul_ln98_71

]]></Node>
<StgValue><ssdm name="add_ln98_67"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1150" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:250  %add_ln96_77 = add i14 81, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_77"/></StgValue>
</operation>

<operation id="1151" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:251  %zext_ln96_83 = zext i14 %add_ln96_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_83"/></StgValue>
</operation>

<operation id="1152" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:252  %a_addr_81 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_83

]]></Node>
<StgValue><ssdm name="a_addr_81"/></StgValue>
</operation>

<operation id="1153" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:253  %add_ln96_78 = add i14 82, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_78"/></StgValue>
</operation>

<operation id="1154" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:254  %zext_ln96_84 = zext i14 %add_ln96_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_84"/></StgValue>
</operation>

<operation id="1155" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:255  %a_addr_82 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_84

]]></Node>
<StgValue><ssdm name="a_addr_82"/></StgValue>
</operation>

<operation id="1156" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:596  %add_ln96_177 = add i14 -7984, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_177"/></StgValue>
</operation>

<operation id="1157" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:597  %zext_ln96_190 = zext i14 %add_ln96_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_190"/></StgValue>
</operation>

<operation id="1158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:598  %b_addr_84 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_190

]]></Node>
<StgValue><ssdm name="b_addr_84"/></StgValue>
</operation>

<operation id="1159" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:599  %add_ln96_178 = add i14 -7884, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_178"/></StgValue>
</operation>

<operation id="1160" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:600  %zext_ln96_191 = zext i14 %add_ln96_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_191"/></StgValue>
</operation>

<operation id="1161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:601  %b_addr_85 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_191

]]></Node>
<StgValue><ssdm name="b_addr_85"/></StgValue>
</operation>

<operation id="1162" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:867  %mul_ln98_73 = mul i16 %b_load_73, %a_load_73

]]></Node>
<StgValue><ssdm name="mul_ln98_73"/></StgValue>
</operation>

<operation id="1163" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:876  %mul_ln98_76 = mul i16 %b_load_76, %a_load_76

]]></Node>
<StgValue><ssdm name="mul_ln98_76"/></StgValue>
</operation>

<operation id="1164" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:880  %a_load_78 = load i16* %a_addr_78, align 2

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>

<operation id="1165" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:883  %a_load_79 = load i16* %a_addr_79, align 2

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>

<operation id="1166" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:889  %a_load_81 = load i16* %a_addr_81, align 2

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>

<operation id="1167" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:890  %b_load_81 = load i16* %b_addr_81, align 2

]]></Node>
<StgValue><ssdm name="b_load_81"/></StgValue>
</operation>

<operation id="1168" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:892  %a_load_82 = load i16* %a_addr_82, align 2

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>

<operation id="1169" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:893  %b_load_82 = load i16* %b_addr_82, align 2

]]></Node>
<StgValue><ssdm name="b_load_82"/></StgValue>
</operation>

<operation id="1170" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:899  %b_load_84 = load i16* %b_addr_84, align 2

]]></Node>
<StgValue><ssdm name="b_load_84"/></StgValue>
</operation>

<operation id="1171" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:902  %b_load_85 = load i16* %b_addr_85, align 2

]]></Node>
<StgValue><ssdm name="b_load_85"/></StgValue>
</operation>

<operation id="1172" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1014  %add_ln98_68 = add i16 %mul_ln98_74, %mul_ln98_73

]]></Node>
<StgValue><ssdm name="add_ln98_68"/></StgValue>
</operation>

<operation id="1173" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1015  %add_ln98_69 = add i16 %add_ln98_67, %add_ln98_68

]]></Node>
<StgValue><ssdm name="add_ln98_69"/></StgValue>
</operation>

<operation id="1174" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1016  %add_ln98_70 = add i16 %add_ln98_66, %add_ln98_69

]]></Node>
<StgValue><ssdm name="add_ln98_70"/></StgValue>
</operation>

<operation id="1175" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1019  %add_ln98_73 = add i16 %mul_ln98_77, %mul_ln98_76

]]></Node>
<StgValue><ssdm name="add_ln98_73"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1176" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:259  %add_ln96_80 = add i14 84, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_80"/></StgValue>
</operation>

<operation id="1177" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:260  %zext_ln96_86 = zext i14 %add_ln96_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_86"/></StgValue>
</operation>

<operation id="1178" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:261  %a_addr_84 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_86

]]></Node>
<StgValue><ssdm name="a_addr_84"/></StgValue>
</operation>

<operation id="1179" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:262  %add_ln96_81 = add i14 85, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_81"/></StgValue>
</operation>

<operation id="1180" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:263  %zext_ln96_87 = zext i14 %add_ln96_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_87"/></StgValue>
</operation>

<operation id="1181" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:264  %a_addr_85 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_87

]]></Node>
<StgValue><ssdm name="a_addr_85"/></StgValue>
</operation>

<operation id="1182" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:605  %add_ln96_180 = add i14 -7684, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_180"/></StgValue>
</operation>

<operation id="1183" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:606  %zext_ln96_193 = zext i14 %add_ln96_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_193"/></StgValue>
</operation>

<operation id="1184" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:607  %b_addr_87 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_193

]]></Node>
<StgValue><ssdm name="b_addr_87"/></StgValue>
</operation>

<operation id="1185" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:608  %add_ln96_181 = add i14 -7584, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_181"/></StgValue>
</operation>

<operation id="1186" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:609  %zext_ln96_194 = zext i14 %add_ln96_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_194"/></StgValue>
</operation>

<operation id="1187" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:610  %b_addr_88 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_194

]]></Node>
<StgValue><ssdm name="b_addr_88"/></StgValue>
</operation>

<operation id="1188" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:873  %mul_ln98_75 = mul i16 %b_load_75, %a_load_75

]]></Node>
<StgValue><ssdm name="mul_ln98_75"/></StgValue>
</operation>

<operation id="1189" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:885  %mul_ln98_79 = mul i16 %b_load_79, %a_load_79

]]></Node>
<StgValue><ssdm name="mul_ln98_79"/></StgValue>
</operation>

<operation id="1190" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:889  %a_load_81 = load i16* %a_addr_81, align 2

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>

<operation id="1191" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:892  %a_load_82 = load i16* %a_addr_82, align 2

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>

<operation id="1192" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:898  %a_load_84 = load i16* %a_addr_84, align 2

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>

<operation id="1193" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:899  %b_load_84 = load i16* %b_addr_84, align 2

]]></Node>
<StgValue><ssdm name="b_load_84"/></StgValue>
</operation>

<operation id="1194" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:901  %a_load_85 = load i16* %a_addr_85, align 2

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>

<operation id="1195" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:902  %b_load_85 = load i16* %b_addr_85, align 2

]]></Node>
<StgValue><ssdm name="b_load_85"/></StgValue>
</operation>

<operation id="1196" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:908  %b_load_87 = load i16* %b_addr_87, align 2

]]></Node>
<StgValue><ssdm name="b_load_87"/></StgValue>
</operation>

<operation id="1197" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:911  %b_load_88 = load i16* %b_addr_88, align 2

]]></Node>
<StgValue><ssdm name="b_load_88"/></StgValue>
</operation>

<operation id="1198" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1017  %add_ln98_71 = add i16 %add_ln98_64, %add_ln98_70

]]></Node>
<StgValue><ssdm name="add_ln98_71"/></StgValue>
</operation>

<operation id="1199" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1018  %add_ln98_72 = add i16 %add_ln98_59, %add_ln98_71

]]></Node>
<StgValue><ssdm name="add_ln98_72"/></StgValue>
</operation>

<operation id="1200" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1020  %add_ln98_74 = add i16 %mul_ln98_75, %add_ln98_73

]]></Node>
<StgValue><ssdm name="add_ln98_74"/></StgValue>
</operation>

<operation id="1201" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1021  %add_ln98_75 = add i16 %mul_ln98_80, %mul_ln98_79

]]></Node>
<StgValue><ssdm name="add_ln98_75"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1202" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:268  %add_ln96_83 = add i14 87, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_83"/></StgValue>
</operation>

<operation id="1203" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:269  %zext_ln96_89 = zext i14 %add_ln96_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_89"/></StgValue>
</operation>

<operation id="1204" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:270  %a_addr_87 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_89

]]></Node>
<StgValue><ssdm name="a_addr_87"/></StgValue>
</operation>

<operation id="1205" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:271  %add_ln96_84 = add i14 88, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_84"/></StgValue>
</operation>

<operation id="1206" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:272  %zext_ln96_90 = zext i14 %add_ln96_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_90"/></StgValue>
</operation>

<operation id="1207" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:273  %a_addr_88 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_90

]]></Node>
<StgValue><ssdm name="a_addr_88"/></StgValue>
</operation>

<operation id="1208" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:614  %add_ln96_183 = add i14 -7384, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_183"/></StgValue>
</operation>

<operation id="1209" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:615  %zext_ln96_196 = zext i14 %add_ln96_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_196"/></StgValue>
</operation>

<operation id="1210" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:616  %b_addr_90 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_196

]]></Node>
<StgValue><ssdm name="b_addr_90"/></StgValue>
</operation>

<operation id="1211" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:617  %add_ln96_184 = add i14 -7284, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_184"/></StgValue>
</operation>

<operation id="1212" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:618  %zext_ln96_197 = zext i14 %add_ln96_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_197"/></StgValue>
</operation>

<operation id="1213" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:619  %b_addr_91 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_197

]]></Node>
<StgValue><ssdm name="b_addr_91"/></StgValue>
</operation>

<operation id="1214" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:882  %mul_ln98_78 = mul i16 %b_load_78, %a_load_78

]]></Node>
<StgValue><ssdm name="mul_ln98_78"/></StgValue>
</operation>

<operation id="1215" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:894  %mul_ln98_82 = mul i16 %b_load_82, %a_load_82

]]></Node>
<StgValue><ssdm name="mul_ln98_82"/></StgValue>
</operation>

<operation id="1216" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:898  %a_load_84 = load i16* %a_addr_84, align 2

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>

<operation id="1217" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:901  %a_load_85 = load i16* %a_addr_85, align 2

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>

<operation id="1218" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:907  %a_load_87 = load i16* %a_addr_87, align 2

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>

<operation id="1219" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:908  %b_load_87 = load i16* %b_addr_87, align 2

]]></Node>
<StgValue><ssdm name="b_load_87"/></StgValue>
</operation>

<operation id="1220" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:910  %a_load_88 = load i16* %a_addr_88, align 2

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>

<operation id="1221" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:911  %b_load_88 = load i16* %b_addr_88, align 2

]]></Node>
<StgValue><ssdm name="b_load_88"/></StgValue>
</operation>

<operation id="1222" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:917  %b_load_90 = load i16* %b_addr_90, align 2

]]></Node>
<StgValue><ssdm name="b_load_90"/></StgValue>
</operation>

<operation id="1223" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:920  %b_load_91 = load i16* %b_addr_91, align 2

]]></Node>
<StgValue><ssdm name="b_load_91"/></StgValue>
</operation>

<operation id="1224" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1022  %add_ln98_76 = add i16 %mul_ln98_78, %add_ln98_75

]]></Node>
<StgValue><ssdm name="add_ln98_76"/></StgValue>
</operation>

<operation id="1225" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1023  %add_ln98_77 = add i16 %add_ln98_74, %add_ln98_76

]]></Node>
<StgValue><ssdm name="add_ln98_77"/></StgValue>
</operation>

<operation id="1226" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1024  %add_ln98_78 = add i16 %mul_ln98_83, %mul_ln98_82

]]></Node>
<StgValue><ssdm name="add_ln98_78"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1227" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:277  %add_ln96_86 = add i14 90, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_86"/></StgValue>
</operation>

<operation id="1228" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:278  %zext_ln96_92 = zext i14 %add_ln96_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_92"/></StgValue>
</operation>

<operation id="1229" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:279  %a_addr_90 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_92

]]></Node>
<StgValue><ssdm name="a_addr_90"/></StgValue>
</operation>

<operation id="1230" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:280  %add_ln96_87 = add i14 91, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_87"/></StgValue>
</operation>

<operation id="1231" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:281  %zext_ln96_93 = zext i14 %add_ln96_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_93"/></StgValue>
</operation>

<operation id="1232" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:282  %a_addr_91 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_93

]]></Node>
<StgValue><ssdm name="a_addr_91"/></StgValue>
</operation>

<operation id="1233" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:623  %add_ln96_186 = add i14 -7084, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_186"/></StgValue>
</operation>

<operation id="1234" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:624  %zext_ln96_199 = zext i14 %add_ln96_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_199"/></StgValue>
</operation>

<operation id="1235" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:625  %b_addr_93 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_199

]]></Node>
<StgValue><ssdm name="b_addr_93"/></StgValue>
</operation>

<operation id="1236" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:626  %add_ln96_187 = add i14 -6984, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_187"/></StgValue>
</operation>

<operation id="1237" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:627  %zext_ln96_200 = zext i14 %add_ln96_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_200"/></StgValue>
</operation>

<operation id="1238" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:628  %b_addr_94 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_200

]]></Node>
<StgValue><ssdm name="b_addr_94"/></StgValue>
</operation>

<operation id="1239" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:891  %mul_ln98_81 = mul i16 %b_load_81, %a_load_81

]]></Node>
<StgValue><ssdm name="mul_ln98_81"/></StgValue>
</operation>

<operation id="1240" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:903  %mul_ln98_85 = mul i16 %b_load_85, %a_load_85

]]></Node>
<StgValue><ssdm name="mul_ln98_85"/></StgValue>
</operation>

<operation id="1241" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:907  %a_load_87 = load i16* %a_addr_87, align 2

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>

<operation id="1242" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:910  %a_load_88 = load i16* %a_addr_88, align 2

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>

<operation id="1243" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:916  %a_load_90 = load i16* %a_addr_90, align 2

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>

<operation id="1244" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:917  %b_load_90 = load i16* %b_addr_90, align 2

]]></Node>
<StgValue><ssdm name="b_load_90"/></StgValue>
</operation>

<operation id="1245" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:919  %a_load_91 = load i16* %a_addr_91, align 2

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>

<operation id="1246" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:920  %b_load_91 = load i16* %b_addr_91, align 2

]]></Node>
<StgValue><ssdm name="b_load_91"/></StgValue>
</operation>

<operation id="1247" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:926  %b_load_93 = load i16* %b_addr_93, align 2

]]></Node>
<StgValue><ssdm name="b_load_93"/></StgValue>
</operation>

<operation id="1248" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:929  %b_load_94 = load i16* %b_addr_94, align 2

]]></Node>
<StgValue><ssdm name="b_load_94"/></StgValue>
</operation>

<operation id="1249" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1025  %add_ln98_79 = add i16 %mul_ln98_81, %add_ln98_78

]]></Node>
<StgValue><ssdm name="add_ln98_79"/></StgValue>
</operation>

<operation id="1250" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1026  %add_ln98_80 = add i16 %mul_ln98_86, %mul_ln98_85

]]></Node>
<StgValue><ssdm name="add_ln98_80"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1251" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:286  %add_ln96_89 = add i14 93, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_89"/></StgValue>
</operation>

<operation id="1252" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:287  %zext_ln96_95 = zext i14 %add_ln96_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_95"/></StgValue>
</operation>

<operation id="1253" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:288  %a_addr_93 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_95

]]></Node>
<StgValue><ssdm name="a_addr_93"/></StgValue>
</operation>

<operation id="1254" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:289  %add_ln96_90 = add i14 94, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_90"/></StgValue>
</operation>

<operation id="1255" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:290  %zext_ln96_96 = zext i14 %add_ln96_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_96"/></StgValue>
</operation>

<operation id="1256" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:291  %a_addr_94 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_96

]]></Node>
<StgValue><ssdm name="a_addr_94"/></StgValue>
</operation>

<operation id="1257" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_2:632  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 75, i7 %select_ln96)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1258" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:633  %b_addr_96 = getelementptr [10000 x i16]* %b, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="b_addr_96"/></StgValue>
</operation>

<operation id="1259" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:637  %add_ln96_190 = add i14 -6584, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln96_190"/></StgValue>
</operation>

<operation id="1260" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:638  %zext_ln96_203 = zext i14 %add_ln96_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_203"/></StgValue>
</operation>

<operation id="1261" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:639  %b_addr_98 = getelementptr [10000 x i16]* %b, i64 0, i64 %zext_ln96_203

]]></Node>
<StgValue><ssdm name="b_addr_98"/></StgValue>
</operation>

<operation id="1262" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:900  %mul_ln98_84 = mul i16 %b_load_84, %a_load_84

]]></Node>
<StgValue><ssdm name="mul_ln98_84"/></StgValue>
</operation>

<operation id="1263" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:912  %mul_ln98_88 = mul i16 %b_load_88, %a_load_88

]]></Node>
<StgValue><ssdm name="mul_ln98_88"/></StgValue>
</operation>

<operation id="1264" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:916  %a_load_90 = load i16* %a_addr_90, align 2

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>

<operation id="1265" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:919  %a_load_91 = load i16* %a_addr_91, align 2

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>

<operation id="1266" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:925  %a_load_93 = load i16* %a_addr_93, align 2

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>

<operation id="1267" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:926  %b_load_93 = load i16* %b_addr_93, align 2

]]></Node>
<StgValue><ssdm name="b_load_93"/></StgValue>
</operation>

<operation id="1268" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:928  %a_load_94 = load i16* %a_addr_94, align 2

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>

<operation id="1269" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:929  %b_load_94 = load i16* %b_addr_94, align 2

]]></Node>
<StgValue><ssdm name="b_load_94"/></StgValue>
</operation>

<operation id="1270" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:935  %b_load_96 = load i16* %b_addr_96, align 2

]]></Node>
<StgValue><ssdm name="b_load_96"/></StgValue>
</operation>

<operation id="1271" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:941  %b_load_98 = load i16* %b_addr_98, align 2

]]></Node>
<StgValue><ssdm name="b_load_98"/></StgValue>
</operation>

<operation id="1272" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1027  %add_ln98_81 = add i16 %mul_ln98_84, %add_ln98_80

]]></Node>
<StgValue><ssdm name="add_ln98_81"/></StgValue>
</operation>

<operation id="1273" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1028  %add_ln98_82 = add i16 %add_ln98_79, %add_ln98_81

]]></Node>
<StgValue><ssdm name="add_ln98_82"/></StgValue>
</operation>

<operation id="1274" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1029  %add_ln98_83 = add i16 %add_ln98_77, %add_ln98_82

]]></Node>
<StgValue><ssdm name="add_ln98_83"/></StgValue>
</operation>

<operation id="1275" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1030  %add_ln98_84 = add i16 %mul_ln98_89, %mul_ln98_88

]]></Node>
<StgValue><ssdm name="add_ln98_84"/></StgValue>
</operation>

<operation id="1276" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:1047  %o = add i7 1, %select_ln96

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1277" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:295  %add_ln96_92 = add i14 96, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_92"/></StgValue>
</operation>

<operation id="1278" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:296  %zext_ln96_98 = zext i14 %add_ln96_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_98"/></StgValue>
</operation>

<operation id="1279" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:297  %a_addr_96 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_98

]]></Node>
<StgValue><ssdm name="a_addr_96"/></StgValue>
</operation>

<operation id="1280" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:301  %add_ln96_94 = add i14 98, %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_94"/></StgValue>
</operation>

<operation id="1281" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:302  %zext_ln96_100 = zext i14 %add_ln96_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_100"/></StgValue>
</operation>

<operation id="1282" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:303  %a_addr_98 = getelementptr [10000 x i16]* %a, i64 0, i64 %zext_ln96_100

]]></Node>
<StgValue><ssdm name="a_addr_98"/></StgValue>
</operation>

<operation id="1283" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:643  %add_ln98_99 = add i14 %trunc_ln96, %zext_ln96_102

]]></Node>
<StgValue><ssdm name="add_ln98_99"/></StgValue>
</operation>

<operation id="1284" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:909  %mul_ln98_87 = mul i16 %b_load_87, %a_load_87

]]></Node>
<StgValue><ssdm name="mul_ln98_87"/></StgValue>
</operation>

<operation id="1285" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:921  %mul_ln98_91 = mul i16 %b_load_91, %a_load_91

]]></Node>
<StgValue><ssdm name="mul_ln98_91"/></StgValue>
</operation>

<operation id="1286" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:925  %a_load_93 = load i16* %a_addr_93, align 2

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>

<operation id="1287" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:928  %a_load_94 = load i16* %a_addr_94, align 2

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>

<operation id="1288" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:934  %a_load_96 = load i16* %a_addr_96, align 2

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>

<operation id="1289" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:935  %b_load_96 = load i16* %b_addr_96, align 2

]]></Node>
<StgValue><ssdm name="b_load_96"/></StgValue>
</operation>

<operation id="1290" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:940  %a_load_98 = load i16* %a_addr_98, align 2

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>

<operation id="1291" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:941  %b_load_98 = load i16* %b_addr_98, align 2

]]></Node>
<StgValue><ssdm name="b_load_98"/></StgValue>
</operation>

<operation id="1292" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1031  %add_ln98_85 = add i16 %mul_ln98_87, %add_ln98_84

]]></Node>
<StgValue><ssdm name="add_ln98_85"/></StgValue>
</operation>

<operation id="1293" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1032  %add_ln98_86 = add i16 %mul_ln98_92, %mul_ln98_91

]]></Node>
<StgValue><ssdm name="add_ln98_86"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1294" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:918  %mul_ln98_90 = mul i16 %b_load_90, %a_load_90

]]></Node>
<StgValue><ssdm name="mul_ln98_90"/></StgValue>
</operation>

<operation id="1295" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:930  %mul_ln98_94 = mul i16 %b_load_94, %a_load_94

]]></Node>
<StgValue><ssdm name="mul_ln98_94"/></StgValue>
</operation>

<operation id="1296" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:934  %a_load_96 = load i16* %a_addr_96, align 2

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>

<operation id="1297" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="14">
<![CDATA[
hls_label_2:940  %a_load_98 = load i16* %a_addr_98, align 2

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>

<operation id="1298" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1033  %add_ln98_87 = add i16 %mul_ln98_90, %add_ln98_86

]]></Node>
<StgValue><ssdm name="add_ln98_87"/></StgValue>
</operation>

<operation id="1299" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1034  %add_ln98_88 = add i16 %add_ln98_85, %add_ln98_87

]]></Node>
<StgValue><ssdm name="add_ln98_88"/></StgValue>
</operation>

<operation id="1300" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1035  %add_ln98_89 = add i16 %mul_ln98_95, %mul_ln98_94

]]></Node>
<StgValue><ssdm name="add_ln98_89"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1301" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:927  %mul_ln98_93 = mul i16 %b_load_93, %a_load_93

]]></Node>
<StgValue><ssdm name="mul_ln98_93"/></StgValue>
</operation>

<operation id="1302" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:936  %mul_ln98_96 = mul i16 %b_load_96, %a_load_96

]]></Node>
<StgValue><ssdm name="mul_ln98_96"/></StgValue>
</operation>

<operation id="1303" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1036  %add_ln98_90 = add i16 %mul_ln98_93, %add_ln98_89

]]></Node>
<StgValue><ssdm name="add_ln98_90"/></StgValue>
</operation>

<operation id="1304" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1037  %add_ln98_91 = add i16 %mul_ln98_97, %mul_ln98_96

]]></Node>
<StgValue><ssdm name="add_ln98_91"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">
</state>

<state id="56" st_id="56">
</state>

<state id="57" st_id="57">

<operation id="1305" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:942  %mul_ln98_98 = mul i16 %b_load_98, %a_load_98

]]></Node>
<StgValue><ssdm name="mul_ln98_98"/></StgValue>
</operation>

<operation id="1306" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1038  %add_ln98_92 = add i16 %mul_ln98_99, %mul_ln98_98

]]></Node>
<StgValue><ssdm name="add_ln98_92"/></StgValue>
</operation>

<operation id="1307" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1039  %add_ln98_93 = add i16 %add_ln98_91, %add_ln98_92

]]></Node>
<StgValue><ssdm name="add_ln98_93"/></StgValue>
</operation>

<operation id="1308" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1040  %add_ln98_94 = add i16 %add_ln98_90, %add_ln98_93

]]></Node>
<StgValue><ssdm name="add_ln98_94"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1309" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1041  %add_ln98_95 = add i16 %add_ln98_88, %add_ln98_94

]]></Node>
<StgValue><ssdm name="add_ln98_95"/></StgValue>
</operation>

<operation id="1310" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1042  %add_ln98_96 = add i16 %add_ln98_83, %add_ln98_95

]]></Node>
<StgValue><ssdm name="add_ln98_96"/></StgValue>
</operation>

<operation id="1311" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1043  %add_ln98_97 = add i16 %add_ln98_72, %add_ln98_96

]]></Node>
<StgValue><ssdm name="add_ln98_97"/></StgValue>
</operation>

<operation id="1312" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_2:1044  %add_ln98_98 = add i16 %add_ln98_48, %add_ln98_97

]]></Node>
<StgValue><ssdm name="add_ln98_98"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1313" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1314" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:307  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1315" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:308  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="1316" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:644  %zext_ln98 = zext i14 %add_ln98_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="1317" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:645  %out_addr = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="1318" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
hls_label_2:1045  store i16 %add_ln98_98, i16* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="1319" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:1046  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="1320" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:1048  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1321" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
