# UART Receiver in VHDL

A configurable and fault-tolerant UART receiver implementation for FPGAs

![UART Protocol Diagram](uart_frame_diagram.jpg)

## ğŸ“Œ Overview
This project implements a **fullt parameterizable UART receiver** in VHDL, capable of decoding serial data with **error detection** (framing errors) and **baud-rate flexibility**. Designed for FPGA platforms (tested on Xilinx Zynq-7000).

This project was done using Vivado 2024.1

## ğŸ“‚ Repository Structure

```
my-project/
â”œâ”€â”€ README.md
â”œâ”€â”€ package.json
â”œâ”€â”€ images/
â”‚   â””â”€â”€ logo.png
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ index.js
â”‚   â””â”€â”€ utils/
â”‚       â””â”€â”€ helper.js
â””â”€â”€ test/
    â””â”€â”€ test_main.js
```


## âš™ï¸ Features
### 1. Core Functionality
- **8N1 Format**: 8 data bits, no parity, 1 stop bit
- **Baud-Rate Flexibility**: Supports any baud rate via generics
- **Error Handling**: Detects framing errors

### 2. Reliability Enhancements
- Double-registered input synchronization
- Mid-bit sampling (50% of baud period)
- False start bit detection

## ğŸš€ Getting Started
### Simulation 
```bash
vcom -2008 rtl/uart_rx.vhd rtl/baud_generator.vhd sim/uart_rx_tb.vhd
vsim work.uart_rx_tb
add wave *
run -all
```

