Analysis & Synthesis report for russian_core
Tue Oct 29 17:46:33 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated
 16. Source assignments for RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated
 17. Source assignments for RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated
 18. Source assignments for game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1
 19. Parameter Settings for User Entity Instance: clkpll_0002:nesclk|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: clock_divider:clkdivider
 21. Parameter Settings for User Entity Instance: RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: game_ram:cartridge|altsyncram:altsyncram_component
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "datacontroller:datacontrol"
 27. Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B"
 28. Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A"
 29. Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC"
 30. Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD"
 31. Port Connectivity Checks: "RP2A03:apu"
 32. Port Connectivity Checks: "clkpll_0002:nesclk|altera_pll:altera_pll_i"
 33. Port Connectivity Checks: "clkpll_0002:nesclk"
 34. In-System Memory Content Editor Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 29 17:46:33 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; russian_core                                ;
; Top-level Entity Name           ; russian_core                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 710                                         ;
; Total pins                      ; 55                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,688                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; russian_core       ; russian_core       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; apu/Verilog/NOISE_TABLE.v                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v                                          ;             ;
; apu/Verilog/LENGTH_TABLE.v                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v                                         ;             ;
; apu/Verilog/DPCM_TABLE.v                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v                                           ;             ;
; cpu/Verilog/MOS6502_WBCD.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v                                         ;             ;
; apu/Verilog/RP2A03.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v                                               ;             ;
; russian_core.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v                                                     ;             ;
; ls139.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v                                                            ;             ;
; clkpll/clkpll_0002.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v                                               ; clkpll      ;
; clock_divider.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v                                                    ;             ;
; MemController.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/MemController.v                                                    ;             ;
; game_ram/game_ram.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v                                                ;             ;
; datacontroller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v                                                   ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;             ;
; db/altsyncram_cud1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf                                             ;             ;
; apu/Verilog/NOISE_TABLE.mif                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.mif                                        ;             ;
; db/altsyncram_9pd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf                                             ;             ;
; apu/Verilog/DPCM_TABLE.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.mif                                         ;             ;
; db/altsyncram_60e1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf                                             ;             ;
; apu/Verilog/LENGTH_TABLE.mif                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.mif                                       ;             ;
; db/altsyncram_dir1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf                                             ;             ;
; db/altsyncram_cth2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf                                             ;             ;
; ../prog_rom.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif                                                       ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_61a.tdf                                                  ;             ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/mux_tfb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld  ;
; db/ip/sldd11ddedf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;             ;
; db/altsyncram_i6h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf                                             ;             ;
; db/altsyncram_n4h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf                                             ;             ;
; db/altsyncram_0eg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf                                             ;             ;
; db/altsyncram_o2f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf                                             ;             ;
; ppu/Verilog/PALETTE_RGB_TABLE_NTSC.mif                             ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE_NTSC.mif                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 586    ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 904    ;
;     -- 7 input functions                    ; 8      ;
;     -- 6 input functions                    ; 192    ;
;     -- 5 input functions                    ; 227    ;
;     -- 4 input functions                    ; 172    ;
;     -- <=3 input functions                  ; 305    ;
;                                             ;        ;
; Dedicated logic registers                   ; 710    ;
;                                             ;        ;
; I/O pins                                    ; 55     ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 524688 ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; comb~0 ;
; Maximum fan-out                             ; 564    ;
; Total fan-out                               ; 8474   ;
; Average fan-out                             ; 4.67   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |russian_core                                                                                                                           ; 904 (2)             ; 710 (0)                   ; 524688            ; 0          ; 55   ; 0            ; |russian_core                                                                                                                                                                                                                                                                                                                                            ; russian_core                      ; work         ;
;    |MemController:memory_controller|                                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|MemController:memory_controller                                                                                                                                                                                                                                                                                                            ; MemController                     ; work         ;
;    |RP2A03:apu|                                                                                                                         ; 653 (7)             ; 547 (0)                   ; 400               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu                                                                                                                                                                                                                                                                                                                                 ; RP2A03                            ; work         ;
;       |CDIV:MOD_CDIV|                                                                                                                   ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|CDIV:MOD_CDIV                                                                                                                                                                                                                                                                                                                   ; CDIV                              ; work         ;
;       |DPCM_CHANNEL:MOD_DPCM_CHANNEL|                                                                                                   ; 79 (79)             ; 113 (113)                 ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL                                                                                                                                                                                                                                                                                                   ; DPCM_CHANNEL                      ; work         ;
;          |DPCM_TABLE:MOD_DPCM_TABLE|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE                                                                                                                                                                                                                                                                         ; DPCM_TABLE                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_9pd1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated                                                                                                                                                                                                          ; altsyncram_9pd1                   ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_RND|                                                                                               ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND                                                                                                                                                                                                                                                                                               ; LENGTH_COUNTER                    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_SQA|                                                                                               ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA                                                                                                                                                                                                                                                                                               ; LENGTH_COUNTER                    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_SQB|                                                                                               ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB                                                                                                                                                                                                                                                                                               ; LENGTH_COUNTER                    ; work         ;
;       |LENGTH_COUNTER:LENGTH_COUNTER_TRI|                                                                                               ; 15 (15)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI                                                                                                                                                                                                                                                                                               ; LENGTH_COUNTER                    ; work         ;
;       |LENGTH_TABLE:MOD_LENGTH_TABLE|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE                                                                                                                                                                                                                                                                                                   ; LENGTH_TABLE                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_60e1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_60e1                   ; work         ;
;       |LFO:MOD_LFO|                                                                                                                     ; 34 (34)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|LFO:MOD_LFO                                                                                                                                                                                                                                                                                                                     ; LFO                               ; work         ;
;       |MOS6502_WBCD:MOD_MOS6502_WBCD|                                                                                                   ; 402 (12)            ; 263 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD                                                                                                                                                                                                                                                                                                   ; MOS6502_WBCD                      ; work         ;
;          |ALU:MOD_ALU|                                                                                                                  ; 39 (39)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |BUS_MUX:MOD_BUS_MUX|                                                                                                          ; 95 (95)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX                                                                                                                                                                                                                                                                               ; BUS_MUX                           ; work         ;
;          |DECODER:MOD_DECODER|                                                                                                          ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER                                                                                                                                                                                                                                                                               ; DECODER                           ; work         ;
;          |EXTRA_COUNTER:MOD_EXTRA_COUNTER|                                                                                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER                                                                                                                                                                                                                                                                   ; EXTRA_COUNTER                     ; work         ;
;          |PC:MOD_PC|                                                                                                                    ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC                                                                                                                                                                                                                                                                                         ; PC                                ; work         ;
;          |PREDECODE_IR:MOD_PREDECODE_IR|                                                                                                ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR                                                                                                                                                                                                                                                                     ; PREDECODE_IR                      ; work         ;
;          |RANDOM_LOGIC:MOD_RANDOM_LOGIC|                                                                                                ; 174 (0)             ; 113 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC                                                                                                                                                                                                                                                                     ; RANDOM_LOGIC                      ; work         ;
;             |ALU_SETUP:MOD_ALU_SETUP|                                                                                                   ; 40 (40)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP                                                                                                                                                                                                                                             ; ALU_SETUP                         ; work         ;
;             |BUS_CONTROL:MOD_BUS_CONTROL|                                                                                               ; 30 (30)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL                                                                                                                                                                                                                                         ; BUS_CONTROL                       ; work         ;
;             |DISPATCH:MOD_DISPATCH|                                                                                                     ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH                                                                                                                                                                                                                                               ; DISPATCH                          ; work         ;
;             |FLAGS:MOD_FLAGS|                                                                                                           ; 21 (21)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS                                                                                                                                                                                                                                                     ; FLAGS                             ; work         ;
;             |INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|                                                                                   ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL                                                                                                                                                                                                                             ; INT_RESET_CONTROL                 ; work         ;
;             |PC_SETUP:MOD_PC_SETUP|                                                                                                     ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP                                                                                                                                                                                                                                               ; PC_SETUP                          ; work         ;
;             |REGS_CONTROL:MOD_REGS_CONTROL|                                                                                             ; 24 (24)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL                                                                                                                                                                                                                                       ; REGS_CONTROL                      ; work         ;
;       |NOISE_CHANNEL:MOD_NOISE_CHANNEL|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL                                                                                                                                                                                                                                                                                                 ; NOISE_CHANNEL                     ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                                                                                                                                                                                                                                   ; ENVELOPE_GEN                      ; work         ;
;       |REG_SEL:MOD_REG_SEL|                                                                                                             ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|REG_SEL:MOD_REG_SEL                                                                                                                                                                                                                                                                                                             ; REG_SEL                           ; work         ;
;       |SPRITE_DMA:MOD_SPRITE_DMA|                                                                                                       ; 38 (38)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA                                                                                                                                                                                                                                                                                                       ; SPRITE_DMA                        ; work         ;
;       |SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|                                                                                             ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A                                                                                                                                                                                                                                                                                             ; SQUARE_CHANNEL                    ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                                                                                                                                                                                                                               ; ENVELOPE_GEN                      ; work         ;
;       |SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|                                                                                             ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B                                                                                                                                                                                                                                                                                             ; SQUARE_CHANNEL                    ; work         ;
;          |ENVELOPE_GEN:MOD_ENVELOPE_GEN|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|ENVELOPE_GEN:MOD_ENVELOPE_GEN                                                                                                                                                                                                                                                               ; ENVELOPE_GEN                      ; work         ;
;       |TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL                                                                                                                                                                                                                                                                                           ; TRIANGLE_CHANNEL                  ; work         ;
;    |clkpll_0002:nesclk|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clkpll_0002:nesclk                                                                                                                                                                                                                                                                                                                         ; clkpll_0002                       ; clkpll       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clkpll_0002:nesclk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                 ; altera_pll                        ; work         ;
;    |clock_divider:clkdivider|                                                                                                           ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|clock_divider:clkdivider                                                                                                                                                                                                                                                                                                                   ; clock_divider                     ; work         ;
;    |game_ram:cartridge|                                                                                                                 ; 96 (0)              ; 48 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge                                                                                                                                                                                                                                                                                                                         ; game_ram                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 96 (0)              ; 48 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_dir1:auto_generated|                                                                                               ; 96 (0)              ; 48 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_dir1                   ; work         ;
;             |altsyncram_cth2:altsyncram1|                                                                                               ; 24 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_cth2                   ; work         ;
;                |decode_61a:rden_decode_b|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                                     ; decode_61a                        ; work         ;
;                |decode_dla:decode4|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:decode4                                                                                                                                                                                                           ; decode_dla                        ; work         ;
;                |decode_dla:decode5|                                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:decode5                                                                                                                                                                                                           ; decode_dla                        ; work         ;
;                |decode_dla:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:rden_decode_a                                                                                                                                                                                                     ; decode_dla                        ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (55)             ; 45 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 100 (1)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 98 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 98 (65)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 32           ; 9            ; --           ; --           ; 288    ; DPCM_TABLE.mif   ;
; RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM            ; 32           ; 8            ; --           ; --           ; 256    ; LENGTH_TABLE.mif ;
; game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ALTSYNCRAM                     ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ../prog_rom.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |russian_core|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |russian_core|game_ram:cartridge                                                                                                                                                                                                                                                  ; game_ram/game_ram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQPR1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH1                                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV7                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH3                                           ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH2                                           ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|VSET                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV6                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|F[0..3]                                                                                         ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nNMIP                                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQP                                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|NMIPLATCH                   ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|RESLATCH1                   ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH|ENDS2LATCH   ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER|T1_LATCH                                                          ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH|FETCHLATCH   ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|C_LATCH2                                            ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP|COUT_LATCH ;
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A[0]                                                                                          ; Merged with RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT[0]                                                      ;
; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A1[0]                                                                                         ; Merged with RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT1[0]                                                     ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF2LATCH                    ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DELAYLATCH2                 ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK7LATCH                   ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DONMILATCH                  ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF1LATCH                    ; Stuck at VCC due to stuck port data_in                                                                                ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK6ELATCH                  ; Lost fanout                                                                                                           ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|Z_ADL2                      ; Stuck at GND due to stuck port data_in                                                                                ;
; RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA|SPRBUF[5]                                                                                             ; Merged with RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DL_LATCH[5]                                                      ;
; game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 28                                                                                                     ;                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nNMIP                                                                           ; Stuck at GND              ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DELAYLATCH2, ;
;                                                                                                                          ; due to stuck port data_in ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK7LATCH,   ;
;                                                                                                                          ;                           ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|DONMILATCH,  ;
;                                                                                                                          ;                           ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF1LATCH,    ;
;                                                                                                                          ;                           ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|Z_ADL2       ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH1                         ; Stuck at VCC              ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH3,                           ;
;                                                                                                                          ; due to stuck port data_in ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|SO_LATCH2,                           ;
;                                                                                                                          ;                           ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS|VSET                                 ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQPR1                                                                         ; Stuck at GND              ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|nIRQP,                                                                             ;
;                                                                                                                          ; due to stuck port data_in ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|BRK6ELATCH   ;
; RP2A03:apu|CDIV:MOD_CDIV|DIV7                                                                                            ; Stuck at GND              ; RP2A03:apu|CDIV:MOD_CDIV|DIV6                                                                                               ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                             ;
; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|NMIPLATCH ; Stuck at GND              ; RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL|FF2LATCH     ;
;                                                                                                                          ; due to stuck port data_in ;                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 710   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 619   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMC_A[2]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DMCSLCNT[9]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU|BI[4]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA|LCNT1[6]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB|LCNT1[2]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI|LCNT1[3]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND|LCNT1[7]                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |russian_core|RP2A03:apu|LFO:MOD_LFO|LFSR1[5]                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA|ADR[0]                                                                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |russian_core|MemController:memory_controller|address_out[9]                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkpll_0002:nesclk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------+
; Parameter Name                       ; Value                  ; Type                    ;
+--------------------------------------+------------------------+-------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                  ;
; fractional_vco_multiplier            ; false                  ; String                  ;
; pll_type                             ; General                ; String                  ;
; pll_subtype                          ; General                ; String                  ;
; number_of_clocks                     ; 1                      ; Signed Integer          ;
; operation_mode                       ; direct                 ; String                  ;
; deserialization_factor               ; 4                      ; Signed Integer          ;
; data_rate                            ; 0                      ; Signed Integer          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer          ;
; output_clock_frequency0              ; 21.477272 MHz          ; String                  ;
; phase_shift0                         ; 0 ps                   ; String                  ;
; duty_cycle0                          ; 50                     ; Signed Integer          ;
; output_clock_frequency1              ; 0 MHz                  ; String                  ;
; phase_shift1                         ; 0 ps                   ; String                  ;
; duty_cycle1                          ; 50                     ; Signed Integer          ;
; output_clock_frequency2              ; 0 MHz                  ; String                  ;
; phase_shift2                         ; 0 ps                   ; String                  ;
; duty_cycle2                          ; 50                     ; Signed Integer          ;
; output_clock_frequency3              ; 0 MHz                  ; String                  ;
; phase_shift3                         ; 0 ps                   ; String                  ;
; duty_cycle3                          ; 50                     ; Signed Integer          ;
; output_clock_frequency4              ; 0 MHz                  ; String                  ;
; phase_shift4                         ; 0 ps                   ; String                  ;
; duty_cycle4                          ; 50                     ; Signed Integer          ;
; output_clock_frequency5              ; 0 MHz                  ; String                  ;
; phase_shift5                         ; 0 ps                   ; String                  ;
; duty_cycle5                          ; 50                     ; Signed Integer          ;
; output_clock_frequency6              ; 0 MHz                  ; String                  ;
; phase_shift6                         ; 0 ps                   ; String                  ;
; duty_cycle6                          ; 50                     ; Signed Integer          ;
; output_clock_frequency7              ; 0 MHz                  ; String                  ;
; phase_shift7                         ; 0 ps                   ; String                  ;
; duty_cycle7                          ; 50                     ; Signed Integer          ;
; output_clock_frequency8              ; 0 MHz                  ; String                  ;
; phase_shift8                         ; 0 ps                   ; String                  ;
; duty_cycle8                          ; 50                     ; Signed Integer          ;
; output_clock_frequency9              ; 0 MHz                  ; String                  ;
; phase_shift9                         ; 0 ps                   ; String                  ;
; duty_cycle9                          ; 50                     ; Signed Integer          ;
; output_clock_frequency10             ; 0 MHz                  ; String                  ;
; phase_shift10                        ; 0 ps                   ; String                  ;
; duty_cycle10                         ; 50                     ; Signed Integer          ;
; output_clock_frequency11             ; 0 MHz                  ; String                  ;
; phase_shift11                        ; 0 ps                   ; String                  ;
; duty_cycle11                         ; 50                     ; Signed Integer          ;
; output_clock_frequency12             ; 0 MHz                  ; String                  ;
; phase_shift12                        ; 0 ps                   ; String                  ;
; duty_cycle12                         ; 50                     ; Signed Integer          ;
; output_clock_frequency13             ; 0 MHz                  ; String                  ;
; phase_shift13                        ; 0 ps                   ; String                  ;
; duty_cycle13                         ; 50                     ; Signed Integer          ;
; output_clock_frequency14             ; 0 MHz                  ; String                  ;
; phase_shift14                        ; 0 ps                   ; String                  ;
; duty_cycle14                         ; 50                     ; Signed Integer          ;
; output_clock_frequency15             ; 0 MHz                  ; String                  ;
; phase_shift15                        ; 0 ps                   ; String                  ;
; duty_cycle15                         ; 50                     ; Signed Integer          ;
; output_clock_frequency16             ; 0 MHz                  ; String                  ;
; phase_shift16                        ; 0 ps                   ; String                  ;
; duty_cycle16                         ; 50                     ; Signed Integer          ;
; output_clock_frequency17             ; 0 MHz                  ; String                  ;
; phase_shift17                        ; 0 ps                   ; String                  ;
; duty_cycle17                         ; 50                     ; Signed Integer          ;
; clock_name_0                         ;                        ; String                  ;
; clock_name_1                         ;                        ; String                  ;
; clock_name_2                         ;                        ; String                  ;
; clock_name_3                         ;                        ; String                  ;
; clock_name_4                         ;                        ; String                  ;
; clock_name_5                         ;                        ; String                  ;
; clock_name_6                         ;                        ; String                  ;
; clock_name_7                         ;                        ; String                  ;
; clock_name_8                         ;                        ; String                  ;
; clock_name_global_0                  ; false                  ; String                  ;
; clock_name_global_1                  ; false                  ; String                  ;
; clock_name_global_2                  ; false                  ; String                  ;
; clock_name_global_3                  ; false                  ; String                  ;
; clock_name_global_4                  ; false                  ; String                  ;
; clock_name_global_5                  ; false                  ; String                  ;
; clock_name_global_6                  ; false                  ; String                  ;
; clock_name_global_7                  ; false                  ; String                  ;
; clock_name_global_8                  ; false                  ; String                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; m_cnt_bypass_en                      ; false                  ; String                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; n_cnt_bypass_en                      ; false                  ; String                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en0                     ; false                  ; String                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en1                     ; false                  ; String                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en2                     ; false                  ; String                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en3                     ; false                  ; String                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en4                     ; false                  ; String                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en5                     ; false                  ; String                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en6                     ; false                  ; String                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en7                     ; false                  ; String                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en8                     ; false                  ; String                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en9                     ; false                  ; String                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en10                    ; false                  ; String                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en11                    ; false                  ; String                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en12                    ; false                  ; String                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en13                    ; false                  ; String                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en14                    ; false                  ; String                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en15                    ; false                  ; String                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en16                    ; false                  ; String                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en17                    ; false                  ; String                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer          ;
; pll_vco_div                          ; 1                      ; Signed Integer          ;
; pll_slf_rst                          ; false                  ; String                  ;
; pll_bw_sel                           ; low                    ; String                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                  ;
; pll_cp_current                       ; 0                      ; Signed Integer          ;
; pll_bwctrl                           ; 0                      ; Signed Integer          ;
; pll_fractional_division              ; 1                      ; Signed Integer          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                  ;
; mimic_fbclk_type                     ; gclk                   ; String                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer          ;
; refclk1_frequency                    ; 0 MHz                  ; String                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
+--------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider ;
+----------------+---------+--------------------------------------------+
; Parameter Name ; Value   ; Type                                       ;
+----------------+---------+--------------------------------------------+
; N              ; 2147727 ; Signed Integer                             ;
; width          ; 28      ; Signed Integer                             ;
+----------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                 ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; NOISE_TABLE.mif      ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_cud1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                             ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; DPCM_TABLE.mif       ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9pd1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; LENGTH_TABLE.mif     ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_60e1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_ram:cartridge|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ../prog_rom.mif      ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_dir1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                      ;
; Entity Instance                           ; RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 11                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 9                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; game_ram:cartridge|altsyncram:altsyncram_component                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacontroller:datacontrol"                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------+
; data_wram ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_ppu  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; MODE ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; MODE ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC"             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S_S  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; SO   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; SYNC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2A03:apu"                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PAL      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PAL[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; nIRQ_EXT ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SQA      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SQB      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RND      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; TRIA     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; DMC      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; SOUT     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; OUT      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; nIN      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll_0002:nesclk|altera_pll:altera_pll_i"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkpll_0002:nesclk"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; game        ; 8     ; 65536 ; Read/Write ; game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 624                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 28                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 456                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 28                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 804                         ;
;     arith             ; 44                          ;
;         1 data inputs ; 44                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 753                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 157                         ;
;         5 data inputs ; 210                         ;
;         6 data inputs ; 173                         ;
; boundary_port         ; 82                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 81                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 29 17:46:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file hdmi/i2c/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_WRITE_WDATA.v Line: 1
    Info (12023): Found entity 2: I2C_Controller File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_Controller.v Line: 58
    Info (12023): Found entity 3: I2C_HDMI_Config File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/i2c/I2C_HDMI_Config.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/sync_vg.v
    Info (12023): Found entity 1: sync_vg File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/sync_vg.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/pattern_vg.v
    Info (12023): Found entity 1: pattern_vg File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/pattern_vg.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/top_sync_vg_pattern.v
    Info (12023): Found entity 1: top_sync_vg_pattern File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/noise_table.v
    Info (12023): Found entity 1: NOISE_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/length_table.v
    Info (12023): Found entity 1: LENGTH_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file apu/verilog/dpcm_table.v
    Info (12023): Found entity 1: DPCM_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/palette_rgb_table.v
    Info (12023): Found entity 1: PALETTE_RGB_TABLE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/palette_ram.v
    Info (12023): Found entity 1: PALETTE_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/oam2_ram.v
    Info (12023): Found entity 1: OAM2_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ppu/verilog/oam_ram.v
    Info (12023): Found entity 1: OAM_RAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v Line: 39
Info (12021): Found 15 design units, including 15 entities, in source file cpu/verilog/mos6502_wbcd.v
    Info (12023): Found entity 1: MOS6502_WBCD File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 36
    Info (12023): Found entity 2: PREDECODE_IR File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 372
    Info (12023): Found entity 3: EXTRA_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 402
    Info (12023): Found entity 4: DECODER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 448
    Info (12023): Found entity 5: RANDOM_LOGIC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 599
    Info (12023): Found entity 6: FLAGS File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 912
    Info (12023): Found entity 7: BUS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1013
    Info (12023): Found entity 8: INT_RESET_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1102
    Info (12023): Found entity 9: REGS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1171
    Info (12023): Found entity 10: PC_SETUP File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1225
    Info (12023): Found entity 11: ALU_SETUP File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1294
    Info (12023): Found entity 12: DISPATCH File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1402
    Info (12023): Found entity 13: BUS_MUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1522
    Info (12023): Found entity 14: ALU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1595
    Info (12023): Found entity 15: PC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 1704
Info (12021): Found 15 design units, including 15 entities, in source file ppu/verilog/rp2c02.v
    Info (12023): Found entity 1: RP2C02 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 35
    Info (12023): Found entity 2: REGISTER_SELECT File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 444
    Info (12023): Found entity 3: REG2000_2001 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 504
    Info (12023): Found entity 4: READBUSMUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 573
    Info (12023): Found entity 5: TIMING_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 616
    Info (12023): Found entity 6: ADDRESS_BUS_CONTROL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 833
    Info (12023): Found entity 7: BG_COLOR File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 898
    Info (12023): Found entity 8: PAR_GEN File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1009
    Info (12023): Found entity 9: OBJ_EVAL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1182
    Info (12023): Found entity 10: OAM File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1243
    Info (12023): Found entity 11: OBJ_FIFO File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1354
    Info (12023): Found entity 12: FIFO_HPOSCNT File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1482
    Info (12023): Found entity 13: SHIFTREG File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1519
    Info (12023): Found entity 14: VID_MUX File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1545
    Info (12023): Found entity 15: PALETTE File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v Line: 1596
Info (12021): Found 11 design units, including 11 entities, in source file apu/verilog/rp2a03.v
    Info (12023): Found entity 1: RP2A03 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 34
    Info (12023): Found entity 2: CDIV File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 391
    Info (12023): Found entity 3: REG_SEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 438
    Info (12023): Found entity 4: LFO File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 510
    Info (12023): Found entity 5: SQUARE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 595
    Info (12023): Found entity 6: TRIANGLE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 710
    Info (12023): Found entity 7: NOISE_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 789
    Info (12023): Found entity 8: DPCM_CHANNEL File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 856
    Info (12023): Found entity 9: SPRITE_DMA File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1026
    Info (12023): Found entity 10: LENGTH_COUNTER File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1097
    Info (12023): Found entity 11: ENVELOPE_GEN File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 1148
Info (12021): Found 1 design units, including 1 entities, in source file russian_core.v
    Info (12023): Found entity 1: russian_core File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nbitlatch.v
    Info (12023): Found entity 1: nbitlatch File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file singleportram.v
    Info (12023): Found entity 1: singleportram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ls139.v
    Info (12023): Found entity 1: ls139 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clkpll.v
    Info (12023): Found entity 1: clkpll File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v
    Info (12023): Found entity 1: clkpll_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file timing_generator.v
    Info (12023): Found entity 1: timing_generator File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/timing_generator.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file memcontroller.v
    Info (12023): Found entity 1: MemController File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/MemController.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file game_ram/game_ram.v
    Info (12023): Found entity 1: game_ram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at HDMI_toplevel.v(50): ignored dangling comma in List of Port Connections File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/HDMI_toplevel.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/hdmi_toplevel.v
    Info (12023): Found entity 1: HDMI_toplevel File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/HDMI_toplevel.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file datacontroller.v
    Info (12023): Found entity 1: datacontroller File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(231): created implicit net for "de" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 231
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(233): created implicit net for "vs" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 233
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(243): created implicit net for "hs" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 243
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(245): created implicit net for "field" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(283): created implicit net for "vs_out" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 283
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(285): created implicit net for "hs_out" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 285
Warning (10236): Verilog HDL Implicit Net warning at top_sync_vg_pattern.v(287): created implicit net for "de_out" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/hdmi/top_sync_vg_pattern.v Line: 287
Warning (10236): Verilog HDL Implicit Net warning at russian_core.v(166): created implicit net for "ram_readenable" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 166
Warning (10236): Verilog HDL Implicit Net warning at russian_core.v(167): created implicit net for "ram_writeenable" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 167
Info (12127): Elaborating entity "russian_core" for the top level hierarchy
Info (12128): Elaborating entity "clkpll_0002" for hierarchy "clkpll_0002:nesclk" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 63
Info (12128): Elaborating entity "altera_pll" for hierarchy "clkpll_0002:nesclk|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clkpll_0002:nesclk|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
Info (12133): Instantiated megafunction "clkpll_0002:nesclk|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "21.477272 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 70
Warning (10230): Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (28) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v Line: 40
Info (12128): Elaborating entity "RP2A03" for hierarchy "RP2A03:apu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 94
Info (12128): Elaborating entity "CDIV" for hierarchy "RP2A03:apu|CDIV:MOD_CDIV" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 140
Info (12128): Elaborating entity "MOS6502_WBCD" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 157
Info (12128): Elaborating entity "PREDECODE_IR" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 184
Info (12128): Elaborating entity "EXTRA_COUNTER" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 197
Info (12128): Elaborating entity "DECODER" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 209
Info (12128): Elaborating entity "RANDOM_LOGIC" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 285
Info (12128): Elaborating entity "FLAGS" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 729
Info (12128): Elaborating entity "BUS_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 766
Info (12128): Elaborating entity "INT_RESET_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 786
Info (12128): Elaborating entity "REGS_CONTROL" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 807
Info (12128): Elaborating entity "PC_SETUP" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 831
Info (12128): Elaborating entity "ALU_SETUP" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 870
Info (12128): Elaborating entity "DISPATCH" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 905
Info (12128): Elaborating entity "ALU" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 311
Info (12128): Elaborating entity "BUS_MUX" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 351
Info (12128): Elaborating entity "PC" for hierarchy "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 365
Info (12128): Elaborating entity "REG_SEL" for hierarchy "RP2A03:apu|REG_SEL:MOD_REG_SEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 189
Info (12128): Elaborating entity "LFO" for hierarchy "RP2A03:apu|LFO:MOD_LFO" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 206
Info (12128): Elaborating entity "SQUARE_CHANNEL" for hierarchy "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 224
Info (12128): Elaborating entity "ENVELOPE_GEN" for hierarchy "RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 680
Info (12128): Elaborating entity "TRIANGLE_CHANNEL" for hierarchy "RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 257
Info (12128): Elaborating entity "NOISE_CHANNEL" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 273
Info (12128): Elaborating entity "NOISE_TABLE" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 835
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "NOISE_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cud1.tdf
    Info (12023): Found entity 1: altsyncram_cud1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cud1" for hierarchy "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DPCM_CHANNEL" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 297
Info (12128): Elaborating entity "DPCM_TABLE" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 963
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DPCM_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf
    Info (12023): Found entity 1: altsyncram_9pd1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9pd1" for hierarchy "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SPRITE_DMA" for hierarchy "RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 317
Info (12128): Elaborating entity "LENGTH_TABLE" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 323
Info (12128): Elaborating entity "altsyncram" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
Info (12130): Elaborated megafunction instantiation "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
Info (12133): Instantiated megafunction "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v Line: 81
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LENGTH_TABLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf
    Info (12023): Found entity 1: altsyncram_60e1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60e1" for hierarchy "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LENGTH_COUNTER" for hierarchy "RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 338
Info (12128): Elaborating entity "MemController" for hierarchy "MemController:memory_controller" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 169
Info (12128): Elaborating entity "game_ram" for hierarchy "game_ram:cartridge" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 179
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "game_ram:cartridge|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v Line: 89
Info (12133): Instantiated megafunction "game_ram:cartridge|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=game"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dir1.tdf
    Info (12023): Found entity 1: altsyncram_dir1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dir1" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cth2.tdf
    Info (12023): Found entity 1: altsyncram_cth2 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_cth2" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf Line: 38
Warning (113028): 32767 out of 65535 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif Line: 1
    Warning (113027): Addresses ranging from 32768 to 65534 are not initialized File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif Line: 1
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (65535) in the Memory Initialization File "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/prog_rom.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/game_ram/game_ram.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:decode4" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_61a:rden_decode_b" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|mux_tfb:mux6" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cth2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf Line: 39
Info (12133): Instantiated megafunction "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_dir1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1734438245"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "datacontroller" for hierarchy "datacontroller:datacontrol" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 189
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.29.17:46:16 Progress: Loading sldd11ddedf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/ip/sldd11ddedf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 35
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 56
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 77
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 98
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 119
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 140
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 161
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 182
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[8]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 203
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[9]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 224
        Warning (14320): Synthesized away node "RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|q_a[10]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf Line: 245
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[8]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[9]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[10]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[11]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[12]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[13]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[14]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|ADDR_BUS[15]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 44
    Warning (13049): Converted tri-state buffer "RP2A03:apu|M2_out" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v Line: 46
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[0]" to the node "debug_dataoutput[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[1]" to the node "debug_dataoutput[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[2]" to the node "debug_dataoutput[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[3]" to the node "debug_dataoutput[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[4]" to the node "debug_dataoutput[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[5]" to the node "debug_dataoutput[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[6]" to the node "debug_dataoutput[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "datacontroller:datacontrol|data_cpu[7]" to the node "debug_dataoutput[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/datacontroller.v Line: 31
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[0]" to the node "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ram_block3a0" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[1]" to the node "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ram_block3a1" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[2]" to the node "game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|ram_block3a2" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[3]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[4]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[5]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[6]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DOUT[7]" to the node "RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated|q_a[0]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_addressoutput[15]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated|ALTSYNCRAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf Line: 32
Warning (20013): Ignored 16 assignments for entity "clkpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored
Info (144001): Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "debug_addressinput[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[8]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[9]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[10]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[11]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[12]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[13]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[14]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_addressinput[15]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 13
    Warning (15610): No output dependent on input pin "debug_datainput[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_datainput[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 14
    Warning (15610): No output dependent on input pin "debug_addresselect[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 15
    Warning (15610): No output dependent on input pin "debug_addresselect[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v Line: 15
Info (21057): Implemented 1339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 1197 logic cells
    Info (21064): Implemented 81 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Tue Oct 29 17:46:33 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg.


