Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun May  6 21:02:26 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_VGA_timing_summary_routed.rpt -rpx top_VGA_timing_summary_routed.rpx
| Design       : top_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.550        0.000                      0                 1055        0.139        0.000                      0                 1055        4.500        0.000                       0                   430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.550        0.000                      0                 1055        0.139        0.000                      0                 1055        4.500        0.000                       0                   430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 i_memory1/addr_rom1_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.704ns (11.769%)  route 5.278ns (88.231%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.559     5.080    i_memory1/CLK
    SLICE_X41Y34         FDRE                                         r  i_memory1/addr_rom1_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  i_memory1/addr_rom1_o_reg[12]/Q
                         net (fo=28, routed)          4.271     9.807    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y6          LUT5 (Prop_lut5_I3_O)        0.124     9.931 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__13/O
                         net (fo=2, routed)           0.279    10.210    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/pwropt_1
    SLICE_X58Y6          LUT3 (Prop_lut3_I2_O)        0.124    10.334 r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_54/O
                         net (fo=1, routed)           0.728    11.062    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_34
    RAMB36_X2Y0          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.490    14.831    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.612    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_speed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_speed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.162ns (34.607%)  route 4.085ns (65.393%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.548     5.069    i_sourcemultiplexer/CLK
    SLICE_X30Y22         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  i_sourcemultiplexer/s_speed_reg[8]/Q
                         net (fo=4, routed)           0.630     6.217    i_sourcemultiplexer/s_speed_reg_n_0_[8]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.874 r  i_sourcemultiplexer/v_tempspeed_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.874    i_sourcemultiplexer/v_tempspeed_reg[10]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  i_sourcemultiplexer/v_tempspeed_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.991    i_sourcemultiplexer/v_tempspeed_reg[18]_i_8_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  i_sourcemultiplexer/v_tempspeed_reg[18]_i_3/O[3]
                         net (fo=4, routed)           1.056     8.362    i_sourcemultiplexer/minusOp[18]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.307     8.669 f  i_sourcemultiplexer/v_tempspeed[13]_i_5/O
                         net (fo=1, routed)           0.767     9.436    i_sourcemultiplexer/v_tempspeed[13]_i_5_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.560 r  i_sourcemultiplexer/v_tempspeed[13]_i_3/O
                         net (fo=11, routed)          0.727    10.287    i_sourcemultiplexer/v_tempspeed[13]_i_3_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.411 r  i_sourcemultiplexer/v_tempspeed[3]_i_1/O
                         net (fo=2, routed)           0.905    11.316    i_sourcemultiplexer/p_0_in[3]
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.430    14.771    i_sourcemultiplexer/CLK
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[3]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y23         FDCE (Setup_fdce_C_D)       -0.063    14.948    i_sourcemultiplexer/s_speed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/v_tempspeed_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.191ns (35.929%)  route 3.907ns (64.071%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.547     5.068    i_sourcemultiplexer/CLK
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  i_sourcemultiplexer/s_speed_reg[3]/Q
                         net (fo=5, routed)           0.841     6.427    i_sourcemultiplexer/minusOp[3]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.083 r  i_sourcemultiplexer/v_tempspeed_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.083    i_sourcemultiplexer/v_tempspeed_reg[5]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  i_sourcemultiplexer/v_tempspeed_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_sourcemultiplexer/v_tempspeed_reg[14]_i_4_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  i_sourcemultiplexer/v_tempspeed_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    i_sourcemultiplexer/v_tempspeed_reg[14]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.550 f  i_sourcemultiplexer/v_tempspeed_reg[18]_i_2/O[2]
                         net (fo=2, routed)           0.788     8.338    i_sourcemultiplexer/plusOp3[17]
    SLICE_X32Y24         LUT4 (Prop_lut4_I2_O)        0.302     8.640 f  i_sourcemultiplexer/v_tempspeed[16]_i_3/O
                         net (fo=9, routed)           0.835     9.475    i_sourcemultiplexer/v_tempspeed[16]_i_3_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.599 f  i_sourcemultiplexer/v_tempspeed[13]_i_2/O
                         net (fo=5, routed)           0.826    10.425    i_sourcemultiplexer/v_tempspeed[13]_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.549 r  i_sourcemultiplexer/v_tempspeed[11]_i_1/O
                         net (fo=2, routed)           0.618    11.166    i_sourcemultiplexer/p_0_in[11]
    SLICE_X29Y23         FDRE                                         r  i_sourcemultiplexer/v_tempspeed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.432    14.773    i_sourcemultiplexer/CLK
    SLICE_X29Y23         FDRE                                         r  i_sourcemultiplexer/v_tempspeed_reg[11]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)       -0.067    14.931    i_sourcemultiplexer/v_tempspeed_reg[11]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_movestate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_position_horizontal2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.220ns (21.243%)  route 4.523ns (78.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.549     5.070    i_sourcemultiplexer/CLK
    SLICE_X15Y25         FDCE                                         r  i_sourcemultiplexer/s_movestate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.419     5.489 f  i_sourcemultiplexer/s_movestate_reg[2]/Q
                         net (fo=37, routed)          2.847     8.336    i_sourcemultiplexer/s_position_vertical2_reg[1]_0
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.321     8.657 r  i_sourcemultiplexer/s_position_horizontal2[1]_i_4/O
                         net (fo=5, routed)           0.671     9.328    i_sourcemultiplexer/s_position_horizontal2[1]_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.328     9.656 r  i_sourcemultiplexer/s_position_horizontal2[3]_i_2/O
                         net (fo=1, routed)           0.659    10.315    i_sourcemultiplexer/s_position_horizontal2[3]_i_2_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I0_O)        0.152    10.467 r  i_sourcemultiplexer/s_position_horizontal2[3]_i_1/O
                         net (fo=1, routed)           0.346    10.813    i_sourcemultiplexer/s_position_horizontal2[3]_i_1_n_0
    SLICE_X40Y27         FDCE                                         r  i_sourcemultiplexer/s_position_horizontal2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.433    14.774    i_sourcemultiplexer/CLK
    SLICE_X40Y27         FDCE                                         r  i_sourcemultiplexer/s_position_horizontal2_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X40Y27         FDCE (Setup_fdce_C_D)       -0.275    14.652    i_sourcemultiplexer/s_position_horizontal2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_speed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_speed_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.162ns (36.063%)  route 3.833ns (63.937%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.548     5.069    i_sourcemultiplexer/CLK
    SLICE_X30Y22         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  i_sourcemultiplexer/s_speed_reg[8]/Q
                         net (fo=4, routed)           0.630     6.217    i_sourcemultiplexer/s_speed_reg_n_0_[8]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.874 r  i_sourcemultiplexer/v_tempspeed_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.874    i_sourcemultiplexer/v_tempspeed_reg[10]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  i_sourcemultiplexer/v_tempspeed_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.991    i_sourcemultiplexer/v_tempspeed_reg[18]_i_8_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 f  i_sourcemultiplexer/v_tempspeed_reg[18]_i_3/O[3]
                         net (fo=4, routed)           1.056     8.362    i_sourcemultiplexer/minusOp[18]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.307     8.669 r  i_sourcemultiplexer/v_tempspeed[13]_i_5/O
                         net (fo=1, routed)           0.767     9.436    i_sourcemultiplexer/v_tempspeed[13]_i_5_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.560 f  i_sourcemultiplexer/v_tempspeed[13]_i_3/O
                         net (fo=11, routed)          0.804    10.364    i_sourcemultiplexer/v_tempspeed[13]_i_3_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.488 r  i_sourcemultiplexer/v_tempspeed[9]_i_1/O
                         net (fo=2, routed)           0.576    11.064    i_sourcemultiplexer/p_0_in[9]
    SLICE_X31Y22         FDPE                                         r  i_sourcemultiplexer/s_speed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.431    14.772    i_sourcemultiplexer/CLK
    SLICE_X31Y22         FDPE                                         r  i_sourcemultiplexer/s_speed_reg[9]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y22         FDPE (Setup_fdpe_C_D)       -0.108    14.904    i_sourcemultiplexer/s_speed_reg[9]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_speed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_speed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 2.162ns (36.560%)  route 3.752ns (63.440%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.548     5.069    i_sourcemultiplexer/CLK
    SLICE_X30Y22         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  i_sourcemultiplexer/s_speed_reg[8]/Q
                         net (fo=4, routed)           0.630     6.217    i_sourcemultiplexer/s_speed_reg_n_0_[8]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.874 r  i_sourcemultiplexer/v_tempspeed_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.874    i_sourcemultiplexer/v_tempspeed_reg[10]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  i_sourcemultiplexer/v_tempspeed_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.991    i_sourcemultiplexer/v_tempspeed_reg[18]_i_8_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 f  i_sourcemultiplexer/v_tempspeed_reg[18]_i_3/O[3]
                         net (fo=4, routed)           1.056     8.362    i_sourcemultiplexer/minusOp[18]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.307     8.669 r  i_sourcemultiplexer/v_tempspeed[13]_i_5/O
                         net (fo=1, routed)           0.767     9.436    i_sourcemultiplexer/v_tempspeed[13]_i_5_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.560 f  i_sourcemultiplexer/v_tempspeed[13]_i_3/O
                         net (fo=11, routed)          0.732    10.293    i_sourcemultiplexer/v_tempspeed[13]_i_3_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  i_sourcemultiplexer/v_tempspeed[4]_i_1/O
                         net (fo=2, routed)           0.566    10.983    i_sourcemultiplexer/p_0_in[4]
    SLICE_X31Y21         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.433    14.774    i_sourcemultiplexer/CLK
    SLICE_X31Y21         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[4]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y21         FDCE (Setup_fdce_C_D)       -0.103    14.911    i_sourcemultiplexer/s_speed_reg[4]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 i_sourcemultiplexer/s_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_speed_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.191ns (36.764%)  route 3.769ns (63.236%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.547     5.068    i_sourcemultiplexer/CLK
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  i_sourcemultiplexer/s_speed_reg[3]/Q
                         net (fo=5, routed)           0.841     6.427    i_sourcemultiplexer/minusOp[3]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.083 r  i_sourcemultiplexer/v_tempspeed_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.083    i_sourcemultiplexer/v_tempspeed_reg[5]_i_2_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  i_sourcemultiplexer/v_tempspeed_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.197    i_sourcemultiplexer/v_tempspeed_reg[14]_i_4_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  i_sourcemultiplexer/v_tempspeed_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    i_sourcemultiplexer/v_tempspeed_reg[14]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.550 f  i_sourcemultiplexer/v_tempspeed_reg[18]_i_2/O[2]
                         net (fo=2, routed)           0.788     8.338    i_sourcemultiplexer/plusOp3[17]
    SLICE_X32Y24         LUT4 (Prop_lut4_I2_O)        0.302     8.640 f  i_sourcemultiplexer/v_tempspeed[16]_i_3/O
                         net (fo=9, routed)           0.835     9.475    i_sourcemultiplexer/v_tempspeed[16]_i_3_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.599 f  i_sourcemultiplexer/v_tempspeed[13]_i_2/O
                         net (fo=5, routed)           0.477    10.076    i_sourcemultiplexer/v_tempspeed[13]_i_2_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.200 r  i_sourcemultiplexer/v_tempspeed[13]_i_1/O
                         net (fo=2, routed)           0.828    11.028    i_sourcemultiplexer/p_0_in[13]
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.430    14.771    i_sourcemultiplexer/CLK
    SLICE_X30Y23         FDCE                                         r  i_sourcemultiplexer/s_speed_reg[13]/C
                         clock pessimism              0.297    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X30Y23         FDCE (Setup_fdce_C_D)       -0.061    14.972    i_sourcemultiplexer/s_speed_reg[13]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.784ns (30.882%)  route 3.993ns (69.118%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.554     5.075    i_iologic/CLK
    SLICE_X30Y31         FDCE                                         r  i_iologic/s_swsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  i_iologic/s_swsync_reg[2]/Q
                         net (fo=5, routed)           0.826     6.419    i_iologic/Q[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.543 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.543    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.075 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.232 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=1, routed)           1.372     8.604    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.329     8.933 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=6, routed)           0.457     9.389    i_iologic/s_pbsync_0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.513 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          1.339    10.852    i_iologic/s_swsync[15]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.439    14.780    i_iologic/CLK
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[12]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.815    i_iologic/s_swsync_reg[12]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.784ns (30.882%)  route 3.993ns (69.118%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.554     5.075    i_iologic/CLK
    SLICE_X30Y31         FDCE                                         r  i_iologic/s_swsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  i_iologic/s_swsync_reg[2]/Q
                         net (fo=5, routed)           0.826     6.419    i_iologic/Q[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.543 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.543    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.075 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.232 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=1, routed)           1.372     8.604    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.329     8.933 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=6, routed)           0.457     9.389    i_iologic/s_pbsync_0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.513 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          1.339    10.852    i_iologic/s_swsync[15]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.439    14.780    i_iologic/CLK
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[13]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.815    i_iologic/s_swsync_reg[13]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.784ns (30.882%)  route 3.993ns (69.118%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.554     5.075    i_iologic/CLK
    SLICE_X30Y31         FDCE                                         r  i_iologic/s_swsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  i_iologic/s_swsync_reg[2]/Q
                         net (fo=5, routed)           0.826     6.419    i_iologic/Q[0]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.543 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.543    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.075 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.075    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.232 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=1, routed)           1.372     8.604    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.329     8.933 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=6, routed)           0.457     9.389    i_iologic/s_pbsync_0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.513 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          1.339    10.852    i_iologic/s_swsync[15]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         1.439    14.780    i_iologic/CLK
    SLICE_X33Y34         FDCE                                         r  i_iologic/s_swsync_reg[14]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.815    i_iologic/s_swsync_reg[14]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_sourcemultiplexer/green_mux_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_vgasync_reg[green][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.559     1.442    i_sourcemultiplexer/CLK
    SLICE_X33Y36         FDCE                                         r  i_sourcemultiplexer/green_mux_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  i_sourcemultiplexer/green_mux_o_reg[1]/Q
                         net (fo=1, routed)           0.058     1.641    i_vgacontroller/green_mux_o_reg[3][1]
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.686 r  i_vgacontroller/s_vgasync[green][1]_i_1/O
                         net (fo=1, routed)           0.000     1.686    i_vgacontroller/s_vgasync[green][1]_i_1_n_0
    SLICE_X32Y36         FDCE                                         r  i_vgacontroller/s_vgasync_reg[green][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.827     1.954    i_vgacontroller/CLK
    SLICE_X32Y36         FDCE                                         r  i_vgacontroller/s_vgasync_reg[green][1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X32Y36         FDCE (Hold_fdce_C_D)         0.092     1.547    i_vgacontroller/s_vgasync_reg[green][1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_pattern2/s_chessboardcolor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pattern2/pattern2_g_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.559     1.442    i_pattern2/CLK
    SLICE_X32Y35         FDCE                                         r  i_pattern2/s_chessboardcolor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  i_pattern2/s_chessboardcolor_reg[0]/Q
                         net (fo=3, routed)           0.064     1.647    i_pattern2/s_chessboardcolor_reg_n_0_[0]
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.692 r  i_pattern2/pattern2_g_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.692    i_pattern2/pattern2_g_o[3]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  i_pattern2/pattern2_g_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.827     1.954    i_pattern2/CLK
    SLICE_X33Y35         FDCE                                         r  i_pattern2/pattern2_g_o_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.092     1.547    i_pattern2/pattern2_g_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_iologic/s_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_debcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.556     1.439    i_iologic/CLK
    SLICE_X14Y21         FDCE                                         r  i_iologic/s_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  i_iologic/s_button_reg/Q
                         net (fo=2, routed)           0.083     1.686    i_iologic/s_button_reg_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I1_O)        0.049     1.735 r  i_iologic/s_debcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    i_iologic/s_debcnt[1]_i_1_n_0
    SLICE_X15Y21         FDCE                                         r  i_iologic/s_debcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.824     1.951    i_iologic/CLK
    SLICE_X15Y21         FDCE                                         r  i_iologic/s_debcnt_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X15Y21         FDCE (Hold_fdce_C_D)         0.107     1.559    i_iologic/s_debcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_iologic/s_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_debcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.556     1.439    i_iologic/CLK
    SLICE_X14Y21         FDCE                                         r  i_iologic/s_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  i_iologic/s_button_reg/Q
                         net (fo=2, routed)           0.083     1.686    i_iologic/s_button_reg_n_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  i_iologic/s_debcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    i_iologic/s_debcnt[0]_i_1_n_0
    SLICE_X15Y21         FDCE                                         r  i_iologic/s_debcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.824     1.951    i_iologic/CLK
    SLICE_X15Y21         FDCE                                         r  i_iologic/s_debcnt_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X15Y21         FDCE (Hold_fdce_C_D)         0.092     1.544    i_iologic/s_debcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.562     1.445    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y42         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.129     1.716    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X29Y42         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.832     1.959    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X29Y42         FDRE                                         r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.070     1.528    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_memory2/s_pixelcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/addr_rom2_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.443%)  route 0.133ns (48.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.561     1.444    i_memory2/CLK
    SLICE_X33Y39         FDCE                                         r  i_memory2/s_pixelcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_memory2/s_pixelcount_reg[8]/Q
                         net (fo=3, routed)           0.133     1.718    i_memory2/s_pixelcount_reg[8]
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.830     1.957    i_memory2/CLK
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[8]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.072     1.529    i_memory2/addr_rom2_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_memory2/s_pixelcount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/addr_rom2_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.432%)  route 0.133ns (48.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.562     1.445    i_memory2/CLK
    SLICE_X33Y40         FDCE                                         r  i_memory2/s_pixelcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory2/s_pixelcount_reg[13]/Q
                         net (fo=3, routed)           0.133     1.719    i_memory2/s_pixelcount_reg[13]
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.830     1.957    i_memory2/CLK
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[13]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.070     1.530    i_memory2/addr_rom2_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_memory1/s_pixelcount_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.559     1.442    i_memory1/CLK
    SLICE_X40Y34         FDCE                                         r  i_memory1/s_pixelcount_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  i_memory1/s_pixelcount_1_reg[12]/Q
                         net (fo=3, routed)           0.108     1.691    i_memory1/s_pixelcount_1_reg[12]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.736 r  i_memory1/addr_rom1_o[12]_i_1/O
                         net (fo=1, routed)           0.000     1.736    i_memory1/p_0_in[12]
    SLICE_X41Y34         FDRE                                         r  i_memory1/addr_rom1_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.827     1.954    i_memory1/CLK
    SLICE_X41Y34         FDRE                                         r  i_memory1/addr_rom1_o_reg[12]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.546    i_memory1/addr_rom1_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_sourcemultiplexer/s_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/s_y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.586%)  route 0.116ns (38.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.553     1.436    i_sourcemultiplexer/CLK
    SLICE_X29Y28         FDPE                                         r  i_sourcemultiplexer/s_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  i_sourcemultiplexer/s_y_reg[1]/Q
                         net (fo=21, routed)          0.116     1.693    i_sourcemultiplexer/s_y_reg__0[1]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.738 r  i_sourcemultiplexer/s_y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.738    i_sourcemultiplexer/s_y[5]
    SLICE_X28Y28         FDPE                                         r  i_sourcemultiplexer/s_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.821     1.948    i_sourcemultiplexer/CLK
    SLICE_X28Y28         FDPE                                         r  i_sourcemultiplexer/s_y_reg[5]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X28Y28         FDPE (Hold_fdpe_C_D)         0.092     1.541    i_sourcemultiplexer/s_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_memory2/s_pixelcount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory2/addr_rom2_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.561     1.444    i_memory2/CLK
    SLICE_X33Y39         FDCE                                         r  i_memory2/s_pixelcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  i_memory2/s_pixelcount_reg[11]/Q
                         net (fo=3, routed)           0.140     1.725    i_memory2/s_pixelcount_reg[11]
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=429, routed)         0.830     1.957    i_memory2/CLK
    SLICE_X32Y39         FDRE                                         r  i_memory2/addr_rom2_o_reg[11]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.070     1.527    i_memory2/addr_rom2_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_44_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38   i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_62_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_80_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_83_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y42  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y42  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y42  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y42  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y40  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27  i_sourcemultiplexer/s_y_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27  i_sourcemultiplexer/s_y_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y35  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_29_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_38_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y6   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_53_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_74_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y35  i_sourcemultiplexer/blue_mux_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y36  i_sourcemultiplexer/blue_mux_o_reg[1]/C



