// Seed: 977199875
module module_0 (
    output tri1 id_0,
    input  tri1 id_1
);
  tri  id_3;
  wire id_4;
  wire id_5;
  assign module_1.id_0 = 0;
  wire id_6;
  assign id_3 = -1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4
);
  module_0 modCall_1 (
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_3, id_4 = id_3;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign id_3 = id_2;
endmodule
