Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 13 15:57:58 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.476      -15.192                     88                  542        0.185        0.000                      0                  542        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.476      -15.192                     88                  542        0.185        0.000                      0                  542        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           88  Failing Endpoints,  Worst Slack       -0.476ns,  Total Violation      -15.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 3.338ns (32.330%)  route 6.987ns (67.670%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.479    14.573    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    14.697 r  betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_1/O
                         net (fo=17, routed)          0.842    15.539    betaCPU/r/D[1]
    SLICE_X0Y37          FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.515    14.920    betaCPU/r/CLK
    SLICE_X0Y37          FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.081    15.063    betaCPU/r/M_temp_coloured_letter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 3.488ns (33.496%)  route 6.925ns (66.504%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.479    14.573    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    14.697 r  betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_1/O
                         net (fo=17, routed)          0.781    15.477    betaCPU/control_unit/M_control_unit_regfile_data[1]
    SLICE_X0Y38          LUT3 (Prop_lut3_I0_O)        0.150    15.627 r  betaCPU/control_unit/M_input_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.627    betaCPU/r/M_input_ctr_q_reg[1]_4
    SLICE_X0Y38          FDRE                                         r  betaCPU/r/M_input_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.921    betaCPU/r/CLK
    SLICE_X0Y38          FDRE                                         r  betaCPU/r/M_input_ctr_q_reg[1]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.075    15.220    betaCPU/r/M_input_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 3.338ns (32.773%)  route 6.847ns (67.227%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.472    14.566    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.124    14.690 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2/O
                         net (fo=10, routed)          0.710    15.400    betaCPU/r/D[6]
    SLICE_X3Y40          FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.922    betaCPU/r/CLK
    SLICE_X3Y40          FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[6]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)       -0.081    15.065    betaCPU/r/M_temp_coloured_letter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_4_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 3.338ns (32.945%)  route 6.794ns (67.055%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.308    14.402    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124    14.526 r  betaCPU/control_unit/M_guess_1_letter_1_q[3]_i_1/O
                         net (fo=15, routed)          0.820    15.346    betaCPU/r/D[3]
    SLICE_X4Y36          FDRE                                         r  betaCPU/r/M_input_letter_4_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.512    14.917    betaCPU/r/CLK
    SLICE_X4Y36          FDRE                                         r  betaCPU/r/M_input_letter_4_q_reg[3]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)       -0.108    15.046    betaCPU/r/M_input_letter_4_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_4_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.149ns  (logic 3.338ns (32.888%)  route 6.811ns (67.112%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.472    14.566    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.124    14.690 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2/O
                         net (fo=10, routed)          0.674    15.364    betaCPU/r/D[6]
    SLICE_X0Y40          FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.922    betaCPU/r/CLK
    SLICE_X0Y40          FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[6]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.081    15.065    betaCPU/r/M_guess_1_letter_4_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 3.338ns (32.827%)  route 6.830ns (67.173%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.465    14.559    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124    14.683 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_1/O
                         net (fo=11, routed)          0.699    15.383    betaCPU/r/D[5]
    SLICE_X4Y40          FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.515    14.920    betaCPU/r/CLK
    SLICE_X4Y40          FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/C
                         clock pessimism              0.272    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.067    15.090    betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 3.338ns (32.879%)  route 6.814ns (67.121%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 f  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.449    13.967    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.091 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.416    14.507    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124    14.631 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_1_comp/O
                         net (fo=18, routed)          0.736    15.367    betaCPU/r/D[0]
    SLICE_X3Y39          FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.922    betaCPU/r/CLK
    SLICE_X3Y39          FDRE                                         r  betaCPU/r/M_input_letter_3_q_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.067    15.079    betaCPU/r/M_input_letter_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -15.367    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.135ns  (logic 3.338ns (32.934%)  route 6.797ns (67.066%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.479    14.573    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    14.697 r  betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_1/O
                         net (fo=17, routed)          0.653    15.350    betaCPU/r/D[1]
    SLICE_X1Y37          FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.515    14.920    betaCPU/r/CLK
    SLICE_X1Y37          FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.081    15.063    betaCPU/r/M_input_letter_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -15.350    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 3.338ns (32.938%)  route 6.796ns (67.062%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.479    14.573    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124    14.697 r  betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_1/O
                         net (fo=17, routed)          0.652    15.349    betaCPU/r/D[1]
    SLICE_X1Y39          FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.922    betaCPU/r/CLK
    SLICE_X1Y39          FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.081    15.065    betaCPU/r/M_input_letter_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 3.338ns (32.786%)  route 6.843ns (67.214%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.630     5.214    betaCPU/control_unit/CLK
    SLICE_X7Y36          FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=51, routed)          0.929     6.599    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]_1[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.653     7.376    betaCPU/control_unit/out1_carry_i_12_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.000     7.500    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.080 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[2]
                         net (fo=42, routed)          1.031     9.111    betaCPU/control_unit/O[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.302     9.413 r  betaCPU/control_unit/out1_carry_i_46/O
                         net (fo=5, routed)           0.316     9.728    betaCPU/control_unit/out1_carry_i_46_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.852 r  betaCPU/control_unit/out1_carry_i_19/O
                         net (fo=2, routed)           0.969    10.821    betaCPU/control_unit/out1_carry_i_19_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    10.945 r  betaCPU/control_unit/out1_carry_i_4/O
                         net (fo=1, routed)           0.474    11.419    betaCPU/game_alu/DI[1]
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.926 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.926    betaCPU/game_alu/out1_carry_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.040 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.040    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.154 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.154    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.376 r  betaCPU/game_alu/out1_carry__2/O[0]
                         net (fo=1, routed)           0.842    13.219    betaCPU/game_alu/out1_carry__2_n_7
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.299    13.518 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_16/O
                         net (fo=3, routed)           0.452    13.970    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_16_n_0_alias
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_comp_1/O
                         net (fo=8, routed)           0.464    14.558    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5_n_0
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124    14.682 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1/O
                         net (fo=15, routed)          0.713    15.395    betaCPU/r/D[4]
    SLICE_X2Y39          FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.922    betaCPU/r/CLK
    SLICE_X2Y39          FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)       -0.028    15.118    betaCPU/r/M_guess_3_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.173%)  route 0.104ns (35.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.527    led_strip/CLK
    SLICE_X5Y27          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.104     1.772    led_strip/M_ctr_q[0]
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.851     2.041    led_strip/CLK
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.632    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.527    led_strip/CLK
    SLICE_X5Y27          FDRE                                         r  led_strip/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.119     1.787    led_strip/M_ctr_q[1]
    SLICE_X4Y27          LUT5 (Prop_lut5_I1_O)        0.048     1.835 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    led_strip/M_ctr_q[3]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.851     2.041    led_strip/CLK
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.107     1.647    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.527    led_strip/CLK
    SLICE_X5Y27          FDRE                                         r  led_strip/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.119     1.787    led_strip/M_ctr_q[1]
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.045     1.832 r  led_strip/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    led_strip/M_ctr_q[2]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.851     2.041    led_strip/CLK
    SLICE_X4Y27          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.091     1.631    led_strip/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.919%)  route 0.142ns (40.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.586     1.530    led_strip/CLK
    SLICE_X2Y29          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.694 r  led_strip/M_pixel_ctr_q_reg[0]/Q
                         net (fo=12, routed)          0.142     1.835    led_strip/M_pixel_ctr_q_reg[4]_0[0]
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.048     1.883 r  led_strip/M_pixel_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    led_strip/M_pixel_ctr_q[2]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.855     2.045    led_strip/CLK
    SLICE_X3Y29          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105     1.648    led_strip/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.531    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.848    reset_cond/M_stage_d[2]
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X5Y32          FDSE (Hold_fdse_C_D)         0.070     1.601    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.527    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.850    keyboard_controller/a_/button_cond/sync/M_pipe_d[1]
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.852     2.042    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.072     1.599    keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.585     1.529    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.789    button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.897    button_panel_controller/clear_/button_cond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X3Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.854     2.044    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.634    button_panel_controller/clear_/button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.582     1.526    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y24          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.667 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.786    button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    button_panel_controller/clear_/button_cond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X3Y24          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.850     2.040    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y24          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.631    button_panel_controller/clear_/button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.585     1.529    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y22          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.789    button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    button_panel_controller/clear_/button_cond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X3Y22          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.853     2.043    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y22          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.634    button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.527    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y23          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.787    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.895    button_panel_controller/clear_/button_cond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X3Y23          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.851     2.041    button_panel_controller/clear_/button_cond/CLK
    SLICE_X3Y23          FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.632    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    betaCPU/r/M_correct_letter_2_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    betaCPU/r/M_correct_letter_3_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.012ns  (logic 5.994ns (33.277%)  route 12.018ns (66.723%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.632     5.216    betaCPU/control_unit/CLK
    SLICE_X4Y38          FDSE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456     5.672 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_replica_1/Q
                         net (fo=2, routed)           0.812     6.484    betaCPU/control_unit/M_game_fsm_q[3]_repN_1
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.124     6.608 f  betaCPU/control_unit/out1_carry_i_11/O
                         net (fo=12, routed)          0.618     7.226    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.124     7.350 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10/O
                         net (fo=1, routed)           0.000     7.350    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_10_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.774 f  betaCPU/control_unit/M_guess_1_letter_1_q_reg[6]_i_3/O[1]
                         net (fo=67, routed)          2.657    10.432    betaCPU/control_unit/O[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.303    10.735 r  betaCPU/control_unit/outmatrix0_OBUF_inst_i_80/O
                         net (fo=4, routed)           1.099    11.834    betaCPU/control_unit/outmatrix0_OBUF_inst_i_80_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.958 r  betaCPU/control_unit/outmatrix0_OBUF_inst_i_59/O
                         net (fo=1, routed)           0.585    12.543    betaCPU/control_unit/outmatrix0_OBUF_inst_i_59_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I5_O)        0.124    12.667 r  betaCPU/control_unit/outmatrix0_OBUF_inst_i_27/O
                         net (fo=19, routed)          1.653    14.320    betaCPU/control_unit/M_word_index_q_reg[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124    14.444 r  betaCPU/control_unit/outmatrix0_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.622    15.066    led_strip/outmatrix0_OBUF_inst_i_2_2
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.150    15.216 r  led_strip/outmatrix0_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.810    16.026    led_strip/outmatrix0_OBUF_inst_i_11_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.326    16.352 r  led_strip/outmatrix0_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.006    17.358    led_strip/outmatrix0_OBUF_inst_i_2_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.124    17.482 r  led_strip/outmatrix0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.156    19.638    outmatrix0_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.591    23.228 r  outmatrix0_OBUF_inst/O
                         net (fo=0)                   0.000    23.228    outmatrix0
    M6                                                                r  outmatrix0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_strip/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.545ns (63.850%)  route 0.875ns (36.150%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.586     1.530    led_strip/CLK
    SLICE_X2Y29          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.694 r  led_strip/M_pixel_ctr_q_reg[0]/Q
                         net (fo=12, routed)          0.260     1.953    betaCPU/control_unit/outmatrix0_OBUF_inst_i_1[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  betaCPU/control_unit/outmatrix0_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.052     2.050    led_strip/outmatrix0
    SLICE_X1Y28          LUT5 (Prop_lut5_I2_O)        0.045     2.095 r  led_strip/outmatrix0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.563     2.658    outmatrix0_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.950 r  outmatrix0_OBUF_inst/O
                         net (fo=0)                   0.000     3.950    outmatrix0
    M6                                                                r  outmatrix0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.634ns (33.189%)  route 3.289ns (66.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.419     3.929    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.870     4.923    reset_cond/M_reset_cond_in
    SLICE_X6Y37          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.513     4.918    reset_cond/CLK
    SLICE_X6Y37          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.634ns (34.362%)  route 3.121ns (65.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.419     3.929    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.702     4.755    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.509     4.914    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.634ns (34.362%)  route 3.121ns (65.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.419     3.929    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.702     4.755    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.509     4.914    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.634ns (34.362%)  route 3.121ns (65.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.419     3.929    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.702     4.755    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.509     4.914    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 1.514ns (51.013%)  route 1.454ns (48.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T8                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           1.454     2.967    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X4Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505     4.910    button_panel_controller/clear_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.521ns (53.832%)  route 1.305ns (46.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    R8                   IBUF (Prop_ibuf_I_O)         1.521     1.521 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           1.305     2.826    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505     4.910    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.289ns (36.026%)  route 0.513ns (63.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           0.513     0.801    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.852     2.042    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.281ns (32.786%)  route 0.577ns (67.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T8                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           0.577     0.858    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X4Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.852     2.042    button_panel_controller/clear_/button_cond/sync/CLK
    SLICE_X4Y21          FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.322ns (20.862%)  route 1.223ns (79.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.255    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     1.545    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.322ns (20.862%)  route 1.223ns (79.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.255    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     1.545    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.322ns (20.862%)  route 1.223ns (79.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.255    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.246     1.545    reset_cond/M_reset_cond_in
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X5Y32          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.322ns (18.663%)  route 1.405ns (81.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.255    reset_cond/rst_n_IBUF
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.428     1.728    reset_cond/M_reset_cond_in
    SLICE_X6Y37          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.860     2.050    reset_cond/CLK
    SLICE_X6Y37          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





