# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Memory_Stage.srcs/sim_1/new/Memory_StageTB.vhd" \

# Do not sort compile order
nosort
