{"vcs1":{"timestamp_begin":1765805657.372342935, "rt":2.98, "ut":1.42, "st":0.17}}
{"vcselab":{"timestamp_begin":1765805660.433511627, "rt":1.68, "ut":0.26, "st":0.06}}
{"link":{"timestamp_begin":1765805662.158471399, "rt":0.18, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765805657.192309285}
{"VCS_COMP_START_TIME": 1765805657.192309285}
{"VCS_COMP_END_TIME": 1765805662.410473607}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 384640}}
{"vcselab": {"peak_mem": 241036}}
