

================================================================
== Vitis HLS Report for 'operator_add'
================================================================
* Date:           Tue Feb  8 15:34:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311    |operator_Pipeline_VITIS_LOOP_506_1    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325   |operator_Pipeline_VITIS_LOOP_84_1_s   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336   |operator_Pipeline_VITIS_LOOP_92_2_s   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351  |operator_Pipeline_VITIS_LOOP_104_3_s  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367     |operator_Pipeline_VITIS_LOOP_21_1     |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 13 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 12 13 
12 --> 13 
13 --> 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 24 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num16_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_res_2_01_loc = alloca i64 1"   --->   Operation 28 'alloca' 'num_res_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 29 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc = alloca i64 1"   --->   Operation 30 'alloca' 'agg_result_num2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_num16_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_num2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_num16_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 36 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:521]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 38 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_read108 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 39 'read' 'p_read108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_read37 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 40 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%this_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 41 'read' 'this_p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i32 %n_read" [../src/ban.cpp:521]   --->   Operation 42 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln521, i32 23, i32 30" [../src/ban.cpp:521]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i32 %bitcast_ln521" [../src/ban.cpp:521]   --->   Operation 44 'trunc' 'trunc_ln521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%icmp_ln521 = icmp_ne  i8 %tmp, i8 255" [../src/ban.cpp:521]   --->   Operation 45 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.05ns)   --->   "%icmp_ln521_2 = icmp_eq  i23 %trunc_ln521, i23 0" [../src/ban.cpp:521]   --->   Operation 46 'icmp' 'icmp_ln521_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln521)   --->   "%or_ln521 = or i1 %icmp_ln521_2, i1 %icmp_ln521" [../src/ban.cpp:521]   --->   Operation 47 'or' 'or_ln521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:521]   --->   Operation 48 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln521 = and i1 %or_ln521, i1 %tmp_s" [../src/ban.cpp:521]   --->   Operation 49 'and' 'and_ln521' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%br_ln521 = br i1 %and_ln521, void, void %_ZN3BanC2EiPKf.57.exit" [../src/ban.cpp:521]   --->   Operation 50 'br' 'br_ln521' <Predicate = true> <Delay = 0.57>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %this_p_read_1, i32 31" [../src/ban.cpp:524]   --->   Operation 51 'bitselect' 'tmp_68' <Predicate = (!and_ln521)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln524 = br i1 %tmp_68, void, void %codeRepl4" [../src/ban.cpp:524]   --->   Operation 52 'br' 'br_ln524' <Predicate = (!and_ln521)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln527 = trunc i32 %this_p_read_1" [../src/ban.cpp:527]   --->   Operation 53 'trunc' 'trunc_ln527' <Predicate = (!and_ln521 & !tmp_68)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.01ns)   --->   "%add_ln527 = add i32 %this_p_read_1, i32 4294967293" [../src/ban.cpp:527]   --->   Operation 54 'add' 'add_ln527' <Predicate = (!and_ln521 & !tmp_68)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln527, i32 31" [../src/ban.cpp:527]   --->   Operation 55 'bitselect' 'tmp_69' <Predicate = (!and_ln521 & !tmp_68)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.57ns)   --->   "%br_ln527 = br i1 %tmp_69, void %_ZN3BanC2EiPKf.57.exit, void" [../src/ban.cpp:527]   --->   Operation 56 'br' 'br_ln527' <Predicate = (!and_ln521 & !tmp_68)> <Delay = 0.57>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i32 %this_p_read_1" [../src/ban.cpp:534]   --->   Operation 57 'trunc' 'trunc_ln534' <Predicate = (!and_ln521 & !tmp_68 & tmp_69)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.47ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read37, i32 %p_read108, i32 %p_read, i2 %trunc_ln534" [../src/ban.cpp:534]   --->   Operation 58 'mux' 'tmp_67' <Predicate = (!and_ln521 & !tmp_68 & tmp_69)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp_67, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 59 'fadd' 'add' <Predicate = (!and_ln521 & !tmp_68 & tmp_69)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.01ns)   --->   "%sub_i1 = sub i32 0, i32 %this_p_read_1"   --->   Operation 60 'sub' 'sub_i1' <Predicate = (!and_ln521 & tmp_68)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i32 %this_p_read_1" [../src/ban.cpp:509]   --->   Operation 61 'trunc' 'trunc_ln509' <Predicate = (!and_ln521 & tmp_68)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.92ns)   --->   "%call_ln509 = call void @operator+_Pipeline_VITIS_LOOP_506_1, i32 %sub_i1, i2 %trunc_ln509, i32 %p_read37, i32 %p_read108, i32 %p_read, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:509]   --->   Operation 62 'call' 'call_ln509' <Predicate = (!and_ln521 & tmp_68)> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 63 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_67, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 63 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 64 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_67, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 65 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_67, i32 %n_read" [../src/ban.cpp:534]   --->   Operation 65 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.58ns)   --->   "%switch_ln534 = switch i2 %trunc_ln534, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [../src/ban.cpp:534]   --->   Operation 66 'switch' 'switch_ln534' <Predicate = true> <Delay = 0.58>
ST_5 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln534 = br void %branch9" [../src/ban.cpp:534]   --->   Operation 67 'br' 'br_ln534' <Predicate = (trunc_ln534 == 1)> <Delay = 0.42>
ST_5 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln534 = br void %branch9" [../src/ban.cpp:534]   --->   Operation 68 'br' 'br_ln534' <Predicate = (trunc_ln534 != 0 & trunc_ln534 != 1)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %p_read37, void %branch11, i32 %p_read37, void %branch10, i32 %add, void" [../src/ban.cpp:534]   --->   Operation 69 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.78ns)   --->   "%tmp_71 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 70 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%agg_result_num16_0 = phi i32 %p_read108, void %branch11, i32 %add, void %branch10, i32 %p_read108, void" [../src/ban.cpp:534]   --->   Operation 71 'phi' 'agg_result_num16_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%agg_result_num2_0 = phi i32 %add, void %branch11, i32 %p_read, void %branch10, i32 %p_read, void" [../src/ban.cpp:534]   --->   Operation 72 'phi' 'agg_result_num2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 73 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 74 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 75 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_70, i8 255" [../src/ban.cpp:77]   --->   Operation 76 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.05ns)   --->   "%icmp_ln77_7 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 77 'icmp' 'icmp_ln77_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_7, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 78 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_71 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 79 'fcmp' 'tmp_71' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_71" [../src/ban.cpp:77]   --->   Operation 80 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.57ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3BanC2EiPKf.57.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 81 'br' 'br_ln77' <Predicate = true> <Delay = 0.57>
ST_7 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:534]   --->   Operation 82 'call' 'call_ln534' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.44>
ST_8 : Operation 83 [1/2] (0.44ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:534]   --->   Operation 83 'call' 'call_ln534' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.41>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 84 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 85 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 86 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 87 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 88 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 88 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [2/2] (0.42ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:534]   --->   Operation 89 'call' 'call_ln534' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.44>
ST_10 : Operation 90 [1/2] (0.44ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:534]   --->   Operation 90 'call' 'call_ln534' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 91 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc_load = load i32 %agg_result_num16_1_loc"   --->   Operation 92 'load' 'agg_result_num16_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc_load = load i32 %agg_result_num2_1_loc"   --->   Operation 93 'load' 'agg_result_num2_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 94 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 95 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 95 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %base" [../src/ban.cpp:91]   --->   Operation 96 'zext' 'zext_ln91' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i3 %trunc_ln527, i3 5" [../src/ban.cpp:100]   --->   Operation 97 'add' 'add_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %base" [../src/ban.cpp:100]   --->   Operation 98 'zext' 'zext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.01ns)   --->   "%tmp_73 = add i32 %zext_ln91, i32 %add_ln527" [../src/ban.cpp:100]   --->   Operation 99 'add' 'tmp_73' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln100_4 = add i3 %zext_ln100, i3 %add_ln100" [../src/ban.cpp:100]   --->   Operation 100 'add' 'add_ln100_4' <Predicate = (icmp_ln92)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 101 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 101 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.57ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3BanC2EiPKf.57.exit" [../src/ban.cpp:104]   --->   Operation 102 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.57>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 103 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_num16_3 = phi i32 %agg_result_num16_0, void %.preheader.preheader, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 104 'phi' 'agg_result_num16_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_num2_3 = phi i32 %agg_result_num2_0, void %.preheader.preheader, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 105 'phi' 'agg_result_num2_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%base_0_lcssa_i2023 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 106 'phi' 'base_0_lcssa_i2023' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i2023" [../src/ban.cpp:104]   --->   Operation 107 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.44ns)   --->   "%icmp_ln104_6 = icmp_ne  i2 %base_0_lcssa_i2023, i2 3" [../src/ban.cpp:104]   --->   Operation 108 'icmp' 'icmp_ln104_6' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 109 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_6, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 110 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [2/2] (0.42ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i2023, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:534]   --->   Operation 111 'call' 'call_ln534' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.13>
ST_12 : Operation 112 [1/2] (1.13ns)   --->   "%call_ln534 = call void @operator+_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i2023, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:534]   --->   Operation 112 'call' 'call_ln534' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.57>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i3 0, void %.preheader.preheader, i3 %add_ln100_4, void %.lr.ph7.i" [../src/ban.cpp:100]   --->   Operation 113 'phi' 'agg_result_p_0' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i3 %agg_result_p_0" [../src/ban.cpp:104]   --->   Operation 114 'sext' 'sext_ln104' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 115 'load' 'agg_result_num_4_loc_load' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc_load = load i32 %agg_result_num16_4_loc"   --->   Operation 116 'load' 'agg_result_num16_4_loc_load' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc_load = load i32 %agg_result_num2_4_loc"   --->   Operation 117 'load' 'agg_result_num2_4_loc_load' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.57.exit"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln104) | (!and_ln521 & !tmp_68 & tmp_69 & and_ln77 & !icmp_ln92)> <Delay = 0.57>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_num_8 = phi i32 %agg_result_num_6_loc_load, void %codeRepl4, i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %p_read37, void, i32 %p_read37, void, i32 %agg_result_num_0, void %branch9, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 119 'phi' 'agg_result_num_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_num16_8 = phi i32 %agg_result_num16_6_loc_load, void %codeRepl4, i32 %agg_result_num16_4_loc_load, void %.lr.ph.i, i32 %p_read108, void, i32 %p_read108, void, i32 %agg_result_num16_0, void %branch9, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 120 'phi' 'agg_result_num16_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_num2_8 = phi i32 %agg_result_num2_6_loc_load, void %codeRepl4, i32 %agg_result_num2_4_loc_load, void %.lr.ph.i, i32 %p_read, void, i32 %p_read, void, i32 %agg_result_num2_0, void %branch9, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:534]   --->   Operation 121 'phi' 'agg_result_num2_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 0, void %codeRepl4, i32 %sext_ln104, void %.lr.ph.i, i32 %this_p_read_1, void, i32 %this_p_read_1, void, i32 %this_p_read_1, void %branch9, i32 %tmp_73, void %.lr.ph7.i"   --->   Operation 122 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:544]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_8" [../src/ban.cpp:544]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num16_8" [../src/ban.cpp:544]   --->   Operation 125 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_8" [../src/ban.cpp:544]   --->   Operation 126 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln544 = ret i128 %mrv_3" [../src/ban.cpp:544]   --->   Operation 127 'ret' 'ret_ln544' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.87>
ST_14 : Operation 128 [1/2] (0.87ns)   --->   "%call_ln509 = call void @operator+_Pipeline_VITIS_LOOP_506_1, i32 %sub_i1, i2 %trunc_ln509, i32 %p_read37, i32 %p_read108, i32 %p_read, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:509]   --->   Operation 128 'call' 'call_ln509' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 0.47>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 129 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%num_res_2_01_loc_load = load i32 %num_res_2_01_loc"   --->   Operation 130 'load' 'num_res_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator+_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 0.87>
ST_16 : Operation 132 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator+_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.00>

State 20 <SV = 8> <Delay = 0.00>

State 21 <SV = 9> <Delay = 0.00>

State 22 <SV = 10> <Delay = 0.00>

State 23 <SV = 11> <Delay = 0.57>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc_load = load i32 %agg_result_num_6_loc"   --->   Operation 133 'load' 'agg_result_num_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc_load = load i32 %agg_result_num16_6_loc"   --->   Operation 134 'load' 'agg_result_num16_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc_load = load i32 %agg_result_num2_6_loc"   --->   Operation 135 'load' 'agg_result_num2_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.57.exit"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                      (read       ) [ 001111000000001110000000]
agg_result_num2_6_loc       (alloca     ) [ 001000000000001111111111]
agg_result_num16_6_loc      (alloca     ) [ 001000000000001111111111]
agg_result_num_6_loc        (alloca     ) [ 001000000000001111111111]
num_res_2_01_loc            (alloca     ) [ 001000000000001100000000]
num_res_1_02_loc            (alloca     ) [ 001000000000001100000000]
agg_result_num2_4_loc       (alloca     ) [ 001111111111111111111111]
agg_result_num16_4_loc      (alloca     ) [ 001111111111111111111111]
agg_result_num_4_loc        (alloca     ) [ 001111111111111111111111]
agg_result_num2_1_loc       (alloca     ) [ 001111111111000000000000]
agg_result_num16_1_loc      (alloca     ) [ 001111111111000000000000]
agg_result_num_1_loc        (alloca     ) [ 001111111111000000000000]
idx_tmp_loc                 (alloca     ) [ 001111111100000000000000]
p_read                      (read       ) [ 001111111111111111111111]
p_read108                   (read       ) [ 001111111111111111111111]
p_read37                    (read       ) [ 001111111111111111111111]
this_p_read_1               (read       ) [ 001111111111111111111111]
bitcast_ln521               (bitcast    ) [ 000000000000000000000000]
tmp                         (partselect ) [ 000000000000000000000000]
trunc_ln521                 (trunc      ) [ 000000000000000000000000]
icmp_ln521                  (icmp       ) [ 000000000000000000000000]
icmp_ln521_2                (icmp       ) [ 000000000000000000000000]
or_ln521                    (or         ) [ 000000000000000000000000]
tmp_s                       (fcmp       ) [ 000000000000000000000000]
and_ln521                   (and        ) [ 001111111111111111111111]
br_ln521                    (br         ) [ 001111111111111111111111]
tmp_68                      (bitselect  ) [ 001111111111111111111111]
br_ln524                    (br         ) [ 000000000000000000000000]
trunc_ln527                 (trunc      ) [ 000111111111000000000000]
add_ln527                   (add        ) [ 000111111111000000000000]
tmp_69                      (bitselect  ) [ 001111111111111111111111]
br_ln527                    (br         ) [ 001111111111111111111111]
trunc_ln534                 (trunc      ) [ 000111000000000000000000]
tmp_67                      (mux        ) [ 000111000000000000000000]
sub_i1                      (sub        ) [ 000000000000001000000000]
trunc_ln509                 (trunc      ) [ 000000000000001000000000]
add                         (fadd       ) [ 000001110000000000000000]
switch_ln534                (switch     ) [ 000001110000000000000000]
br_ln534                    (br         ) [ 000001110000000000000000]
br_ln534                    (br         ) [ 000001110000000000000000]
agg_result_num_0            (phi        ) [ 001000111111110000000001]
agg_result_num16_0          (phi        ) [ 001000111111110000000001]
agg_result_num2_0           (phi        ) [ 001000111111110000000001]
bitcast_ln77                (bitcast    ) [ 000000000000000000000000]
tmp_70                      (partselect ) [ 000000000000000000000000]
trunc_ln77                  (trunc      ) [ 000000000000000000000000]
icmp_ln77                   (icmp       ) [ 000000000000000000000000]
icmp_ln77_7                 (icmp       ) [ 000000000000000000000000]
or_ln77                     (or         ) [ 000000000000000000000000]
tmp_71                      (fcmp       ) [ 000000000000000000000000]
and_ln77                    (and        ) [ 000000011111110000000000]
br_ln77                     (br         ) [ 001000011111110000000001]
call_ln534                  (call       ) [ 000000000000000000000000]
idx_tmp_loc_load            (load       ) [ 000000000000000000000000]
empty                       (trunc      ) [ 000000000011000000000000]
icmp_ln92                   (icmp       ) [ 000000000111110000000000]
br_ln92                     (br         ) [ 000000000111110000000000]
xor_ln92                    (xor        ) [ 000000000010000000000000]
call_ln534                  (call       ) [ 000000000000000000000000]
agg_result_num_1_loc_load   (load       ) [ 001000010001110000000001]
agg_result_num16_1_loc_load (load       ) [ 001000010001110000000001]
agg_result_num2_1_loc_load  (load       ) [ 001000010001110000000001]
sub_ln92                    (sub        ) [ 000000000000000000000000]
base                        (add        ) [ 000000000000000000000000]
zext_ln91                   (zext       ) [ 000000000000000000000000]
add_ln100                   (add        ) [ 000000000000000000000000]
zext_ln100                  (zext       ) [ 000000000000000000000000]
tmp_73                      (add        ) [ 001000010001110000000001]
add_ln100_4                 (add        ) [ 000000000101110000000000]
icmp_ln104                  (icmp       ) [ 000000000001110000000000]
br_ln104                    (br         ) [ 001000010101110000000001]
agg_result_num_3            (phi        ) [ 000000000011100000000000]
agg_result_num16_3          (phi        ) [ 000000000011100000000000]
agg_result_num2_3           (phi        ) [ 000000000011100000000000]
base_0_lcssa_i2023          (phi        ) [ 000000000011100000000000]
zext_ln104                  (zext       ) [ 000000000000000000000000]
icmp_ln104_6                (icmp       ) [ 000000000000000000000000]
add_ln104                   (add        ) [ 000000000000000000000000]
select_ln104                (select     ) [ 000000000000100000000000]
call_ln534                  (call       ) [ 000000000000000000000000]
agg_result_p_0              (phi        ) [ 000000000000010000000000]
sext_ln104                  (sext       ) [ 000000000000000000000000]
agg_result_num_4_loc_load   (load       ) [ 000000000000000000000000]
agg_result_num16_4_loc_load (load       ) [ 000000000000000000000000]
agg_result_num2_4_loc_load  (load       ) [ 000000000000000000000000]
br_ln0                      (br         ) [ 000000000000000000000000]
agg_result_num_8            (phi        ) [ 000000000000010000000000]
agg_result_num16_8          (phi        ) [ 000000000000010000000000]
agg_result_num2_8           (phi        ) [ 000000000000010000000000]
this_p_write_assign         (phi        ) [ 000000000000010000000000]
mrv                         (insertvalue) [ 000000000000000000000000]
mrv_1                       (insertvalue) [ 000000000000000000000000]
mrv_2                       (insertvalue) [ 000000000000000000000000]
mrv_3                       (insertvalue) [ 000000000000000000000000]
ret_ln544                   (ret        ) [ 000000000000000000000000]
call_ln509                  (call       ) [ 000000000000000000000000]
num_res_1_02_loc_load       (load       ) [ 000000000000000010000000]
num_res_2_01_loc_load       (load       ) [ 000000000000000010000000]
call_ln0                    (call       ) [ 000000000000000000000000]
agg_result_num_6_loc_load   (load       ) [ 001000010001010000000001]
agg_result_num16_6_loc_load (load       ) [ 001000010001010000000001]
agg_result_num2_6_loc_load  (load       ) [ 001000010001010000000001]
br_ln0                      (br         ) [ 001000010001010000000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+_Pipeline_VITIS_LOOP_506_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="agg_result_num2_6_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_6_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="agg_result_num16_6_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_6_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="agg_result_num_6_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_6_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="num_res_2_01_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_01_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="num_res_1_02_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_02_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="agg_result_num2_4_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_4_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="agg_result_num16_4_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_4_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="agg_result_num_4_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="agg_result_num2_1_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_1_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="agg_result_num16_1_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_1_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="agg_result_num_1_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="idx_tmp_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="n_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read108_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read108/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read37_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="this_p_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_1/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="agg_result_num_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="agg_result_num_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="4"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="4"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="32" slack="1"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="agg_result_num16_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num16_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="agg_result_num16_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="5"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="2"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="32" slack="5"/>
<pin id="167" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_0/7 "/>
</bind>
</comp>

<comp id="170" class="1005" name="agg_result_num2_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num2_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="agg_result_num2_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="5"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="4" bw="32" slack="5"/>
<pin id="179" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_0/7 "/>
</bind>
</comp>

<comp id="182" class="1005" name="agg_result_num_3_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="agg_result_num_3_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="5"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/11 "/>
</bind>
</comp>

<comp id="193" class="1005" name="agg_result_num16_3_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_3 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="agg_result_num16_3_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="4"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_3/11 "/>
</bind>
</comp>

<comp id="204" class="1005" name="agg_result_num2_3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_3 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="agg_result_num2_3_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="4"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_3/11 "/>
</bind>
</comp>

<comp id="215" class="1005" name="base_0_lcssa_i2023_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i2023 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="base_0_lcssa_i2023_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i2023/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="agg_result_p_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="4"/>
<pin id="229" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="agg_result_p_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="4"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="3" slack="2"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/13 "/>
</bind>
</comp>

<comp id="238" class="1005" name="agg_result_num_8_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_8 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="agg_result_num_8_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="32" slack="11"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="6" bw="32" slack="11"/>
<pin id="249" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="8" bw="32" slack="7"/>
<pin id="251" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_8/13 "/>
</bind>
</comp>

<comp id="256" class="1005" name="agg_result_num16_8_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_8 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="agg_result_num16_8_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="4" bw="32" slack="11"/>
<pin id="265" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="32" slack="11"/>
<pin id="267" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="8" bw="32" slack="6"/>
<pin id="269" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_8/13 "/>
</bind>
</comp>

<comp id="274" class="1005" name="agg_result_num2_8_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_8 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="agg_result_num2_8_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="32" slack="11"/>
<pin id="283" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="32" slack="11"/>
<pin id="285" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="8" bw="32" slack="6"/>
<pin id="287" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_8/13 "/>
</bind>
</comp>

<comp id="292" class="1005" name="this_p_write_assign_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="this_p_write_assign_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="32" slack="11"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="32" slack="11"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="8" bw="32" slack="11"/>
<pin id="306" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="10" bw="32" slack="2"/>
<pin id="308" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/13 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="2" slack="0"/>
<pin id="315" dir="0" index="3" bw="32" slack="0"/>
<pin id="316" dir="0" index="4" bw="32" slack="0"/>
<pin id="317" dir="0" index="5" bw="32" slack="0"/>
<pin id="318" dir="0" index="6" bw="32" slack="1"/>
<pin id="319" dir="0" index="7" bw="32" slack="1"/>
<pin id="320" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln509/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="0" index="3" bw="32" slack="0"/>
<pin id="330" dir="0" index="4" bw="32" slack="6"/>
<pin id="331" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln534/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="3"/>
<pin id="339" dir="0" index="2" bw="32" slack="2"/>
<pin id="340" dir="0" index="3" bw="32" slack="2"/>
<pin id="341" dir="0" index="4" bw="2" slack="0"/>
<pin id="342" dir="0" index="5" bw="2" slack="0"/>
<pin id="343" dir="0" index="6" bw="32" slack="8"/>
<pin id="344" dir="0" index="7" bw="32" slack="8"/>
<pin id="345" dir="0" index="8" bw="32" slack="8"/>
<pin id="346" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln534/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="32" slack="0"/>
<pin id="356" dir="0" index="4" bw="2" slack="0"/>
<pin id="357" dir="0" index="5" bw="3" slack="0"/>
<pin id="358" dir="0" index="6" bw="32" slack="10"/>
<pin id="359" dir="0" index="7" bw="32" slack="10"/>
<pin id="360" dir="0" index="8" bw="32" slack="10"/>
<pin id="361" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln534/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="3"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="32" slack="0"/>
<pin id="372" dir="0" index="4" bw="32" slack="3"/>
<pin id="373" dir="0" index="5" bw="32" slack="3"/>
<pin id="374" dir="0" index="6" bw="32" slack="3"/>
<pin id="375" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_71/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bitcast_ln521_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln521_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln521/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln521_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln521_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="23" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521_2/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln521_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln521/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln521_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln521/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_68_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln527_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln527/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln527_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln527/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_69_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln534_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_67_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="0" index="3" bw="32" slack="0"/>
<pin id="464" dir="0" index="4" bw="2" slack="0"/>
<pin id="465" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_i1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln509_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln509/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="bitcast_ln77_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_70_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln77_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln77_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln77_7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="23" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_7/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln77_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln77_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="idx_tmp_loc_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="8"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="empty_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln92_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln92_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="agg_result_num_1_loc_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="10"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="agg_result_num16_1_loc_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="10"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_1_loc_load/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="agg_result_num2_1_loc_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="10"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_1_loc_load/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln92_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="2" slack="2"/>
<pin id="562" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="base_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln91_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln100_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="9"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln100_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/11 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_73_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="9"/>
<pin id="587" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln100_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="0" index="1" bw="3" slack="0"/>
<pin id="592" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_4/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln104_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln104_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln104_6_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_6/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln104_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln104_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="3" slack="0"/>
<pin id="620" dir="0" index="2" bw="3" slack="0"/>
<pin id="621" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln104_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/13 "/>
</bind>
</comp>

<comp id="631" class="1004" name="agg_result_num_4_loc_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="12"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="agg_result_num16_4_loc_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="12"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_4_loc_load/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="agg_result_num2_4_loc_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="12"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_4_loc_load/13 "/>
</bind>
</comp>

<comp id="643" class="1004" name="mrv_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="128" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mrv_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="128" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="mrv_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="128" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mrv_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="128" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="num_res_1_02_loc_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="3"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_02_loc_load/15 "/>
</bind>
</comp>

<comp id="671" class="1004" name="num_res_2_01_loc_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="3"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_01_loc_load/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="agg_result_num_6_loc_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="11"/>
<pin id="677" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_6_loc_load/23 "/>
</bind>
</comp>

<comp id="678" class="1004" name="agg_result_num16_6_loc_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="11"/>
<pin id="680" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_6_loc_load/23 "/>
</bind>
</comp>

<comp id="681" class="1004" name="agg_result_num2_6_loc_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="11"/>
<pin id="683" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_6_loc_load/23 "/>
</bind>
</comp>

<comp id="684" class="1005" name="n_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="agg_result_num2_6_loc_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="3"/>
<pin id="694" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num2_6_loc "/>
</bind>
</comp>

<comp id="698" class="1005" name="agg_result_num16_6_loc_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="3"/>
<pin id="700" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num16_6_loc "/>
</bind>
</comp>

<comp id="704" class="1005" name="agg_result_num_6_loc_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="3"/>
<pin id="706" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num_6_loc "/>
</bind>
</comp>

<comp id="710" class="1005" name="num_res_2_01_loc_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_2_01_loc "/>
</bind>
</comp>

<comp id="716" class="1005" name="num_res_1_02_loc_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_1_02_loc "/>
</bind>
</comp>

<comp id="722" class="1005" name="agg_result_num2_4_loc_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="10"/>
<pin id="724" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num2_4_loc "/>
</bind>
</comp>

<comp id="728" class="1005" name="agg_result_num16_4_loc_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="10"/>
<pin id="730" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num16_4_loc "/>
</bind>
</comp>

<comp id="734" class="1005" name="agg_result_num_4_loc_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="10"/>
<pin id="736" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="740" class="1005" name="agg_result_num2_1_loc_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="8"/>
<pin id="742" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num2_1_loc "/>
</bind>
</comp>

<comp id="746" class="1005" name="agg_result_num16_1_loc_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="8"/>
<pin id="748" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num16_1_loc "/>
</bind>
</comp>

<comp id="752" class="1005" name="agg_result_num_1_loc_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="8"/>
<pin id="754" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="758" class="1005" name="idx_tmp_loc_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="6"/>
<pin id="760" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="764" class="1005" name="p_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_read108_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read108 "/>
</bind>
</comp>

<comp id="782" class="1005" name="p_read37_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="791" class="1005" name="this_p_read_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="11"/>
<pin id="793" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="this_p_read_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="and_ln521_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="11"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln521 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_68_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="11"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln527_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="9"/>
<pin id="808" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln527 "/>
</bind>
</comp>

<comp id="811" class="1005" name="add_ln527_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="9"/>
<pin id="813" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln527 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_69_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="11"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="820" class="1005" name="trunc_ln534_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="3"/>
<pin id="822" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln534 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_67_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="829" class="1005" name="sub_i1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln509_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="2" slack="1"/>
<pin id="836" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln509 "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="846" class="1005" name="and_ln77_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="6"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="850" class="1005" name="empty_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln92_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="2"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="860" class="1005" name="xor_ln92_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="1"/>
<pin id="862" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_73_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="2"/>
<pin id="876" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="879" class="1005" name="add_ln100_4_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="2"/>
<pin id="881" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_4 "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln104_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="2"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="888" class="1005" name="select_ln104_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="1"/>
<pin id="890" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="149" pin="6"/><net_sink comp="146" pin=0"/></net>

<net id="169"><net_src comp="161" pin="6"/><net_sink comp="158" pin=0"/></net>

<net id="181"><net_src comp="173" pin="6"/><net_sink comp="170" pin=0"/></net>

<net id="191"><net_src comp="146" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="202"><net_src comp="158" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="213"><net_src comp="170" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="255"><net_src comp="146" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="273"><net_src comp="158" pin="1"/><net_sink comp="259" pin=8"/></net>

<net id="291"><net_src comp="170" pin="1"/><net_sink comp="277" pin=8"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="310"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="134" pin="2"/><net_sink comp="311" pin=3"/></net>

<net id="323"><net_src comp="128" pin="2"/><net_sink comp="311" pin=4"/></net>

<net id="324"><net_src comp="122" pin="2"/><net_sink comp="311" pin=5"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="146" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="161" pin="6"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="173" pin="6"/><net_sink comp="325" pin=3"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="146" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="158" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="170" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="185" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="364"><net_src comp="196" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="207" pin="4"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="219" pin="4"/><net_sink comp="351" pin=4"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="385"><net_src comp="116" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="149" pin="6"/><net_sink comp="381" pin=0"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="20" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="22" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="391" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="401" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="381" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="140" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="140" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="140" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="140" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="134" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="128" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="122" pin="2"/><net_sink comp="459" pin=3"/></net>

<net id="470"><net_src comp="455" pin="1"/><net_sink comp="459" pin=4"/></net>

<net id="471"><net_src comp="459" pin="5"/><net_sink comp="377" pin=0"/></net>

<net id="476"><net_src comp="36" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="140" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="482"><net_src comp="140" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="487"><net_src comp="146" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="18" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="20" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="22" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="484" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="488" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="24" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="26" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="381" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="538"><net_src comp="526" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="529" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="540" pin="2"/><net_sink comp="336" pin=5"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="54" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="564" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="571" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="575" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="564" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="48" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="219" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="219" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="48" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="601" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="56" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="605" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="351" pin=5"/></net>

<net id="629"><net_src comp="231" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="647"><net_src comp="64" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="296" pin="12"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="241" pin="12"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="259" pin="12"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="277" pin="12"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="687"><net_src comp="116" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="695"><net_src comp="68" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="367" pin=6"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="701"><net_src comp="72" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="367" pin=5"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="707"><net_src comp="76" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="713"><net_src comp="80" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="311" pin=7"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="719"><net_src comp="84" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="311" pin=6"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="725"><net_src comp="88" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="351" pin=8"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="731"><net_src comp="92" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="351" pin=7"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="737"><net_src comp="96" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="351" pin=6"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="743"><net_src comp="100" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="336" pin=8"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="749"><net_src comp="104" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="336" pin=7"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="755"><net_src comp="108" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="761"><net_src comp="112" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="325" pin=4"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="767"><net_src comp="122" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="311" pin=5"/></net>

<net id="776"><net_src comp="128" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="780"><net_src comp="773" pin="1"/><net_sink comp="259" pin=6"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="785"><net_src comp="134" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="794"><net_src comp="140" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="296" pin=8"/></net>

<net id="801"><net_src comp="423" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="429" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="437" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="814"><net_src comp="441" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="819"><net_src comp="447" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="455" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="459" pin="5"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="832"><net_src comp="472" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="837"><net_src comp="479" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="842"><net_src comp="377" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="849"><net_src comp="520" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="529" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="859"><net_src comp="534" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="540" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="877"><net_src comp="584" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="296" pin=10"/></net>

<net id="882"><net_src comp="589" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="887"><net_src comp="595" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="617" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="351" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+ : this_p_read | {2 }
	Port: operator+ : p_read3 | {2 }
	Port: operator+ : p_read10 | {2 }
	Port: operator+ : p_read11 | {2 }
	Port: operator+ : n | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		trunc_ln521 : 1
		icmp_ln521 : 2
		icmp_ln521_2 : 2
		or_ln521 : 3
		and_ln521 : 3
		br_ln521 : 3
		br_ln524 : 1
		tmp_69 : 1
		br_ln527 : 2
		tmp_67 : 1
		add : 2
		call_ln509 : 1
	State 3
	State 4
	State 5
	State 6
		tmp_71 : 1
	State 7
		tmp_70 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_7 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
		call_ln534 : 1
	State 8
	State 9
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln534 : 2
	State 10
	State 11
		base : 1
		zext_ln91 : 2
		zext_ln100 : 2
		tmp_73 : 3
		add_ln100_4 : 3
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_3 : 4
		agg_result_num2_3 : 4
		base_0_lcssa_i2023 : 4
		zext_ln104 : 5
		icmp_ln104_6 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln534 : 8
	State 12
	State 13
		sext_ln104 : 1
		agg_result_num_8 : 1
		agg_result_num16_8 : 1
		agg_result_num2_8 : 1
		this_p_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln544 : 7
	State 14
	State 15
		call_ln0 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |    0    |    0    |    66   |   164   |
|          |  grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336 |    0    |    0    |   199   |    41   |
|          | grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351 |    0    |    0    |   224   |   100   |
|          |   grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367  |    0    |    0    |    98   |    31   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_377                   |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln527_fu_441                |    0    |    0    |    0    |    39   |
|          |                   base_fu_564                   |    0    |    0    |    0    |    4    |
|    add   |                 add_ln100_fu_575                |    0    |    0    |    0    |    4    |
|          |                  tmp_73_fu_584                  |    0    |    0    |    0    |    39   |
|          |                add_ln100_4_fu_589               |    0    |    0    |    0    |    4    |
|          |                 add_ln104_fu_611                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln521_fu_405                |    0    |    0    |    0    |    11   |
|          |               icmp_ln521_2_fu_411               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln77_fu_502                |    0    |    0    |    0    |    11   |
|   icmp   |                icmp_ln77_7_fu_508               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln92_fu_534                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_595                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_6_fu_605               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                  sub_i1_fu_472                  |    0    |    0    |    0    |    39   |
|          |                 sub_ln92_fu_559                 |    0    |    0    |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    mux   |                  tmp_67_fu_459                  |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln521_fu_417                 |    0    |    0    |    0    |    2    |
|          |                  or_ln77_fu_514                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln521_fu_423                |    0    |    0    |    0    |    2    |
|          |                 and_ln77_fu_520                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln104_fu_617               |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln92_fu_540                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                n_read_read_fu_116               |    0    |    0    |    0    |    0    |
|          |                p_read_read_fu_122               |    0    |    0    |    0    |    0    |
|   read   |              p_read108_read_fu_128              |    0    |    0    |    0    |    0    |
|          |               p_read37_read_fu_134              |    0    |    0    |    0    |    0    |
|          |            this_p_read_1_read_fu_140            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_381                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|partselect|                    tmp_fu_391                   |    0    |    0    |    0    |    0    |
|          |                  tmp_70_fu_488                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln521_fu_401               |    0    |    0    |    0    |    0    |
|          |                trunc_ln527_fu_437               |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln534_fu_455               |    0    |    0    |    0    |    0    |
|          |                trunc_ln509_fu_479               |    0    |    0    |    0    |    0    |
|          |                trunc_ln77_fu_498                |    0    |    0    |    0    |    0    |
|          |                   empty_fu_529                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_68_fu_429                  |    0    |    0    |    0    |    0    |
|          |                  tmp_69_fu_447                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln91_fu_571                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln100_fu_580                |    0    |    0    |    0    |    0    |
|          |                zext_ln104_fu_601                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln104_fu_626                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_643                   |    0    |    0    |    0    |    0    |
|insertvalue|                   mrv_1_fu_649                  |    0    |    0    |    0    |    0    |
|          |                   mrv_2_fu_655                  |    0    |    0    |    0    |    0    |
|          |                   mrv_3_fu_661                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    2    |  0.427  |   1013  |   940   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln100_4_reg_879     |    3   |
|       add_ln527_reg_811      |   32   |
|          add_reg_839         |   32   |
|  agg_result_num16_0_reg_158  |   32   |
|agg_result_num16_1_loc_reg_746|   32   |
|  agg_result_num16_3_reg_193  |   32   |
|agg_result_num16_4_loc_reg_728|   32   |
|agg_result_num16_6_loc_reg_698|   32   |
|  agg_result_num16_8_reg_256  |   32   |
|   agg_result_num2_0_reg_170  |   32   |
| agg_result_num2_1_loc_reg_740|   32   |
|   agg_result_num2_3_reg_204  |   32   |
| agg_result_num2_4_loc_reg_722|   32   |
| agg_result_num2_6_loc_reg_692|   32   |
|   agg_result_num2_8_reg_274  |   32   |
|   agg_result_num_0_reg_146   |   32   |
| agg_result_num_1_loc_reg_752 |   32   |
|   agg_result_num_3_reg_182   |   32   |
| agg_result_num_4_loc_reg_734 |   32   |
| agg_result_num_6_loc_reg_704 |   32   |
|   agg_result_num_8_reg_238   |   32   |
|    agg_result_p_0_reg_227    |    3   |
|       and_ln521_reg_798      |    1   |
|       and_ln77_reg_846       |    1   |
|  base_0_lcssa_i2023_reg_215  |    2   |
|         empty_reg_850        |    2   |
|      icmp_ln104_reg_884      |    1   |
|       icmp_ln92_reg_856      |    1   |
|      idx_tmp_loc_reg_758     |   32   |
|        n_read_reg_684        |   32   |
|   num_res_1_02_loc_reg_716   |   32   |
|   num_res_2_01_loc_reg_710   |   32   |
|       p_read108_reg_773      |   32   |
|       p_read37_reg_782       |   32   |
|        p_read_reg_764        |   32   |
|     select_ln104_reg_888     |    3   |
|        sub_i1_reg_829        |   32   |
|     this_p_read_1_reg_791    |   32   |
|  this_p_write_assign_reg_292 |   32   |
|        tmp_67_reg_824        |   32   |
|        tmp_68_reg_802        |    1   |
|        tmp_69_reg_816        |    1   |
|        tmp_73_reg_874        |   32   |
|      trunc_ln509_reg_834     |    2   |
|      trunc_ln527_reg_806     |    3   |
|      trunc_ln534_reg_820     |    2   |
|       xor_ln92_reg_860       |    2   |
+------------------------------+--------+
|             Total            |  1052  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|            base_0_lcssa_i2023_reg_215           |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |  p2  |   2  |   2  |    4   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |  p3  |   2  |  32  |   64   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |  p4  |   2  |  32  |   64   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311  |  p5  |   2  |  32  |   64   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351 |  p5  |   2  |   3  |    6   ||    9    |
|                    grp_fu_377                   |  p0  |   2  |  32  |   64   ||    9    |
|                    grp_fu_381                   |  p0  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   438  ||  4.746  ||   104   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |  1013  |   940  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |  1052  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |  2065  |  1044  |
+-----------+--------+--------+--------+--------+
