/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [33:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_13z;
  wire [26:0] celloutsig_0_15z;
  wire [32:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [25:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [2:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z[3] ^ celloutsig_1_1z[7];
  assign celloutsig_1_9z = celloutsig_1_7z[1] ^ celloutsig_1_6z;
  assign celloutsig_0_21z = celloutsig_0_8z ^ celloutsig_0_5z[2];
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[9];
  assign celloutsig_1_0z = in_data[191:172] == in_data[147:128];
  assign celloutsig_0_8z = in_data[34:31] == celloutsig_0_3z[4:1];
  assign celloutsig_0_50z = celloutsig_0_3z[8:5] === { celloutsig_0_10z[10:8], celloutsig_0_21z };
  assign celloutsig_1_18z = { celloutsig_1_1z[13:10], celloutsig_1_10z } === in_data[135:131];
  assign celloutsig_0_9z = celloutsig_0_3z[7:1] === { in_data[48:47], celloutsig_0_6z };
  assign celloutsig_0_1z = { celloutsig_0_0z[3], celloutsig_0_0z } === in_data[80:72];
  assign celloutsig_1_10z = { in_data[151:143], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z } <= { celloutsig_1_1z[13:0], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[85:78] % { 1'h1, in_data[6:0] };
  assign celloutsig_1_7z = in_data[100:97] % { 1'h1, celloutsig_1_2z[13:11] };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[32:17] };
  assign celloutsig_0_28z = in_data[67:61] % { 1'h1, celloutsig_0_17z[12:7] };
  assign celloutsig_0_3z = - { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_52z = - { celloutsig_0_28z[4:2], celloutsig_0_50z };
  assign celloutsig_0_5z = - in_data[92:87];
  assign celloutsig_1_2z = - { celloutsig_1_1z[10], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = - { in_data[28:23], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = - in_data[91:65];
  assign celloutsig_1_1z = ~ { in_data[156:142], celloutsig_1_0z };
  assign celloutsig_0_32z = ~ celloutsig_0_15z[26:1];
  assign celloutsig_0_4z = in_data[60:51] | { in_data[64:56], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z } | { in_data[90:82], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_10z[27:14], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } | { celloutsig_0_4z[6:1], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_19z = | { celloutsig_1_10z, celloutsig_1_3z[7] };
  assign celloutsig_1_3z = celloutsig_1_2z[15:0] >> in_data[122:107];
  assign celloutsig_1_5z = celloutsig_1_3z >> celloutsig_1_2z[15:0];
  assign celloutsig_0_6z = { celloutsig_0_5z[5:2], celloutsig_0_2z } >> { celloutsig_0_3z[7:4], celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_51z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_51z = celloutsig_0_32z[12:10];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
