<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L2_out_4_x1'" level="0">
<item name = "Date">Sun Sep 18 20:13:20 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68609, 68609, 0.229 ms, 0.229 ms, 68609, 68609, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L2_out_4_x1_loop_1_C_drain_IO_L2_out_4_x1_loop_2_C_drain_IO_L2_out_4_x1_loop_3">68608, 68608, 67, -, -, 1024, no</column>
<column name=" + C_drain_IO_L2_out_4_x1_loop_4_C_drain_IO_L2_out_4_x1_loop_5">64, 64, 2, 1, 1, 64, yes</column>
<column name=" + C_drain_IO_L2_out_4_x1_loop_6_C_drain_IO_L2_out_4_x1_loop_7">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 172, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 154, -</column>
<column name="Register">-, -, 65, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_223_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln890_13_fu_211_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_14_fu_228_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln890_15_fu_155_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln890_fu_241_p2">+, 0, 0, 14, 7, 1</column>
<column name="and_ln37611_fu_185_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln870_fu_205_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln89035_fu_179_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_653_fu_167_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln890_654_fu_247_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln890_655_fu_217_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln890_fu_161_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37612_fu_191_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln37612_fu_197_p3">select, 0, 0, 4, 1, 3</column>
<column name="select_ln890_fu_234_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln37611_fu_173_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="c3_V_reg_122">9, 2, 4, 8</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_4_x1296_din">14, 3, 128, 384</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten15_reg_110">9, 2, 8, 16</column>
<column name="indvar_flatten27_reg_99">9, 2, 11, 22</column>
<column name="indvar_flatten7_reg_133">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_144">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln890_15_reg_253">11, 0, 11, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c3_V_reg_122">4, 0, 4, 0</column>
<column name="icmp_ln890_653_reg_262">1, 0, 1, 0</column>
<column name="icmp_ln890_654_reg_300">1, 0, 1, 0</column>
<column name="icmp_ln890_655_reg_281">1, 0, 1, 0</column>
<column name="indvar_flatten15_reg_110">8, 0, 8, 0</column>
<column name="indvar_flatten27_reg_99">11, 0, 11, 0</column>
<column name="indvar_flatten7_reg_133">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_144">7, 0, 7, 0</column>
<column name="select_ln37612_reg_267">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L2_out_4_x1, return value</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_5_x1297_dout">in, 128, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_5_x1297, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_5_x1297, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_5_x1297_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_5_x1297, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_4_x1296_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_4_x1296, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_4_x1296, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_4_x1296_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_4_x1296, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_dout">in, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_0_x1260, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_0_x1260, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_4_0_x1260, pointer</column>
</table>
</item>
</section>
</profile>
