{
  "module_name": "tpc_pll_regs.h",
  "hash_id": "9c77971dcc0da8eb851b2902cb06851962d69e0ced987c66b72f5667f88a25c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC_PLL_REGS_H_\n#define ASIC_REG_TPC_PLL_REGS_H_\n\n \n\n#define mmTPC_PLL_NR                                                 0xE01100\n\n#define mmTPC_PLL_NF                                                 0xE01104\n\n#define mmTPC_PLL_OD                                                 0xE01108\n\n#define mmTPC_PLL_NB                                                 0xE0110C\n\n#define mmTPC_PLL_CFG                                                0xE01110\n\n#define mmTPC_PLL_LOSE_MASK                                          0xE01120\n\n#define mmTPC_PLL_LOCK_INTR                                          0xE01128\n\n#define mmTPC_PLL_LOCK_BYPASS                                        0xE0112C\n\n#define mmTPC_PLL_DATA_CHNG                                          0xE01130\n\n#define mmTPC_PLL_RST                                                0xE01134\n\n#define mmTPC_PLL_SLIP_WD_CNTR                                       0xE01150\n\n#define mmTPC_PLL_DIV_FACTOR_0                                       0xE01200\n\n#define mmTPC_PLL_DIV_FACTOR_1                                       0xE01204\n\n#define mmTPC_PLL_DIV_FACTOR_2                                       0xE01208\n\n#define mmTPC_PLL_DIV_FACTOR_3                                       0xE0120C\n\n#define mmTPC_PLL_DIV_FACTOR_CMD_0                                   0xE01220\n\n#define mmTPC_PLL_DIV_FACTOR_CMD_1                                   0xE01224\n\n#define mmTPC_PLL_DIV_FACTOR_CMD_2                                   0xE01228\n\n#define mmTPC_PLL_DIV_FACTOR_CMD_3                                   0xE0122C\n\n#define mmTPC_PLL_DIV_SEL_0                                          0xE01280\n\n#define mmTPC_PLL_DIV_SEL_1                                          0xE01284\n\n#define mmTPC_PLL_DIV_SEL_2                                          0xE01288\n\n#define mmTPC_PLL_DIV_SEL_3                                          0xE0128C\n\n#define mmTPC_PLL_DIV_EN_0                                           0xE012A0\n\n#define mmTPC_PLL_DIV_EN_1                                           0xE012A4\n\n#define mmTPC_PLL_DIV_EN_2                                           0xE012A8\n\n#define mmTPC_PLL_DIV_EN_3                                           0xE012AC\n\n#define mmTPC_PLL_DIV_FACTOR_BUSY_0                                  0xE012C0\n\n#define mmTPC_PLL_DIV_FACTOR_BUSY_1                                  0xE012C4\n\n#define mmTPC_PLL_DIV_FACTOR_BUSY_2                                  0xE012C8\n\n#define mmTPC_PLL_DIV_FACTOR_BUSY_3                                  0xE012CC\n\n#define mmTPC_PLL_CLK_GATER                                          0xE01300\n\n#define mmTPC_PLL_CLK_RLX_0                                          0xE01310\n\n#define mmTPC_PLL_CLK_RLX_1                                          0xE01314\n\n#define mmTPC_PLL_CLK_RLX_2                                          0xE01318\n\n#define mmTPC_PLL_CLK_RLX_3                                          0xE0131C\n\n#define mmTPC_PLL_REF_CNTR_PERIOD                                    0xE01400\n\n#define mmTPC_PLL_REF_LOW_THRESHOLD                                  0xE01410\n\n#define mmTPC_PLL_REF_HIGH_THRESHOLD                                 0xE01420\n\n#define mmTPC_PLL_PLL_NOT_STABLE                                     0xE01430\n\n#define mmTPC_PLL_FREQ_CALC_EN                                       0xE01440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}