INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otuzikibit_carry
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:32]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:33]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:34]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:35]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:36]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:37]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.srcs/sources_1/new/otuzikibit_carry.v:38]
INFO: [VRFC 10-311] analyzing module dortbit_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/carry look ahedar/32bit carry look ahedar/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
