

================================================================
== Vivado HLS Report for 'MadgwickAHRSupdate'
================================================================
* Date:           Tue Dec  5 11:58:49 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  184|  732|  185|  733|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 267
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_232)
	16  / (!tmp_232)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_237)
	16  / (!tmp_237)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!tmp_232) | (!tmp_237) | (!tmp_242)
	267  / (tmp_232 & tmp_237 & tmp_242)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / (tmp_247)
	57  / (!tmp_247)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (tmp_252)
	57  / (!tmp_252)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / (!tmp_247) | (!tmp_252) | (!tmp_257)
	248  / (tmp_247 & tmp_252 & tmp_257)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
267 --> 
	266  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [4 x float]* %m, i64 0, i64 1" [MadgwickAHRS.cpp:46]
ST_1 : Operation 269 [2/2] (2.32ns)   --->   "%m_load = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 270 [1/2] (2.32ns)   --->   "%m_load = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 3> : 2.73ns
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%m_load_to_int = bitcast float %m_load to i32" [MadgwickAHRS.cpp:46]
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i32 %m_load_to_int to i23" [MadgwickAHRS.cpp:46]
ST_3 : Operation 274 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_86, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [4/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.73ns
ST_4 : Operation 277 [3/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.73ns
ST_5 : Operation 278 [2/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.66ns
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %g) nounwind, !map !43"
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a) nounwind, !map !47"
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %m) nounwind, !map !51"
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [4 x float]* %m, i64 0, i64 0"
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [4 x float]* %a, i64 0, i64 0"
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%g_addr = getelementptr [4 x float]* %g, i64 0, i64 0"
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @MadgwickAHRSupdate_s) nounwind"
ST_6 : Operation 286 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %g_addr, align 4" [MadgwickAHRS.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 287 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %a_addr, align 4" [MadgwickAHRS.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 288 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %m_addr, align 4" [MadgwickAHRS.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_87 = or i1 %notrhs, %notlhs" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_232 = and i1 %tmp_87, %tmp_88" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %tmp_232, label %1, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [4 x float]* %m, i64 0, i64 2" [MadgwickAHRS.cpp:46]
ST_6 : Operation 294 [2/2] (2.32ns)   --->   "%m_load_1 = load float* %m_addr_2, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 295 [1/2] (2.32ns)   --->   "%m_load_1 = load float* %m_addr_2, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 8> : 2.73ns
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%m_load_1_to_int = bitcast float %m_load_1 to i32" [MadgwickAHRS.cpp:46]
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_233 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_1_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_234 = trunc i32 %m_load_1_to_int to i23" [MadgwickAHRS.cpp:46]
ST_8 : Operation 299 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_233, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_234, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [4/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.73ns
ST_9 : Operation 302 [3/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.73ns
ST_10 : Operation 303 [2/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.66ns
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node tmp_237)   --->   "%tmp_235 = or i1 %notrhs1, %notlhs1" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_237 = and i1 %tmp_235, %tmp_236" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %tmp_237, label %2, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr [4 x float]* %m, i64 0, i64 3" [MadgwickAHRS.cpp:46]
ST_11 : Operation 309 [2/2] (2.32ns)   --->   "%m_load_2 = load float* %m_addr_3, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 12> : 2.32ns
ST_12 : Operation 310 [1/2] (2.32ns)   --->   "%m_load_2 = load float* %m_addr_3, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 13> : 2.73ns
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%m_load_2_to_int = bitcast float %m_load_2 to i32" [MadgwickAHRS.cpp:46]
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_2_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_239 = trunc i32 %m_load_2_to_int to i23" [MadgwickAHRS.cpp:46]
ST_13 : Operation 314 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_238, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_239, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [4/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.73ns
ST_14 : Operation 317 [3/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 2.73ns
ST_15 : Operation 318 [2/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.66ns
ST_16 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_242)   --->   "%tmp_240 = or i1 %notrhs2, %notlhs2" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_242 = and i1 %tmp_240, %tmp_241" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %tmp_242, label %3, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_16 : Operation 323 [2/2] (2.32ns)   --->   "%q_load = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%g_addr_3 = getelementptr [4 x float]* %g, i64 0, i64 1" [MadgwickAHRS.cpp:52]
ST_16 : Operation 325 [2/2] (2.32ns)   --->   "%g_load = load float* %g_addr_3, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 326 [2/2] (0.00ns)   --->   "call fastcc void @MadgwickAHRSupdateIM([4 x float]* %g, [4 x float]* %a) nounwind" [MadgwickAHRS.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 17> : 2.32ns
ST_17 : Operation 327 [1/2] (2.32ns)   --->   "%q_load = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 328 [1/2] (2.32ns)   --->   "%g_load = load float* %g_addr_3, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 329 [2/2] (2.32ns)   --->   "%q_load_8 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%g_addr_4 = getelementptr [4 x float]* %g, i64 0, i64 2" [MadgwickAHRS.cpp:52]
ST_17 : Operation 331 [2/2] (2.32ns)   --->   "%g_load_3 = load float* %g_addr_4, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%g_addr_5 = getelementptr [4 x float]* %g, i64 0, i64 3" [MadgwickAHRS.cpp:52]
ST_17 : Operation 333 [2/2] (2.32ns)   --->   "%g_load_4 = load float* %g_addr_5, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 334 [2/2] (2.32ns)   --->   "%q_load_10 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 18> : 2.32ns
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_82_to_int = bitcast float %q_load to i32" [MadgwickAHRS.cpp:52]
ST_18 : Operation 336 [1/1] (0.86ns)   --->   "%tmp_82_neg = xor i32 %tmp_82_to_int, -2147483648" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [1/2] (2.32ns)   --->   "%q_load_8 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 338 [1/2] (2.32ns)   --->   "%g_load_3 = load float* %g_addr_4, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 339 [1/2] (2.32ns)   --->   "%g_load_4 = load float* %g_addr_5, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 340 [1/2] (2.32ns)   --->   "%q_load_10 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 19> : 4.35ns
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_s = bitcast i32 %tmp_82_neg to float" [MadgwickAHRS.cpp:52]
ST_19 : Operation 342 [5/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [5/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [5/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [5/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [5/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [5/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [5/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [5/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.35ns
ST_20 : Operation 350 [4/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [4/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [4/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [4/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 354 [4/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [4/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [4/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [4/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.35ns
ST_21 : Operation 358 [3/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [3/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [3/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [3/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [3/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [3/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [3/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [3/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 4.35ns
ST_22 : Operation 366 [2/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [2/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [2/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [2/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [2/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [2/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [2/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [2/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 4.35ns
ST_23 : Operation 374 [1/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 375 [1/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [1/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 4.35ns
ST_24 : Operation 382 [9/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 383 [9/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [9/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 385 [9/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 4.35ns
ST_25 : Operation 386 [8/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 387 [8/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [8/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [8/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 4.35ns
ST_26 : Operation 390 [7/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [2/2] (2.32ns)   --->   "%q_load_9 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_26 : Operation 392 [7/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [7/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [7/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 4.35ns
ST_27 : Operation 395 [6/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [1/2] (2.32ns)   --->   "%q_load_9 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_27 : Operation 397 [6/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [6/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [6/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 4.35ns
ST_28 : Operation 400 [5/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 401 [5/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [5/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [5/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [5/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [5/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [5/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [5/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 4.35ns
ST_29 : Operation 408 [4/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [4/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [4/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [4/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [4/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [4/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [4/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [4/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 4.35ns
ST_30 : Operation 416 [3/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 417 [3/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [3/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [3/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [3/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [3/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [3/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 423 [3/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 4.35ns
ST_31 : Operation 424 [2/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [2/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [2/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 427 [2/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [2/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 429 [2/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 430 [2/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 431 [2/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 4.35ns
ST_32 : Operation 432 [1/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 433 [1/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 434 [1/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 435 [1/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 436 [1/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 437 [1/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 438 [1/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 439 [1/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 4.35ns
ST_33 : Operation 440 [9/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 441 [9/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [9/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 443 [9/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 4.35ns
ST_34 : Operation 444 [8/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 445 [8/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 446 [8/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 447 [8/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 4.35ns
ST_35 : Operation 448 [7/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [7/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [7/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [7/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 4.35ns
ST_36 : Operation 452 [6/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [6/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 454 [6/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 455 [6/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 4.35ns
ST_37 : Operation 456 [5/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 457 [5/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 458 [5/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 459 [5/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 4.35ns
ST_38 : Operation 460 [4/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 461 [4/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 462 [4/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 463 [4/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 4.35ns
ST_39 : Operation 464 [3/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 465 [3/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 466 [3/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 467 [3/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 4.35ns
ST_40 : Operation 468 [2/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 469 [2/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 470 [2/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 471 [2/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 4.35ns
ST_41 : Operation 472 [1/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 473 [1/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 474 [1/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 475 [1/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 476 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [4 x float]* %a, i64 0, i64 1" [MadgwickAHRS.cpp:62]
ST_41 : Operation 477 [2/2] (2.32ns)   --->   "%a_load = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 42> : 4.35ns
ST_42 : Operation 478 [5/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 479 [5/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 480 [5/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 481 [5/5] (4.35ns)   --->   "%qDot_3 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 482 [1/2] (2.32ns)   --->   "%a_load = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 43> : 4.35ns
ST_43 : Operation 483 [4/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 484 [4/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 485 [4/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 486 [4/5] (4.35ns)   --->   "%qDot_3 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 487 [1/1] (0.00ns)   --->   "%a_load_to_int = bitcast float %a_load to i32" [MadgwickAHRS.cpp:62]
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_243 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_244 = trunc i32 %a_load_to_int to i23" [MadgwickAHRS.cpp:62]
ST_43 : Operation 490 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_243, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 491 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_244, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 492 [4/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 4.35ns
ST_44 : Operation 493 [3/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 494 [3/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 495 [3/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 496 [3/5] (4.35ns)   --->   "%qDot_3 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 497 [3/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 4.35ns
ST_45 : Operation 498 [2/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 499 [2/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [2/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 501 [2/5] (4.35ns)   --->   "%qDot_3 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 502 [2/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 4.35ns
ST_46 : Operation 503 [1/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 504 [1/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 505 [1/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 506 [1/5] (4.35ns)   --->   "%qDot_3 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node tmp_247)   --->   "%tmp_245 = or i1 %notrhs7, %notlhs6" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 508 [1/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 509 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_247 = and i1 %tmp_245, %tmp_246" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %tmp_247, label %4, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [4 x float]* %a, i64 0, i64 2" [MadgwickAHRS.cpp:62]
ST_46 : Operation 512 [2/2] (2.32ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 47> : 2.32ns
ST_47 : Operation 513 [1/2] (2.32ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 48> : 2.73ns
ST_48 : Operation 514 [1/1] (0.00ns)   --->   "%a_load_6_to_int = bitcast float %a_load_6 to i32" [MadgwickAHRS.cpp:62]
ST_48 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_248 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_6_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_48 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_249 = trunc i32 %a_load_6_to_int to i23" [MadgwickAHRS.cpp:62]
ST_48 : Operation 517 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_248, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 518 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_249, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 519 [4/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 2.73ns
ST_49 : Operation 520 [3/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 2.73ns
ST_50 : Operation 521 [2/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 3.66ns
ST_51 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node tmp_252)   --->   "%tmp_250 = or i1 %notrhs9, %notlhs8" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 523 [1/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 524 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_252 = and i1 %tmp_250, %tmp_251" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 525 [1/1] (0.00ns)   --->   "br i1 %tmp_252, label %5, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [4 x float]* %a, i64 0, i64 3" [MadgwickAHRS.cpp:62]
ST_51 : Operation 527 [2/2] (2.32ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 52> : 2.32ns
ST_52 : Operation 528 [1/2] (2.32ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 53> : 2.73ns
ST_53 : Operation 529 [1/1] (0.00ns)   --->   "%a_load_7_to_int = bitcast float %a_load_7 to i32" [MadgwickAHRS.cpp:62]
ST_53 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_253 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_7_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_53 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_254 = trunc i32 %a_load_7_to_int to i23" [MadgwickAHRS.cpp:62]
ST_53 : Operation 532 [1/1] (1.55ns)   --->   "%notlhs3 = icmp ne i8 %tmp_253, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 533 [1/1] (2.44ns)   --->   "%notrhs3 = icmp eq i23 %tmp_254, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 534 [4/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 2.73ns
ST_54 : Operation 535 [3/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 2.73ns
ST_55 : Operation 536 [2/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 3.66ns
ST_56 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp_257)   --->   "%tmp_255 = or i1 %notrhs3, %notlhs3" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 538 [1/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_257 = and i1 %tmp_255, %tmp_256" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 2.32ns
ST_57 : Operation 540 [1/1] (1.76ns)   --->   "br i1 %tmp_257, label %._crit_edge5, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_57 : Operation 541 [2/2] (2.32ns)   --->   "%q_load_11 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 58> : 2.32ns
ST_58 : Operation 542 [1/2] (2.32ns)   --->   "%q_load_11 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 59> : 4.35ns
ST_59 : Operation 543 [5/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 4.35ns
ST_60 : Operation 544 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* %m) nounwind" [MadgwickAHRS.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 545 [4/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 4.35ns
ST_61 : Operation 546 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* %m) nounwind" [MadgwickAHRS.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 547 [3/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 4.35ns
ST_62 : Operation 548 [2/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 549 [2/2] (2.32ns)   --->   "%m_load_3 = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_62 : Operation 550 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr [4 x float]* %m, i64 0, i64 2" [MadgwickAHRS.cpp:72]
ST_62 : Operation 551 [2/2] (2.32ns)   --->   "%m_load_4 = load float* %m_addr_4, align 4" [MadgwickAHRS.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 63> : 4.35ns
ST_63 : Operation 552 [1/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 553 [1/2] (2.32ns)   --->   "%m_load_3 = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_63 : Operation 554 [1/2] (2.32ns)   --->   "%m_load_4 = load float* %m_addr_4, align 4" [MadgwickAHRS.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 64> : 4.35ns
ST_64 : Operation 555 [5/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 556 [5/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 557 [5/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 4.35ns
ST_65 : Operation 558 [4/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 559 [4/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 560 [4/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 4.35ns
ST_66 : Operation 561 [3/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 562 [3/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 563 [3/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 4.35ns
ST_67 : Operation 564 [2/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 565 [2/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 566 [2/2] (2.32ns)   --->   "%q_load_14 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_67 : Operation 567 [2/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 4.35ns
ST_68 : Operation 568 [1/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 569 [1/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 570 [2/2] (2.32ns)   --->   "%q_load_12 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 571 [2/2] (2.32ns)   --->   "%q_load_13 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 572 [1/2] (2.32ns)   --->   "%q_load_14 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 573 [1/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 4.35ns
ST_69 : Operation 574 [1/2] (2.32ns)   --->   "%q_load_12 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_69 : Operation 575 [1/2] (2.32ns)   --->   "%q_load_13 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_69 : Operation 576 [5/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 577 [5/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 578 [5/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 579 [5/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_144_to_int = bitcast float %p_2q0mx to i32" [MadgwickAHRS.cpp:99]
ST_69 : Operation 581 [1/1] (0.86ns)   --->   "%tmp_144_neg = xor i32 %tmp_144_to_int, -2147483648" [MadgwickAHRS.cpp:99]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 4.35ns
ST_70 : Operation 582 [4/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 583 [4/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [4/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 585 [4/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_121 = bitcast i32 %tmp_144_neg to float" [MadgwickAHRS.cpp:99]
ST_70 : Operation 587 [5/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 588 [5/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 4.35ns
ST_71 : Operation 589 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr [4 x float]* %m, i64 0, i64 3" [MadgwickAHRS.cpp:73]
ST_71 : Operation 590 [2/2] (2.32ns)   --->   "%m_load_5 = load float* %m_addr_5, align 4" [MadgwickAHRS.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_71 : Operation 591 [3/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 592 [3/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 593 [3/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 594 [3/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 595 [4/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 596 [4/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 4.35ns
ST_72 : Operation 597 [1/2] (2.32ns)   --->   "%m_load_5 = load float* %m_addr_5, align 4" [MadgwickAHRS.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_72 : Operation 598 [2/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 599 [2/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 600 [2/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 601 [2/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 602 [3/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 603 [3/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 4.35ns
ST_73 : Operation 604 [5/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 605 [1/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 606 [1/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 607 [1/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 608 [1/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 609 [2/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 610 [2/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 4.35ns
ST_74 : Operation 611 [4/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 612 [9/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 613 [9/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 614 [1/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 615 [1/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 4.35ns
ST_75 : Operation 616 [3/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 617 [8/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 618 [8/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 619 [9/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 4.35ns
ST_76 : Operation 620 [2/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 621 [7/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 622 [7/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 623 [8/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 4.35ns
ST_77 : Operation 624 [1/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 625 [5/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 626 [6/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 627 [6/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 628 [7/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 4.35ns
ST_78 : Operation 629 [4/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 630 [5/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 631 [5/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 632 [5/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 633 [5/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 634 [6/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 4.35ns
ST_79 : Operation 635 [3/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 636 [4/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 637 [4/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 638 [4/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 639 [4/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 640 [5/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 641 [5/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 4.35ns
ST_80 : Operation 642 [2/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 643 [3/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 644 [3/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 645 [3/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 646 [3/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 647 [4/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 648 [4/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 4.35ns
ST_81 : Operation 649 [1/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 650 [2/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 651 [2/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 652 [2/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 653 [2/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 654 [3/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 655 [3/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 4.35ns
ST_82 : Operation 656 [5/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 657 [5/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 658 [1/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 659 [1/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 660 [1/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 661 [1/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 662 [2/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 663 [2/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 4.35ns
ST_83 : Operation 664 [4/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 665 [4/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 666 [9/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 667 [9/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 668 [1/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 669 [1/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 4.35ns
ST_84 : Operation 670 [3/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 671 [3/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 672 [8/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 673 [8/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 674 [9/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 4.35ns
ST_85 : Operation 675 [2/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 676 [2/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 677 [7/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 678 [7/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 679 [8/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 4.35ns
ST_86 : Operation 680 [1/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 681 [1/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 682 [6/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 683 [6/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 684 [7/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 4.35ns
ST_87 : Operation 685 [5/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 686 [5/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 687 [5/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 688 [5/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 689 [6/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 4.35ns
ST_88 : Operation 690 [4/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 691 [4/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 692 [4/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 693 [4/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 694 [5/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 695 [5/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 4.35ns
ST_89 : Operation 696 [3/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 697 [3/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 698 [3/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 699 [3/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 700 [4/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 701 [4/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 4.35ns
ST_90 : Operation 702 [2/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 703 [2/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 704 [2/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 705 [2/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 706 [3/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 707 [3/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 4.35ns
ST_91 : Operation 708 [1/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 709 [1/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 710 [5/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 711 [1/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 712 [1/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 713 [2/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 714 [2/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 4.35ns
ST_92 : Operation 715 [9/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 716 [4/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 717 [9/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 718 [1/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 719 [1/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 4.35ns
ST_93 : Operation 720 [8/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 721 [3/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 722 [8/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 723 [9/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 4.35ns
ST_94 : Operation 724 [7/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 725 [2/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 726 [7/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 727 [8/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 4.35ns
ST_95 : Operation 728 [6/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 729 [1/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 730 [6/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 731 [7/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 4.35ns
ST_96 : Operation 732 [5/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 733 [5/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 734 [5/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 735 [5/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 736 [6/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 4.35ns
ST_97 : Operation 737 [4/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 738 [4/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 739 [4/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 740 [4/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 741 [5/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 4.35ns
ST_98 : Operation 742 [3/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 743 [3/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 744 [3/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 745 [3/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 746 [4/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 4.35ns
ST_99 : Operation 747 [2/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 748 [2/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 749 [2/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 750 [2/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 751 [3/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 4.35ns
ST_100 : Operation 752 [5/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 753 [1/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 754 [1/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 755 [5/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 756 [1/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 757 [1/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 758 [2/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 4.35ns
ST_101 : Operation 759 [4/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 760 [9/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 761 [4/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 762 [9/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 763 [1/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 4.35ns
ST_102 : Operation 764 [3/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 765 [8/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 766 [3/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 767 [8/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 4.35ns
ST_103 : Operation 768 [2/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 769 [7/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 770 [2/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 771 [7/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 4.35ns
ST_104 : Operation 772 [5/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 773 [1/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 774 [6/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 775 [1/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 776 [6/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 4.35ns
ST_105 : Operation 777 [4/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 778 [5/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 779 [5/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 780 [5/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 781 [5/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 4.35ns
ST_106 : Operation 782 [3/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 783 [4/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 784 [4/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 785 [4/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 786 [4/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 4.35ns
ST_107 : Operation 787 [2/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 788 [3/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 789 [3/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 790 [3/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 791 [3/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 4.35ns
ST_108 : Operation 792 [1/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 793 [2/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 794 [2/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 795 [2/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 796 [2/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 4.35ns
ST_109 : Operation 797 [1/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 798 [1/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 799 [1/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 800 [1/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 801 [5/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 4.35ns
ST_110 : Operation 802 [9/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 803 [9/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 804 [4/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 4.35ns
ST_111 : Operation 805 [8/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 806 [8/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 807 [3/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 4.35ns
ST_112 : Operation 808 [7/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 809 [7/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 810 [2/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 113> : 4.35ns
ST_113 : Operation 811 [6/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 812 [6/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 813 [1/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 114> : 4.35ns
ST_114 : Operation 814 [5/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 815 [5/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 816 [5/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 817 [5/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 4.35ns
ST_115 : Operation 818 [4/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 819 [4/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 820 [4/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 821 [4/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 4.35ns
ST_116 : Operation 822 [3/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 823 [3/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 824 [3/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 825 [3/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 4.35ns
ST_117 : Operation 826 [2/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 827 [2/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 828 [2/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 829 [2/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 118> : 4.35ns
ST_118 : Operation 830 [5/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 831 [1/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 832 [1/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 833 [1/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 834 [1/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 4.35ns
ST_119 : Operation 835 [4/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 836 [9/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 837 [9/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 4.35ns
ST_120 : Operation 838 [3/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 839 [8/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 840 [8/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 4.35ns
ST_121 : Operation 841 [2/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 842 [7/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 843 [7/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 4.35ns
ST_122 : Operation 844 [1/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 845 [6/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 846 [6/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 4.35ns
ST_123 : Operation 847 [5/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 848 [5/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 849 [5/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 850 [5/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 4.35ns
ST_124 : Operation 851 [4/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 852 [4/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 853 [4/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 854 [4/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 4.35ns
ST_125 : Operation 855 [3/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 856 [3/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 857 [3/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 858 [3/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 4.35ns
ST_126 : Operation 859 [2/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 860 [2/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 861 [2/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 862 [2/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 4.35ns
ST_127 : Operation 863 [1/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 864 [1/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 865 [1/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 866 [1/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 128> : 4.35ns
ST_128 : Operation 867 [9/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 868 [9/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 4.35ns
ST_129 : Operation 869 [8/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 870 [8/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 4.35ns
ST_130 : Operation 871 [7/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 872 [7/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 4.35ns
ST_131 : Operation 873 [6/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 874 [6/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 4.35ns
ST_132 : Operation 875 [5/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 876 [5/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 4.35ns
ST_133 : Operation 877 [4/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 878 [4/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 4.35ns
ST_134 : Operation 879 [3/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 880 [3/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 4.35ns
ST_135 : Operation 881 [2/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 882 [2/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 4.35ns
ST_136 : Operation 883 [1/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 884 [1/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 4.35ns
ST_137 : Operation 885 [5/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 886 [5/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 4.35ns
ST_138 : Operation 887 [4/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 888 [4/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 889 [5/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 4.35ns
ST_139 : Operation 890 [3/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 891 [3/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 892 [4/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 4.35ns
ST_140 : Operation 893 [2/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 894 [2/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 895 [3/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 4.35ns
ST_141 : Operation 896 [1/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 897 [1/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 898 [2/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 4.35ns
ST_142 : Operation 899 [9/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 900 [1/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 901 [5/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 4.35ns
ST_143 : Operation 902 [8/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 903 [9/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 904 [4/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 4.35ns
ST_144 : Operation 905 [7/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 906 [8/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 907 [3/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 4.35ns
ST_145 : Operation 908 [6/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 909 [7/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 910 [2/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 4.35ns
ST_146 : Operation 911 [5/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 912 [6/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 913 [1/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 4.35ns
ST_147 : Operation 914 [4/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 915 [5/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 916 [5/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 4.35ns
ST_148 : Operation 917 [3/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 918 [4/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 919 [4/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 4.35ns
ST_149 : Operation 920 [2/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 921 [3/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 922 [3/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 4.35ns
ST_150 : Operation 923 [1/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 924 [2/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 925 [2/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 4.35ns
ST_151 : Operation 926 [28/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 927 [1/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 928 [1/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 4.35ns
ST_152 : Operation 929 [27/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 930 [9/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 4.35ns
ST_153 : Operation 931 [26/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 932 [8/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 4.35ns
ST_154 : Operation 933 [25/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 934 [7/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 4.35ns
ST_155 : Operation 935 [24/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 936 [6/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 4.35ns
ST_156 : Operation 937 [5/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 938 [5/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 939 [23/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 940 [5/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 941 [5/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 4.35ns
ST_157 : Operation 942 [4/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 943 [4/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 944 [22/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 945 [4/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 946 [4/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 4.35ns
ST_158 : Operation 947 [3/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 948 [3/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 949 [21/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 950 [3/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 951 [3/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 4.35ns
ST_159 : Operation 952 [2/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 953 [2/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 954 [20/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 955 [2/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 956 [2/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 4.35ns
ST_160 : Operation 957 [1/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 958 [1/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 959 [19/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 960 [1/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 961 [1/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 4.35ns
ST_161 : Operation 962 [5/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 963 [5/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 964 [18/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 965 [9/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 966 [5/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 967 [5/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 968 [9/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 969 [9/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 970 [5/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 4.35ns
ST_162 : Operation 971 [4/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 972 [4/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 973 [17/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 974 [8/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 975 [4/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 976 [4/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 977 [8/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 978 [8/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 979 [4/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 4.35ns
ST_163 : Operation 980 [3/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 981 [3/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 982 [16/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 983 [7/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 984 [3/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 985 [3/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 986 [7/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 987 [7/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 988 [3/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 4.35ns
ST_164 : Operation 989 [2/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 990 [2/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 991 [15/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 992 [6/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 993 [2/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 994 [2/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 995 [6/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 996 [6/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 997 [2/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 4.35ns
ST_165 : Operation 998 [1/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 999 [1/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1000 [5/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1001 [5/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1002 [5/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1003 [5/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1004 [14/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 1005 [5/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1006 [5/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1007 [1/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1008 [1/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1009 [5/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1010 [5/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1011 [1/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 4.35ns
ST_166 : Operation 1012 [4/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1013 [4/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1014 [4/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1015 [4/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1016 [13/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 1017 [4/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1018 [4/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1019 [9/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1020 [9/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1021 [4/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1022 [4/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1023 [9/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 4.35ns
ST_167 : Operation 1024 [3/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1025 [3/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1026 [3/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1027 [3/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1028 [12/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 1029 [3/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1030 [3/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1031 [8/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1032 [8/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1033 [3/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1034 [3/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1035 [8/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 4.35ns
ST_168 : Operation 1036 [2/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1037 [2/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1038 [2/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1039 [2/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1040 [11/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 1041 [2/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1042 [2/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1043 [7/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1044 [7/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1045 [2/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1046 [2/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1047 [7/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 169> : 4.35ns
ST_169 : Operation 1048 [1/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1049 [1/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1050 [1/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1051 [1/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1052 [10/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 1053 [1/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1054 [1/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1055 [6/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1056 [6/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1057 [1/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1058 [1/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1059 [6/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 170> : 4.35ns
ST_170 : Operation 1060 [9/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_170 : Operation 1061 [9/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1062 [5/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1063 [5/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1064 [9/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1065 [9/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1066 [9/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1067 [9/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1068 [9/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1069 [9/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1070 [5/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1071 [5/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 171> : 4.35ns
ST_171 : Operation 1072 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* %a) nounwind" [MadgwickAHRS.cpp:65]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_171 : Operation 1073 [8/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_171 : Operation 1074 [8/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1075 [4/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1076 [4/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1077 [8/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1078 [8/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1079 [8/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1080 [8/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1081 [8/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1082 [8/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1083 [4/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1084 [4/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 172> : 4.35ns
ST_172 : Operation 1085 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* %a) nounwind" [MadgwickAHRS.cpp:65]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 1086 [7/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 1087 [7/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1088 [3/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1089 [3/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1090 [7/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1091 [7/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1092 [7/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1093 [7/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1094 [7/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1095 [7/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1096 [3/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1097 [3/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 173> : 4.35ns
ST_173 : Operation 1098 [6/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_173 : Operation 1099 [6/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1100 [2/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1101 [2/2] (2.32ns)   --->   "%a_load_8 = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_173 : Operation 1102 [2/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1103 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [4 x float]* %a, i64 0, i64 2" [MadgwickAHRS.cpp:105]
ST_173 : Operation 1104 [2/2] (2.32ns)   --->   "%a_load_9 = load float* %a_addr_8, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_173 : Operation 1105 [6/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1106 [6/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1107 [6/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1108 [6/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1109 [6/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1110 [6/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1111 [2/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1112 [2/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 174> : 4.35ns
ST_174 : Operation 1113 [5/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 1114 [5/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1115 [1/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1116 [1/2] (2.32ns)   --->   "%a_load_8 = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_174 : Operation 1117 [1/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1118 [1/2] (2.32ns)   --->   "%a_load_9 = load float* %a_addr_8, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_174 : Operation 1119 [5/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1120 [5/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1121 [5/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1122 [5/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1123 [5/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1124 [5/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1125 [1/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1126 [1/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 175> : 4.35ns
ST_175 : Operation 1127 [4/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 1128 [4/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1129 [9/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1130 [9/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1131 [4/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1132 [4/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1133 [4/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1134 [4/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1135 [4/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1136 [4/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1137 [9/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 176> : 4.35ns
ST_176 : Operation 1138 [3/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 1139 [3/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1140 [8/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1141 [8/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1142 [3/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1143 [3/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1144 [3/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1145 [3/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1146 [3/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1147 [3/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1148 [8/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 177> : 4.35ns
ST_177 : Operation 1149 [2/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 1150 [2/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1151 [7/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1152 [7/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1153 [2/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1154 [2/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1155 [2/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1156 [2/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1157 [2/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1158 [2/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1159 [7/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 178> : 4.35ns
ST_178 : Operation 1160 [1/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 1161 [1/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1162 [6/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1163 [6/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1164 [1/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1165 [1/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1166 [1/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1167 [1/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1168 [1/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1169 [1/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1170 [6/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 179> : 4.35ns
ST_179 : Operation 1171 [5/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1172 [5/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1173 [5/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1174 [5/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1175 [5/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1176 [5/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1177 [5/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1178 [5/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1179 [5/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1180 [5/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 180> : 4.35ns
ST_180 : Operation 1181 [4/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1182 [4/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1183 [4/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1184 [4/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1185 [4/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1186 [4/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1187 [4/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1188 [4/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1189 [4/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1190 [4/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 181> : 4.35ns
ST_181 : Operation 1191 [3/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1192 [3/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1193 [3/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1194 [3/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1195 [3/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1196 [3/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1197 [3/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1198 [3/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1199 [3/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1200 [3/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 182> : 4.35ns
ST_182 : Operation 1201 [2/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1202 [5/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1203 [2/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1204 [2/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1205 [2/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1206 [2/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1207 [2/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1208 [2/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1209 [2/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1210 [2/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1211 [2/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1212 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [4 x float]* %a, i64 0, i64 3" [MadgwickAHRS.cpp:107]
ST_182 : Operation 1213 [2/2] (2.32ns)   --->   "%a_load_10 = load float* %a_addr_9, align 4" [MadgwickAHRS.cpp:107]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 183> : 4.35ns
ST_183 : Operation 1214 [1/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1215 [4/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_160_to_int = bitcast float %p_2q2 to i32" [MadgwickAHRS.cpp:105]
ST_183 : Operation 1217 [1/1] (0.86ns)   --->   "%tmp_160_neg = xor i32 %tmp_160_to_int, -2147483648" [MadgwickAHRS.cpp:105]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1218 [1/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1219 [1/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1220 [1/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1221 [1/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1222 [1/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1223 [1/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1224 [1/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1225 [1/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1226 [1/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1227 [1/2] (2.32ns)   --->   "%a_load_10 = load float* %a_addr_9, align 4" [MadgwickAHRS.cpp:107]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_183 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_225_to_int = bitcast float %p_2q0 to i32" [MadgwickAHRS.cpp:109]
ST_183 : Operation 1229 [1/1] (0.86ns)   --->   "%tmp_225_neg = xor i32 %tmp_225_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 184> : 4.35ns
ST_184 : Operation 1230 [3/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_137 = bitcast i32 %tmp_160_neg to float" [MadgwickAHRS.cpp:105]
ST_184 : Operation 1232 [5/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1233 [5/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1234 [9/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1235 [9/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1236 [9/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1237 [5/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1238 [5/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1239 [9/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_200 = bitcast i32 %tmp_225_neg to float" [MadgwickAHRS.cpp:109]
ST_184 : Operation 1241 [5/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1242 [5/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1243 [5/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1244 [5/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 185> : 4.35ns
ST_185 : Operation 1245 [2/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1246 [4/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1247 [4/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1248 [8/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1249 [8/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1250 [8/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1251 [4/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1252 [4/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1253 [8/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1254 [4/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1255 [4/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1256 [4/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1257 [4/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 186> : 4.35ns
ST_186 : Operation 1258 [1/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1259 [3/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1260 [3/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1261 [7/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1262 [7/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1263 [7/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1264 [3/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1265 [3/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1266 [7/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1267 [3/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1268 [3/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1269 [3/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1270 [3/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 187> : 4.35ns
ST_187 : Operation 1271 [2/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1272 [2/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1273 [6/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1274 [6/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1275 [6/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1276 [2/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1277 [2/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1278 [6/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1279 [2/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1280 [2/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_232_to_int = bitcast float %p_4bx to i32" [MadgwickAHRS.cpp:109]
ST_187 : Operation 1282 [1/1] (0.86ns)   --->   "%tmp_232_neg = xor i32 %tmp_232_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1283 [2/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1284 [2/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 188> : 4.35ns
ST_188 : Operation 1285 [1/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1286 [1/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1287 [5/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1288 [5/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1289 [5/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1290 [5/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1291 [1/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1292 [1/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1293 [5/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1294 [5/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1295 [5/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1296 [1/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1297 [1/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1298 [5/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_207 = bitcast i32 %tmp_232_neg to float" [MadgwickAHRS.cpp:109]
ST_188 : Operation 1300 [5/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1301 [1/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1302 [1/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1303 [5/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 189> : 4.35ns
ST_189 : Operation 1304 [9/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1305 [4/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1306 [4/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1307 [4/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1308 [4/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1309 [9/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1310 [4/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1311 [4/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1312 [4/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1313 [9/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1314 [4/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1315 [4/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1316 [9/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1317 [4/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 190> : 4.35ns
ST_190 : Operation 1318 [8/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1319 [3/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1320 [3/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1321 [3/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1322 [3/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1323 [8/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1324 [3/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1325 [3/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1326 [3/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1327 [8/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1328 [3/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1329 [3/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1330 [8/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1331 [3/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 191> : 4.35ns
ST_191 : Operation 1332 [7/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1333 [2/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1334 [2/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1335 [2/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1336 [2/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1337 [7/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1338 [2/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1339 [2/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1340 [2/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1341 [7/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1342 [2/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1343 [2/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1344 [7/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1345 [2/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 192> : 4.35ns
ST_192 : Operation 1346 [5/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1347 [6/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1348 [1/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1349 [1/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1350 [1/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1351 [1/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1352 [6/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1353 [1/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1354 [1/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1355 [1/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1356 [6/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1357 [1/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1358 [1/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1359 [6/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1360 [1/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 193> : 4.35ns
ST_193 : Operation 1361 [4/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1362 [5/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1363 [9/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1364 [9/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1365 [9/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1366 [5/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1367 [5/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1368 [5/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1369 [5/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1370 [9/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1371 [5/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1372 [9/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 194> : 4.35ns
ST_194 : Operation 1373 [3/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1374 [4/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1375 [8/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1376 [8/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1377 [8/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1378 [4/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1379 [4/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1380 [4/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1381 [4/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1382 [8/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1383 [4/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1384 [8/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 195> : 4.35ns
ST_195 : Operation 1385 [2/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1386 [3/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1387 [7/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1388 [7/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1389 [7/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1390 [3/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1391 [3/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1392 [3/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1393 [3/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1394 [7/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1395 [3/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1396 [7/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 196> : 4.35ns
ST_196 : Operation 1397 [1/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1398 [2/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1399 [6/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_180_to_int = bitcast float %p_2bx to i32" [MadgwickAHRS.cpp:105]
ST_196 : Operation 1401 [1/1] (0.86ns)   --->   "%tmp_180_neg = xor i32 %tmp_180_to_int, -2147483648" [MadgwickAHRS.cpp:105]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1402 [6/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1403 [6/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1404 [2/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1405 [2/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1406 [2/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1407 [2/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1408 [6/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1409 [2/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1410 [6/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 197> : 4.35ns
ST_197 : Operation 1411 [1/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1412 [5/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1413 [5/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_157 = bitcast i32 %tmp_180_neg to float" [MadgwickAHRS.cpp:105]
ST_197 : Operation 1415 [5/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1416 [5/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1417 [5/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1418 [5/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1419 [1/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1420 [1/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1421 [5/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1422 [5/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1423 [5/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1424 [1/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1425 [1/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1426 [5/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1427 [5/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1428 [5/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1429 [5/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1430 [1/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1431 [5/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1432 [5/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 198> : 4.35ns
ST_198 : Operation 1433 [4/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1434 [4/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1435 [4/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1436 [4/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1437 [4/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1438 [4/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1439 [9/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1440 [4/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1441 [4/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1442 [4/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1443 [9/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1444 [4/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1445 [4/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1446 [4/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1447 [4/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1448 [4/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1449 [4/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 199> : 4.35ns
ST_199 : Operation 1450 [3/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1451 [3/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1452 [3/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1453 [3/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1454 [3/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1455 [3/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1456 [8/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1457 [3/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1458 [3/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1459 [3/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1460 [8/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1461 [3/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1462 [3/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1463 [3/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1464 [3/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1465 [3/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1466 [3/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 200> : 4.35ns
ST_200 : Operation 1467 [2/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1468 [2/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1469 [2/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1470 [2/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1471 [2/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1472 [2/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1473 [7/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1474 [2/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1475 [2/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1476 [2/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1477 [7/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1478 [2/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1479 [2/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1480 [2/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1481 [2/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1482 [2/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1483 [2/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 201> : 4.35ns
ST_201 : Operation 1484 [1/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1485 [1/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1486 [1/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1487 [1/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1488 [1/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1489 [1/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1490 [6/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1491 [1/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1492 [1/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1493 [1/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1494 [6/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1495 [1/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1496 [1/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1497 [1/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1498 [1/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1499 [1/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1500 [1/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 202> : 4.35ns
ST_202 : Operation 1501 [5/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1502 [9/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1503 [5/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1504 [5/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1505 [9/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1506 [9/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1507 [5/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1508 [5/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1509 [9/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1510 [9/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1511 [5/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1512 [9/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 203> : 4.35ns
ST_203 : Operation 1513 [4/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1514 [8/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1515 [4/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1516 [4/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1517 [8/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1518 [8/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1519 [4/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1520 [4/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1521 [8/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1522 [8/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1523 [4/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1524 [8/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 204> : 4.35ns
ST_204 : Operation 1525 [3/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1526 [7/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1527 [3/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1528 [3/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1529 [7/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1530 [7/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1531 [3/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1532 [3/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1533 [7/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1534 [7/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1535 [3/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1536 [7/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 205> : 4.35ns
ST_205 : Operation 1537 [2/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1538 [6/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1539 [2/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1540 [2/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1541 [6/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1542 [6/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1543 [2/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1544 [2/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1545 [6/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1546 [6/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1547 [2/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1548 [6/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 206> : 4.35ns
ST_206 : Operation 1549 [1/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1550 [5/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1551 [1/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1552 [1/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1553 [5/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1554 [5/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1555 [1/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1556 [1/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1557 [5/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1558 [5/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1559 [1/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1560 [5/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 207> : 4.35ns
ST_207 : Operation 1561 [9/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1562 [4/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1563 [9/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1564 [4/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1565 [4/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1566 [9/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1567 [4/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1568 [4/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1569 [9/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1570 [4/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 208> : 4.35ns
ST_208 : Operation 1571 [8/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1572 [3/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1573 [8/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1574 [3/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1575 [3/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1576 [8/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1577 [3/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1578 [3/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1579 [8/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1580 [3/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 209> : 4.35ns
ST_209 : Operation 1581 [7/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1582 [2/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1583 [7/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1584 [2/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1585 [2/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1586 [7/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1587 [2/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1588 [2/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1589 [7/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1590 [2/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 210> : 4.35ns
ST_210 : Operation 1591 [6/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1592 [1/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1593 [6/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1594 [1/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1595 [1/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1596 [6/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1597 [1/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1598 [1/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1599 [6/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1600 [1/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 211> : 4.35ns
ST_211 : Operation 1601 [5/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1602 [5/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1603 [5/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1604 [5/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1605 [5/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1606 [5/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1607 [5/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1608 [5/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1609 [5/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1610 [5/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1611 [5/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1612 [5/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 212> : 4.35ns
ST_212 : Operation 1613 [4/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1614 [4/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1615 [4/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1616 [4/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1617 [4/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1618 [4/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1619 [4/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1620 [4/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1621 [4/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1622 [4/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1623 [4/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1624 [4/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 213> : 4.35ns
ST_213 : Operation 1625 [3/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1626 [3/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1627 [3/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1628 [3/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1629 [3/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1630 [3/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1631 [3/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1632 [3/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1633 [3/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1634 [3/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1635 [3/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1636 [3/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 214> : 4.35ns
ST_214 : Operation 1637 [2/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1638 [2/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1639 [2/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1640 [2/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1641 [2/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1642 [2/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1643 [2/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1644 [2/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1645 [2/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1646 [2/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1647 [2/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1648 [2/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 215> : 4.35ns
ST_215 : Operation 1649 [1/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1650 [1/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1651 [1/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1652 [1/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1653 [1/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1654 [1/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1655 [1/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1656 [1/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1657 [1/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1658 [1/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1659 [1/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1660 [1/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 216> : 4.35ns
ST_216 : Operation 1661 [9/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1662 [9/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1663 [9/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1664 [9/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 217> : 4.35ns
ST_217 : Operation 1665 [8/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1666 [8/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1667 [8/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1668 [8/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 218> : 4.35ns
ST_218 : Operation 1669 [7/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1670 [7/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1671 [7/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1672 [7/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 219> : 4.35ns
ST_219 : Operation 1673 [6/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1674 [6/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1675 [6/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1676 [6/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 220> : 4.35ns
ST_220 : Operation 1677 [5/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1678 [5/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1679 [5/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1680 [5/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 221> : 4.35ns
ST_221 : Operation 1681 [4/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1682 [4/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1683 [4/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1684 [4/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 222> : 4.35ns
ST_222 : Operation 1685 [3/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1686 [3/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1687 [3/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1688 [3/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 223> : 4.35ns
ST_223 : Operation 1689 [2/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1690 [2/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1691 [2/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1692 [2/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 224> : 4.35ns
ST_224 : Operation 1693 [1/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1694 [1/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1695 [1/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1696 [1/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 225> : 4.35ns
ST_225 : Operation 1697 [9/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1698 [9/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1699 [9/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1700 [9/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 226> : 4.35ns
ST_226 : Operation 1701 [8/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1702 [8/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1703 [8/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1704 [8/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 227> : 4.35ns
ST_227 : Operation 1705 [7/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1706 [7/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1707 [7/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1708 [7/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 228> : 4.35ns
ST_228 : Operation 1709 [6/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1710 [6/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1711 [6/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1712 [6/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 229> : 4.35ns
ST_229 : Operation 1713 [5/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1714 [5/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1715 [5/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1716 [5/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 230> : 4.35ns
ST_230 : Operation 1717 [4/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1718 [4/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1719 [4/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1720 [4/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 231> : 4.35ns
ST_231 : Operation 1721 [3/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1722 [3/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1723 [3/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1724 [3/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 232> : 4.35ns
ST_232 : Operation 1725 [2/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1726 [2/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1727 [2/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1728 [2/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 233> : 4.35ns
ST_233 : Operation 1729 [1/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1730 [1/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1731 [1/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1732 [1/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1733 [2/2] (0.00ns)   --->   "%call_ret2 = call fastcc { float, float, float } @normalise.1(float %s_0, float %s_1, float %s_2, float %s_3) nounwind" [MadgwickAHRS.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 234> : 1.37ns
ST_234 : Operation 1734 [1/2] (1.37ns)   --->   "%call_ret2 = call fastcc { float, float, float } @normalise.1(float %s_0, float %s_1, float %s_2, float %s_3) nounwind" [MadgwickAHRS.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_234 : Operation 1735 [1/1] (0.00ns)   --->   "%s_2_2 = extractvalue { float, float, float } %call_ret2, 1" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1736 [1/1] (0.00ns)   --->   "%s_1_2 = extractvalue { float, float, float } %call_ret2, 0" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1737 [1/1] (0.00ns)   --->   "%s_0_2 = extractvalue { float, float, float } %call_ret2, 2" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1738 [1/1] (0.00ns)   --->   "%beta_load = load float* @beta, align 4" [MadgwickAHRS.cpp:117]
ST_234 : Operation 1739 [14/14] (0.00ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 235> : 4.35ns
ST_235 : Operation 1740 [13/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 236> : 4.35ns
ST_236 : Operation 1741 [12/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 237> : 4.35ns
ST_237 : Operation 1742 [11/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 238> : 4.35ns
ST_238 : Operation 1743 [10/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 239> : 4.35ns
ST_239 : Operation 1744 [9/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 240> : 4.35ns
ST_240 : Operation 1745 [8/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 241> : 4.35ns
ST_241 : Operation 1746 [7/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 242> : 4.35ns
ST_242 : Operation 1747 [6/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 243> : 4.35ns
ST_243 : Operation 1748 [5/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 244> : 4.35ns
ST_244 : Operation 1749 [4/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 245> : 4.35ns
ST_245 : Operation 1750 [3/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 246> : 4.35ns
ST_246 : Operation 1751 [2/14] (4.35ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 247> : 4.35ns
ST_247 : Operation 1752 [1/14] (4.34ns)   --->   "%call_ret = call fastcc { float, float, float, float } @feedbackStep(float %qDot_0, float %qDot_1, float %qDot_2, float %qDot_3, float %beta_load, float %s_0_2, float %s_1_2, float %s_2_2, float %s_3) nounwind" [MadgwickAHRS.cpp:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_247 : Operation 1753 [1/1] (0.00ns)   --->   "%qDot_0_2 = extractvalue { float, float, float, float } %call_ret, 0" [MadgwickAHRS.cpp:117]
ST_247 : Operation 1754 [1/1] (0.00ns)   --->   "%qDot_1_2 = extractvalue { float, float, float, float } %call_ret, 1" [MadgwickAHRS.cpp:117]
ST_247 : Operation 1755 [1/1] (0.00ns)   --->   "%qDot_2_2 = extractvalue { float, float, float, float } %call_ret, 2" [MadgwickAHRS.cpp:117]
ST_247 : Operation 1756 [1/1] (0.00ns)   --->   "%qDot_3_2 = extractvalue { float, float, float, float } %call_ret, 3" [MadgwickAHRS.cpp:117]

 <State 248> : 1.77ns
ST_248 : Operation 1757 [1/1] (1.76ns)   --->   "br label %._crit_edge5" [MadgwickAHRS.cpp:118]
ST_248 : Operation 1758 [1/1] (0.00ns)   --->   "%qDot_3_13 = phi float [ %qDot_3, %5 ], [ %qDot_3_2, %._crit_edge3 ]"
ST_248 : Operation 1759 [1/1] (0.00ns)   --->   "%qDot_2_14 = phi float [ %qDot_2, %5 ], [ %qDot_2_2, %._crit_edge3 ]"
ST_248 : Operation 1760 [1/1] (0.00ns)   --->   "%qDot_1_15 = phi float [ %qDot_1, %5 ], [ %qDot_1_2, %._crit_edge3 ]"
ST_248 : Operation 1761 [1/1] (0.00ns)   --->   "%qDot = phi float [ %qDot_0, %5 ], [ %qDot_0_2, %._crit_edge3 ]"
ST_248 : Operation 1762 [17/17] (0.00ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 249> : 4.38ns
ST_249 : Operation 1763 [16/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 250> : 4.38ns
ST_250 : Operation 1764 [15/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 251> : 4.38ns
ST_251 : Operation 1765 [14/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 252> : 4.38ns
ST_252 : Operation 1766 [13/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 253> : 4.38ns
ST_253 : Operation 1767 [12/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 254> : 4.38ns
ST_254 : Operation 1768 [11/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 255> : 4.38ns
ST_255 : Operation 1769 [10/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 256> : 4.38ns
ST_256 : Operation 1770 [9/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 257> : 4.38ns
ST_257 : Operation 1771 [8/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 258> : 4.38ns
ST_258 : Operation 1772 [7/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 259> : 4.38ns
ST_259 : Operation 1773 [6/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 260> : 4.38ns
ST_260 : Operation 1774 [5/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 261> : 4.38ns
ST_261 : Operation 1775 [4/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 262> : 4.38ns
ST_262 : Operation 1776 [3/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 263> : 4.38ns
ST_263 : Operation 1777 [2/17] (4.37ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 264> : 0.00ns
ST_264 : Operation 1778 [1/17] (0.00ns)   --->   "call fastcc void @integrateQdot([4 x float]* @q, float %qDot, float %qDot_1_15, float %qDot_2_14, float %qDot_3_13) nounwind" [MadgwickAHRS.cpp:121]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 265> : 1.81ns
ST_265 : Operation 1779 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* @q) nounwind" [MadgwickAHRS.cpp:124]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 266> : 0.00ns
ST_266 : Operation 1780 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* @q) nounwind" [MadgwickAHRS.cpp:124]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 1781 [1/1] (0.00ns)   --->   "br label %6" [MadgwickAHRS.cpp:125]
ST_266 : Operation 1782 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:125]

 <State 267> : 0.00ns
ST_267 : Operation 1783 [1/2] (0.00ns)   --->   "call fastcc void @MadgwickAHRSupdateIM([4 x float]* %g, [4 x float]* %a) nounwind" [MadgwickAHRS.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 1784 [1/1] (0.00ns)   --->   "br label %6" [MadgwickAHRS.cpp:48]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('m_addr_1', MadgwickAHRS.cpp:46) [16]  (0 ns)
	'load' operation ('m_load', MadgwickAHRS.cpp:46) on array 'm' [17]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('m_load', MadgwickAHRS.cpp:46) on array 'm' [17]  (2.32 ns)

 <State 3>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', MadgwickAHRS.cpp:46) [24]  (2.73 ns)

 <State 4>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', MadgwickAHRS.cpp:46) [24]  (2.73 ns)

 <State 5>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', MadgwickAHRS.cpp:46) [24]  (2.73 ns)

 <State 6>: 3.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', MadgwickAHRS.cpp:46) [24]  (2.73 ns)
	'and' operation ('tmp_232', MadgwickAHRS.cpp:46) [25]  (0.931 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('m_load_1', MadgwickAHRS.cpp:46) on array 'm' [29]  (2.32 ns)

 <State 8>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_236', MadgwickAHRS.cpp:46) [36]  (2.73 ns)

 <State 9>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_236', MadgwickAHRS.cpp:46) [36]  (2.73 ns)

 <State 10>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_236', MadgwickAHRS.cpp:46) [36]  (2.73 ns)

 <State 11>: 3.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_236', MadgwickAHRS.cpp:46) [36]  (2.73 ns)
	'and' operation ('tmp_237', MadgwickAHRS.cpp:46) [37]  (0.931 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('m_load_2', MadgwickAHRS.cpp:46) on array 'm' [41]  (2.32 ns)

 <State 13>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_241', MadgwickAHRS.cpp:46) [48]  (2.73 ns)

 <State 14>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_241', MadgwickAHRS.cpp:46) [48]  (2.73 ns)

 <State 15>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_241', MadgwickAHRS.cpp:46) [48]  (2.73 ns)

 <State 16>: 3.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_241', MadgwickAHRS.cpp:46) [48]  (2.73 ns)
	'and' operation ('tmp_242', MadgwickAHRS.cpp:46) [49]  (0.931 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('q_load', MadgwickAHRS.cpp:52) on array 'q' [52]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('q_load_8', MadgwickAHRS.cpp:52) on array 'q' [59]  (2.32 ns)

 <State 19>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', MadgwickAHRS.cpp:52) [58]  (4.35 ns)

 <State 20>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', MadgwickAHRS.cpp:52) [58]  (4.35 ns)

 <State 21>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', MadgwickAHRS.cpp:52) [58]  (4.35 ns)

 <State 22>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', MadgwickAHRS.cpp:52) [58]  (4.35 ns)

 <State 23>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_64', MadgwickAHRS.cpp:52) [58]  (4.35 ns)

 <State 24>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_66', MadgwickAHRS.cpp:52) [63]  (4.35 ns)

 <State 25>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_66', MadgwickAHRS.cpp:52) [63]  (4.35 ns)

 <State 26>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_66', MadgwickAHRS.cpp:52) [63]  (4.35 ns)

 <State 27>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_66', MadgwickAHRS.cpp:52) [63]  (4.35 ns)

 <State 28>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_67', MadgwickAHRS.cpp:52) [67]  (4.35 ns)

 <State 29>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_67', MadgwickAHRS.cpp:52) [67]  (4.35 ns)

 <State 30>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_67', MadgwickAHRS.cpp:52) [67]  (4.35 ns)

 <State 31>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_67', MadgwickAHRS.cpp:52) [67]  (4.35 ns)

 <State 32>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_67', MadgwickAHRS.cpp:52) [67]  (4.35 ns)

 <State 33>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 34>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 35>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 36>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 37>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 38>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 39>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 40>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 41>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_68', MadgwickAHRS.cpp:52) [68]  (4.35 ns)

 <State 42>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('qDot[0]', MadgwickAHRS.cpp:52) [69]  (4.35 ns)

 <State 43>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('qDot[0]', MadgwickAHRS.cpp:52) [69]  (4.35 ns)

 <State 44>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('qDot[0]', MadgwickAHRS.cpp:52) [69]  (4.35 ns)

 <State 45>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('qDot[0]', MadgwickAHRS.cpp:52) [69]  (4.35 ns)

 <State 46>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('qDot[0]', MadgwickAHRS.cpp:52) [69]  (4.35 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load_6', MadgwickAHRS.cpp:62) on array 'a' [102]  (2.32 ns)

 <State 48>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_251', MadgwickAHRS.cpp:62) [109]  (2.73 ns)

 <State 49>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_251', MadgwickAHRS.cpp:62) [109]  (2.73 ns)

 <State 50>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_251', MadgwickAHRS.cpp:62) [109]  (2.73 ns)

 <State 51>: 3.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_251', MadgwickAHRS.cpp:62) [109]  (2.73 ns)
	'and' operation ('tmp_252', MadgwickAHRS.cpp:62) [110]  (0.931 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load_7', MadgwickAHRS.cpp:62) on array 'a' [114]  (2.32 ns)

 <State 53>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_256', MadgwickAHRS.cpp:62) [121]  (2.73 ns)

 <State 54>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_256', MadgwickAHRS.cpp:62) [121]  (2.73 ns)

 <State 55>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_256', MadgwickAHRS.cpp:62) [121]  (2.73 ns)

 <State 56>: 3.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_256', MadgwickAHRS.cpp:62) [121]  (2.73 ns)
	'and' operation ('tmp_257', MadgwickAHRS.cpp:62) [122]  (0.931 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'load' operation ('q_load_11', MadgwickAHRS.cpp:71) on array 'q' [127]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'load' operation ('q_load_11', MadgwickAHRS.cpp:71) on array 'q' [127]  (2.32 ns)

 <State 59>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:71) [128]  (4.35 ns)

 <State 60>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:71) [128]  (4.35 ns)

 <State 61>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:71) [128]  (4.35 ns)

 <State 62>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:71) [128]  (4.35 ns)

 <State 63>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0', MadgwickAHRS.cpp:71) [128]  (4.35 ns)

 <State 64>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mx', MadgwickAHRS.cpp:71) [130]  (4.35 ns)

 <State 65>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mx', MadgwickAHRS.cpp:71) [130]  (4.35 ns)

 <State 66>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mx', MadgwickAHRS.cpp:71) [130]  (4.35 ns)

 <State 67>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mx', MadgwickAHRS.cpp:71) [130]  (4.35 ns)

 <State 68>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mx', MadgwickAHRS.cpp:71) [130]  (4.35 ns)

 <State 69>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', MadgwickAHRS.cpp:94) [156]  (4.35 ns)

 <State 70>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', MadgwickAHRS.cpp:94) [156]  (4.35 ns)

 <State 71>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', MadgwickAHRS.cpp:94) [156]  (4.35 ns)

 <State 72>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_84', MadgwickAHRS.cpp:94) [156]  (4.35 ns)

 <State 73>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mz', MadgwickAHRS.cpp:73) [136]  (4.35 ns)

 <State 74>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mz', MadgwickAHRS.cpp:73) [136]  (4.35 ns)

 <State 75>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mz', MadgwickAHRS.cpp:73) [136]  (4.35 ns)

 <State 76>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mz', MadgwickAHRS.cpp:73) [136]  (4.35 ns)

 <State 77>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0mz', MadgwickAHRS.cpp:73) [136]  (4.35 ns)

 <State 78>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1', MadgwickAHRS.cpp:74) [138]  (4.35 ns)

 <State 79>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1', MadgwickAHRS.cpp:74) [138]  (4.35 ns)

 <State 80>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1', MadgwickAHRS.cpp:74) [138]  (4.35 ns)

 <State 81>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1', MadgwickAHRS.cpp:74) [138]  (4.35 ns)

 <State 82>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1mx', MadgwickAHRS.cpp:74) [139]  (4.35 ns)

 <State 83>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1mx', MadgwickAHRS.cpp:74) [139]  (4.35 ns)

 <State 84>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1mx', MadgwickAHRS.cpp:74) [139]  (4.35 ns)

 <State 85>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1mx', MadgwickAHRS.cpp:74) [139]  (4.35 ns)

 <State 86>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q1mx', MadgwickAHRS.cpp:74) [139]  (4.35 ns)

 <State 87>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', MadgwickAHRS.cpp:94) [161]  (4.35 ns)

 <State 88>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', MadgwickAHRS.cpp:94) [161]  (4.35 ns)

 <State 89>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', MadgwickAHRS.cpp:94) [161]  (4.35 ns)

 <State 90>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', MadgwickAHRS.cpp:94) [161]  (4.35 ns)

 <State 91>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', MadgwickAHRS.cpp:94) [161]  (4.35 ns)

 <State 92>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_94', MadgwickAHRS.cpp:94) [163]  (4.35 ns)

 <State 93>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_94', MadgwickAHRS.cpp:94) [163]  (4.35 ns)

 <State 94>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_94', MadgwickAHRS.cpp:94) [163]  (4.35 ns)

 <State 95>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_94', MadgwickAHRS.cpp:94) [163]  (4.35 ns)

 <State 96>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:94) [164]  (4.35 ns)

 <State 97>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:94) [164]  (4.35 ns)

 <State 98>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:94) [164]  (4.35 ns)

 <State 99>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_95', MadgwickAHRS.cpp:94) [164]  (4.35 ns)

 <State 100>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q2q2', MadgwickAHRS.cpp:88) [153]  (4.35 ns)

 <State 101>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q2q2', MadgwickAHRS.cpp:88) [153]  (4.35 ns)

 <State 102>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q2q2', MadgwickAHRS.cpp:88) [153]  (4.35 ns)

 <State 103>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q2q2', MadgwickAHRS.cpp:88) [153]  (4.35 ns)

 <State 104>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q2', MadgwickAHRS.cpp:77) [141]  (4.35 ns)

 <State 105>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q2', MadgwickAHRS.cpp:77) [141]  (4.35 ns)

 <State 106>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q2', MadgwickAHRS.cpp:77) [141]  (4.35 ns)

 <State 107>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q2', MadgwickAHRS.cpp:77) [141]  (4.35 ns)

 <State 108>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q2', MadgwickAHRS.cpp:77) [141]  (4.35 ns)

 <State 109>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_98', MadgwickAHRS.cpp:94) [167]  (4.35 ns)

 <State 110>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_114', MadgwickAHRS.cpp:96) [184]  (4.35 ns)

 <State 111>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_114', MadgwickAHRS.cpp:96) [184]  (4.35 ns)

 <State 112>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_114', MadgwickAHRS.cpp:96) [184]  (4.35 ns)

 <State 113>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_114', MadgwickAHRS.cpp:96) [184]  (4.35 ns)

 <State 114>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_100', MadgwickAHRS.cpp:94) [169]  (4.35 ns)

 <State 115>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_100', MadgwickAHRS.cpp:94) [169]  (4.35 ns)

 <State 116>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_100', MadgwickAHRS.cpp:94) [169]  (4.35 ns)

 <State 117>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_100', MadgwickAHRS.cpp:94) [169]  (4.35 ns)

 <State 118>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q3q3', MadgwickAHRS.cpp:90) [155]  (4.35 ns)

 <State 119>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q3q3', MadgwickAHRS.cpp:90) [155]  (4.35 ns)

 <State 120>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q3q3', MadgwickAHRS.cpp:90) [155]  (4.35 ns)

 <State 121>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q3q3', MadgwickAHRS.cpp:90) [155]  (4.35 ns)

 <State 122>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q3q3', MadgwickAHRS.cpp:90) [155]  (4.35 ns)

 <State 123>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_102', MadgwickAHRS.cpp:94) [171]  (4.35 ns)

 <State 124>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_102', MadgwickAHRS.cpp:94) [171]  (4.35 ns)

 <State 125>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_102', MadgwickAHRS.cpp:94) [171]  (4.35 ns)

 <State 126>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_102', MadgwickAHRS.cpp:94) [171]  (4.35 ns)

 <State 127>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_102', MadgwickAHRS.cpp:94) [171]  (4.35 ns)

 <State 128>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 129>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 130>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 131>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 132>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 133>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 134>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 135>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 136>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:94) [172]  (4.35 ns)

 <State 137>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', MadgwickAHRS.cpp:97) [189]  (4.35 ns)

 <State 138>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', MadgwickAHRS.cpp:97) [189]  (4.35 ns)

 <State 139>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', MadgwickAHRS.cpp:97) [189]  (4.35 ns)

 <State 140>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', MadgwickAHRS.cpp:97) [189]  (4.35 ns)

 <State 141>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', MadgwickAHRS.cpp:97) [189]  (4.35 ns)

 <State 142>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_129', MadgwickAHRS.cpp:99) [203]  (4.35 ns)

 <State 143>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_131', MadgwickAHRS.cpp:99) [205]  (4.35 ns)

 <State 144>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_131', MadgwickAHRS.cpp:99) [205]  (4.35 ns)

 <State 145>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_131', MadgwickAHRS.cpp:99) [205]  (4.35 ns)

 <State 146>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_131', MadgwickAHRS.cpp:99) [205]  (4.35 ns)

 <State 147>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_132', MadgwickAHRS.cpp:99) [206]  (4.35 ns)

 <State 148>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_132', MadgwickAHRS.cpp:99) [206]  (4.35 ns)

 <State 149>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_132', MadgwickAHRS.cpp:99) [206]  (4.35 ns)

 <State 150>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_132', MadgwickAHRS.cpp:99) [206]  (4.35 ns)

 <State 151>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_132', MadgwickAHRS.cpp:99) [206]  (4.35 ns)

 <State 152>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_133', MadgwickAHRS.cpp:99) [207]  (4.35 ns)

 <State 153>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_133', MadgwickAHRS.cpp:99) [207]  (4.35 ns)

 <State 154>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_133', MadgwickAHRS.cpp:99) [207]  (4.35 ns)

 <State 155>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_133', MadgwickAHRS.cpp:99) [207]  (4.35 ns)

 <State 156>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q1', MadgwickAHRS.cpp:82) [147]  (4.35 ns)

 <State 157>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q1', MadgwickAHRS.cpp:82) [147]  (4.35 ns)

 <State 158>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q1', MadgwickAHRS.cpp:82) [147]  (4.35 ns)

 <State 159>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q1', MadgwickAHRS.cpp:82) [147]  (4.35 ns)

 <State 160>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q1', MadgwickAHRS.cpp:82) [147]  (4.35 ns)

 <State 161>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0q2', MadgwickAHRS.cpp:79) [144]  (4.35 ns)

 <State 162>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0q2', MadgwickAHRS.cpp:79) [144]  (4.35 ns)

 <State 163>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0q2', MadgwickAHRS.cpp:79) [144]  (4.35 ns)

 <State 164>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0q2', MadgwickAHRS.cpp:79) [144]  (4.35 ns)

 <State 165>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q0q2', MadgwickAHRS.cpp:79) [144]  (4.35 ns)

 <State 166>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q2', MadgwickAHRS.cpp:83) [148]  (4.35 ns)

 <State 167>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q2', MadgwickAHRS.cpp:83) [148]  (4.35 ns)

 <State 168>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q2', MadgwickAHRS.cpp:83) [148]  (4.35 ns)

 <State 169>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('q0q2', MadgwickAHRS.cpp:83) [148]  (4.35 ns)

 <State 170>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_184', MadgwickAHRS.cpp:107) [269]  (4.35 ns)

 <State 171>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_184', MadgwickAHRS.cpp:107) [269]  (4.35 ns)

 <State 172>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_184', MadgwickAHRS.cpp:107) [269]  (4.35 ns)

 <State 173>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_184', MadgwickAHRS.cpp:107) [269]  (4.35 ns)

 <State 174>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_184', MadgwickAHRS.cpp:107) [269]  (4.35 ns)

 <State 175>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('_2bz', MadgwickAHRS.cpp:99) [211]  (4.35 ns)

 <State 176>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('_2bz', MadgwickAHRS.cpp:99) [211]  (4.35 ns)

 <State 177>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('_2bz', MadgwickAHRS.cpp:99) [211]  (4.35 ns)

 <State 178>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('_2bz', MadgwickAHRS.cpp:99) [211]  (4.35 ns)

 <State 179>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q3', MadgwickAHRS.cpp:78) [143]  (4.35 ns)

 <State 180>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q3', MadgwickAHRS.cpp:78) [143]  (4.35 ns)

 <State 181>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q3', MadgwickAHRS.cpp:78) [143]  (4.35 ns)

 <State 182>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q3', MadgwickAHRS.cpp:78) [143]  (4.35 ns)

 <State 183>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_2q3', MadgwickAHRS.cpp:78) [143]  (4.35 ns)

 <State 184>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bx', MadgwickAHRS.cpp:100) [212]  (4.35 ns)

 <State 185>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bx', MadgwickAHRS.cpp:100) [212]  (4.35 ns)

 <State 186>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bx', MadgwickAHRS.cpp:100) [212]  (4.35 ns)

 <State 187>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_141', MadgwickAHRS.cpp:105) [221]  (4.35 ns)

 <State 188>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_141', MadgwickAHRS.cpp:105) [221]  (4.35 ns)

 <State 189>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_159', MadgwickAHRS.cpp:105) [243]  (4.35 ns)

 <State 190>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_159', MadgwickAHRS.cpp:105) [243]  (4.35 ns)

 <State 191>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_159', MadgwickAHRS.cpp:105) [243]  (4.35 ns)

 <State 192>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bz', MadgwickAHRS.cpp:101) [213]  (4.35 ns)

 <State 193>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bz', MadgwickAHRS.cpp:101) [213]  (4.35 ns)

 <State 194>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bz', MadgwickAHRS.cpp:101) [213]  (4.35 ns)

 <State 195>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bz', MadgwickAHRS.cpp:101) [213]  (4.35 ns)

 <State 196>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('_4bz', MadgwickAHRS.cpp:101) [213]  (4.35 ns)

 <State 197>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', MadgwickAHRS.cpp:105) [229]  (4.35 ns)

 <State 198>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', MadgwickAHRS.cpp:105) [229]  (4.35 ns)

 <State 199>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', MadgwickAHRS.cpp:105) [229]  (4.35 ns)

 <State 200>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', MadgwickAHRS.cpp:105) [229]  (4.35 ns)

 <State 201>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', MadgwickAHRS.cpp:105) [229]  (4.35 ns)

 <State 202>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_155', MadgwickAHRS.cpp:105) [237]  (4.35 ns)

 <State 203>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_155', MadgwickAHRS.cpp:105) [237]  (4.35 ns)

 <State 204>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_155', MadgwickAHRS.cpp:105) [237]  (4.35 ns)

 <State 205>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_155', MadgwickAHRS.cpp:105) [237]  (4.35 ns)

 <State 206>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_155', MadgwickAHRS.cpp:105) [237]  (4.35 ns)

 <State 207>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_156', MadgwickAHRS.cpp:105) [238]  (4.35 ns)

 <State 208>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_156', MadgwickAHRS.cpp:105) [238]  (4.35 ns)

 <State 209>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_156', MadgwickAHRS.cpp:105) [238]  (4.35 ns)

 <State 210>: 4.35ns
The critical path consists of the following:
	'fsub' operation ('tmp_156', MadgwickAHRS.cpp:105) [238]  (4.35 ns)

 <State 211>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_167', MadgwickAHRS.cpp:105) [251]  (4.35 ns)

 <State 212>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_167', MadgwickAHRS.cpp:105) [251]  (4.35 ns)

 <State 213>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_167', MadgwickAHRS.cpp:105) [251]  (4.35 ns)

 <State 214>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_167', MadgwickAHRS.cpp:105) [251]  (4.35 ns)

 <State 215>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_167', MadgwickAHRS.cpp:105) [251]  (4.35 ns)

 <State 216>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 217>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 218>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 219>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 220>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 221>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 222>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 223>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 224>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_168', MadgwickAHRS.cpp:105) [252]  (4.35 ns)

 <State 225>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 226>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 227>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 228>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 229>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 230>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 231>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 232>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 233>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('s[0]', MadgwickAHRS.cpp:105) [262]  (4.35 ns)

 <State 234>: 1.37ns
The critical path consists of the following:
	'call' operation ('call_ret2', MadgwickAHRS.cpp:114) to 'normalise.1' [326]  (1.37 ns)

 <State 235>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 236>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 237>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 238>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 239>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 240>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 241>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 242>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 243>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 244>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 245>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 246>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 247>: 4.35ns
The critical path consists of the following:
	'call' operation ('call_ret', MadgwickAHRS.cpp:117) to 'feedbackStep' [331]  (4.35 ns)

 <State 248>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('qDot[3]') with incoming values : ('qDot[3]', MadgwickAHRS.cpp:58) ('qDot[3]', MadgwickAHRS.cpp:117) [338]  (1.77 ns)
	'phi' operation ('qDot[3]') with incoming values : ('qDot[3]', MadgwickAHRS.cpp:58) ('qDot[3]', MadgwickAHRS.cpp:117) [338]  (0 ns)

 <State 249>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 250>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 251>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 252>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 253>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 254>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 255>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 256>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 257>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 258>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 259>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 260>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 261>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 262>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 263>: 4.38ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:121) to 'integrateQdot' [342]  (4.38 ns)

 <State 264>: 0ns
The critical path consists of the following:

 <State 265>: 1.81ns
The critical path consists of the following:
	'call' operation (MadgwickAHRS.cpp:124) to 'normalise' [343]  (1.81 ns)

 <State 266>: 0ns
The critical path consists of the following:

 <State 267>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
