/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.5
Hash     : 78ac3d3
Date     : Mar  5 2024
Type     : Engineering
Log Time   : Thu Mar  7 10:15:45 2024 GMT
#Timing report of worst 27 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: I0.Q.Q[0] (dffre clocked by clk1)
Endpoint  : out:mux_out[1].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
I0.Q.C[0] (dffre)                                                0.894     0.894
I0.Q.Q[0] (dffre) [clock-to-output]                              0.154     1.048
mux_out[2].in[0] (.names)                                        0.427     1.475
mux_out[2].out[0] (.names)                                       0.218     1.693
mux_out[1].in[0] (.names)                                        0.085     1.778
mux_out[1].out[0] (.names)                                       0.135     1.914
out:mux_out[1].outpad[0] (.output)                               1.257     3.171
data arrival time                                                          3.171

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.171
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.671


#Path 2
Startpoint: I0.Q.Q[0] (dffre clocked by clk1)
Endpoint  : out:mux_out[0].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
I0.Q.C[0] (dffre)                                                0.894     0.894
I0.Q.Q[0] (dffre) [clock-to-output]                              0.154     1.048
mux_out[2].in[0] (.names)                                        0.427     1.475
mux_out[2].out[0] (.names)                                       0.218     1.693
mux_out[0].in[0] (.names)                                        0.085     1.778
mux_out[0].out[0] (.names)                                       0.135     1.914
out:mux_out[0].outpad[0] (.output)                               1.254     3.168
data arrival time                                                          3.168

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.668


#Path 3
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[12].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[14].in[1] (.names)                                       1.263     1.263
mux_out[14].out[0] (.names)                                      0.218     1.481
mux_out[12].in[0] (.names)                                       0.085     1.566
mux_out[12].out[0] (.names)                                      0.218     1.784
out:mux_out[12].outpad[0] (.output)                              1.315     3.100
data arrival time                                                          3.100

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.100
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.600


#Path 4
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[13].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[14].in[1] (.names)                                       1.263     1.263
mux_out[14].out[0] (.names)                                      0.218     1.481
mux_out[13].in[0] (.names)                                       0.085     1.566
mux_out[13].out[0] (.names)                                      0.218     1.784
out:mux_out[13].outpad[0] (.output)                              1.312     3.096
data arrival time                                                          3.096

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.096
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.596


#Path 5
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[9].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[10].in[2] (.names)                                       1.260     1.260
mux_out[10].out[0] (.names)                                      0.218     1.478
mux_out[9].in[0] (.names)                                        0.085     1.563
mux_out[9].out[0] (.names)                                       0.148     1.711
out:mux_out[9].outpad[0] (.output)                               1.309     3.020
data arrival time                                                          3.020

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.020
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.520


#Path 6
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[5].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[6].in[1] (.names)                                        1.260     1.260
mux_out[6].out[0] (.names)                                       0.218     1.478
mux_out[5].in[0] (.names)                                        0.085     1.563
mux_out[5].out[0] (.names)                                       0.197     1.760
out:mux_out[5].outpad[0] (.output)                               1.251     3.011
data arrival time                                                          3.011

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.511


#Path 7
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[4].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[6].in[1] (.names)                                        1.260     1.260
mux_out[6].out[0] (.names)                                       0.218     1.478
mux_out[4].in[0] (.names)                                        0.085     1.563
mux_out[4].out[0] (.names)                                       0.197     1.760
out:mux_out[4].outpad[0] (.output)                               1.251     3.011
data arrival time                                                          3.011

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -3.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.511


#Path 8
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[8].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[10].in[2] (.names)                                       1.260     1.260
mux_out[10].out[0] (.names)                                      0.218     1.478
mux_out[8].in[0] (.names)                                        0.085     1.563
mux_out[8].out[0] (.names)                                       0.148     1.711
out:mux_out[8].outpad[0] (.output)                               1.254     2.965
data arrival time                                                          2.965

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.965
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.465


#Path 9
Startpoint: I0.Q.Q[0] (dffre clocked by clk1)
Endpoint  : out:mux_out[3].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
I0.Q.C[0] (dffre)                                                0.894     0.894
I0.Q.Q[0] (dffre) [clock-to-output]                              0.154     1.048
mux_out[3].in[0] (.names)                                        0.366     1.414
mux_out[3].out[0] (.names)                                       0.197     1.611
out:mux_out[3].outpad[0] (.output)                               1.254     2.865
data arrival time                                                          2.865

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.365


#Path 10
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[17].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[18].in[2] (.names)                                       1.260     1.260
mux_out[18].out[0] (.names)                                      0.099     1.359
mux_out[17].in[0] (.names)                                       0.085     1.444
mux_out[17].out[0] (.names)                                      0.197     1.641
out:mux_out[17].outpad[0] (.output)                              1.193     2.834
data arrival time                                                          2.834

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.834
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.334


#Path 11
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[16].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[18].in[2] (.names)                                       1.260     1.260
mux_out[18].out[0] (.names)                                      0.099     1.359
mux_out[16].in[0] (.names)                                       0.085     1.444
mux_out[16].out[0] (.names)                                      0.197     1.641
out:mux_out[16].outpad[0] (.output)                              1.193     2.834
data arrival time                                                          2.834

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.834
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.334


#Path 12
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[14].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[14].in[1] (.names)                                       1.263     1.263
mux_out[14].out[0] (.names)                                      0.218     1.481
out:mux_out[14].outpad[0] (.output)                              1.309     2.790
data arrival time                                                          2.790

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.290


#Path 13
Startpoint: I0.Q.Q[0] (dffre clocked by clk1)
Endpoint  : out:mux_out[2].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk1.inpad[0] (.input)                                           0.000     0.000
I0.Q.C[0] (dffre)                                                0.894     0.894
I0.Q.Q[0] (dffre) [clock-to-output]                              0.154     1.048
mux_out[2].in[0] (.names)                                        0.427     1.475
mux_out[2].out[0] (.names)                                       0.218     1.693
out:mux_out[2].outpad[0] (.output)                               1.074     2.767
data arrival time                                                          2.767

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.267


#Path 14
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[15].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[15].in[3] (.names)                                       1.260     1.260
mux_out[15].out[0] (.names)                                      0.148     1.408
out:mux_out[15].outpad[0] (.output)                              1.312     2.720
data arrival time                                                          2.720

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.220


#Path 15
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[18].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[18].in[2] (.names)                                       1.260     1.260
mux_out[18].out[0] (.names)                                      0.099     1.359
out:mux_out[18].outpad[0] (.output)                              1.318     2.677
data arrival time                                                          2.677

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.177


#Path 16
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[19].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[19].in[3] (.names)                                       1.260     1.260
mux_out[19].out[0] (.names)                                      0.218     1.478
out:mux_out[19].outpad[0] (.output)                              1.193     2.671
data arrival time                                                          2.671

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.671
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.171


#Path 17
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[10].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[10].in[2] (.names)                                       1.260     1.260
mux_out[10].out[0] (.names)                                      0.218     1.478
out:mux_out[10].outpad[0] (.output)                              1.193     2.671
data arrival time                                                          2.671

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.671
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.171


#Path 18
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[7].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[7].in[3] (.names)                                        1.260     1.260
mux_out[7].out[0] (.names)                                       0.148     1.408
out:mux_out[7].outpad[0] (.output)                               1.254     2.662
data arrival time                                                          2.662

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.162


#Path 19
Startpoint: sel[0].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[6].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[0].inpad[0] (.input)                                         0.000     0.000
mux_out[6].in[1] (.names)                                        1.260     1.260
mux_out[6].out[0] (.names)                                       0.218     1.478
out:mux_out[6].outpad[0] (.output)                               1.135     2.613
data arrival time                                                          2.613

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.113


#Path 20
Startpoint: sel[1].inpad[0] (.input clocked by clk1)
Endpoint  : out:mux_out[11].outpad[0] (.output clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
sel[1].inpad[0] (.input)                                         0.000     0.000
mux_out[11].in[3] (.names)                                       1.260     1.260
mux_out[11].out[0] (.names)                                      0.218     1.478
out:mux_out[11].outpad[0] (.output)                              1.013     2.491
data arrival time                                                          2.491

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                            0.000     2.500
data required time                                                         2.500
--------------------------------------------------------------------------------
data required time                                                         2.500
data arrival time                                                         -2.491
--------------------------------------------------------------------------------
slack (MET)                                                                0.009


#Path 21
Startpoint: I14.Q.Q[0] (dffre clocked by clk5)
Endpoint  : I14.Q.D[0] (dffre clocked by clk5)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk5 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk5.inpad[0] (.input)                                           0.000     0.000
I14.Q.C[0] (dffre)                                               0.894     0.894
I14.Q.Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1469$li0_li0.in[0] (.names)                                 0.388     1.437
$abc$1469$li0_li0.out[0] (.names)                                0.197     1.634
I14.Q.D[0] (dffre)                                               0.000     1.634
data arrival time                                                          1.634

clock clk5 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk5.inpad[0] (.input)                                           0.000     2.500
I14.Q.C[0] (dffre)                                               0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.634
--------------------------------------------------------------------------------
slack (MET)                                                                1.729


#Path 22
Startpoint: I75.Q.Q[0] (dffre clocked by clk6)
Endpoint  : I75.Q.D[0] (dffre clocked by clk6)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk6 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk6.inpad[0] (.input)                                           0.000     0.000
I75.Q.C[0] (dffre)                                               0.894     0.894
I75.Q.Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1442$li0_li0.in[0] (.names)                                 0.308     1.356
$abc$1442$li0_li0.out[0] (.names)                                0.218     1.574
I75.Q.D[0] (dffre)                                               0.000     1.574
data arrival time                                                          1.574

clock clk6 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk6.inpad[0] (.input)                                           0.000     2.500
I75.Q.C[0] (dffre)                                               0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.574
--------------------------------------------------------------------------------
slack (MET)                                                                1.789


#Path 23
Startpoint: t.inpad[0] (.input clocked by clk1)
Endpoint  : I0.Q.D[0] (dffre clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
t.inpad[0] (.input)                                              0.000     0.000
$abc$1508$li0_li0.in[1] (.names)                                 1.260     1.260
$abc$1508$li0_li0.out[0] (.names)                                0.135     1.396
I0.Q.D[0] (dffre)                                                0.000     1.396
data arrival time                                                          1.396

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk1.inpad[0] (.input)                                           0.000     2.500
I0.Q.C[0] (dffre)                                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (MET)                                                                1.967


#Path 24
Startpoint: I13.Q.Q[0] (dffre clocked by clk4)
Endpoint  : I13.Q.D[0] (dffre clocked by clk4)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk4 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk4.inpad[0] (.input)                                           0.000     0.000
I13.Q.C[0] (dffre)                                               0.894     0.894
I13.Q.Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1488$li0_li0.in[0] (.names)                                 0.085     1.133
$abc$1488$li0_li0.out[0] (.names)                                0.218     1.352
I13.Q.D[0] (dffre)                                               0.000     1.352
data arrival time                                                          1.352

clock clk4 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk4.inpad[0] (.input)                                           0.000     2.500
I13.Q.C[0] (dffre)                                               0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.011


#Path 25
Startpoint: I12.Q.Q[0] (dffre clocked by clk3)
Endpoint  : I12.Q.D[0] (dffre clocked by clk3)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk3 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk3.inpad[0] (.input)                                           0.000     0.000
I12.Q.C[0] (dffre)                                               0.894     0.894
I12.Q.Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1502$li0_li0.in[0] (.names)                                 0.085     1.133
$abc$1502$li0_li0.out[0] (.names)                                0.218     1.352
I12.Q.D[0] (dffre)                                               0.000     1.352
data arrival time                                                          1.352

clock clk3 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk3.inpad[0] (.input)                                           0.000     2.500
I12.Q.C[0] (dffre)                                               0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.011


#Path 26
Startpoint: I1.Q.Q[0] (dffre clocked by clk2)
Endpoint  : I1.Q.D[0] (dffre clocked by clk2)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk2 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clk2.inpad[0] (.input)                                           0.000     0.000
I1.Q.C[0] (dffre)                                                0.894     0.894
I1.Q.Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1513$li0_li0.in[1] (.names)                                 0.085     1.133
$abc$1513$li0_li0.out[0] (.names)                                0.218     1.352
I1.Q.D[0] (dffre)                                                0.000     1.352
data arrival time                                                          1.352

clock clk2 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk2.inpad[0] (.input)                                           0.000     2.500
I1.Q.C[0] (dffre)                                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.011


#Path 27
Startpoint: clr_n.inpad[0] (.input clocked by clk1)
Endpoint  : I0.Q.R[0] (dffre clocked by clk1)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk1 (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
clr_n.inpad[0] (.input)                                          0.000     0.000
I0.Q.R[0] (dffre)                                                1.199     1.199
data arrival time                                                          1.199

clock clk1 (rise edge)                                           2.500     2.500
clock source latency                                             0.000     2.500
clk1.inpad[0] (.input)                                           0.000     2.500
I0.Q.C[0] (dffre)                                                0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -1.199
--------------------------------------------------------------------------------
slack (MET)                                                                2.164


#End of timing report
