
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9079655 heartbeat IPC: 1.10136 cumulative IPC: 1.06891 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18365457 heartbeat IPC: 1.07691 cumulative IPC: 1.07311 (Simulation time: 0 hr 1 min 29 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27609524 heartbeat IPC: 1.08178 cumulative IPC: 1.07608 (Simulation time: 0 hr 2 min 14 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26949629 cumulative IPC: 1.07608 (Simulation time: 0 hr 2 min 14 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07608 instructions: 29000000 cycles: 26949629
L1D TOTAL     ACCESS:   17752161  HIT:   17591091  MISS:     161070
L1D LOAD      ACCESS:    9339810  HIT:    9331383  MISS:       8427
L1D RFO       ACCESS:    2574251  HIT:    2543029  MISS:      31222
L1D PREFETCH  ACCESS:    5838100  HIT:    5716679  MISS:     121421
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746477  ISSUED:    9633447  USEFUL:     119938  USELESS:       5900
L1I TOTAL     ACCESS:    7371191  HIT:    7371120  MISS:         71
L1I LOAD      ACCESS:    7371191  HIT:    7371120  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     247499  HIT:     154184  MISS:      93315
L2C LOAD      ACCESS:       8416  HIT:       6127  MISS:       2289
L2C RFO       ACCESS:      30212  HIT:       1083  MISS:      29129
L2C PREFETCH  ACCESS:     122467  HIT:      60590  MISS:      61877
L2C WRITEBACK ACCESS:      86404  HIT:      86384  MISS:         20
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1366  USELESS:      60540
LLC TOTAL     ACCESS:     176363  HIT:     103209  MISS:      73154
LLC LOAD      ACCESS:       2288  HIT:       1413  MISS:        875
LLC RFO       ACCESS:      29129  HIT:       9110  MISS:      20019
LLC PREFETCH  ACCESS:      61877  HIT:      21607  MISS:      40270
LLC WRITEBACK ACCESS:      83069  HIT:      71079  MISS:      11990
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        681  USELESS:      33346
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      38502  ROW_BUFFER_MISS:      22659
 DBUS_CONGESTED:      47054
 WQ ROW_BUFFER_HIT:      12456  ROW_BUFFER_MISS:      32712  FULL:          0

 AVG_CONGESTED_CYCLE: 14
