#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 13 09:41:12 2023
# Process ID: 133205
# Current directory: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.runs/synth_1
# Command line: vivado -log ntt_memory_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ntt_memory_wrapper.tcl
# Log file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.runs/synth_1/ntt_memory_wrapper.vds
# Journal file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ntt_memory_wrapper.tcl -notrace
Command: synth_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 133232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.445 ; gain = 149.719 ; free physical = 17616 ; free virtual = 27296
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ntt_memory_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_memory_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TOTAL_LATENCY bound to: 5 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/ntt_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper' (1#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_1' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:17]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:20]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_1' (2#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized0' (2#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_2' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:37]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:50]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_2' (3#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:37]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized1' (3#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_3' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:72]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:85]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:88]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_3' (4#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:72]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized2' (4#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_4' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:111]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:124]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:127]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_4' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:111]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized3' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_5' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:158]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:171]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:174]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_5' (6#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:158]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized4' (6#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_6' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:221]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:234]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:237]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_6' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:221]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized5' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_7' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:316]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:329]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:332]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_7' (8#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:316]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized6' (8#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_8' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:475]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:488]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:491]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_8' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:475]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized7' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_9' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:762]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:775]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:778]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_9' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:762]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized8' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter STAGE_INPUT bound to: 1024 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 512 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net a_rev in module/entity bitreverse does not have driver. [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (11#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (12#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'modmul' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modred_28' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v:9]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter PRIME bound to: 268369921 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (12#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'modred_28' (13#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v:9]
INFO: [Synth 8-6157] synthesizing module 'intmul' [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 0 - type: integer 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DELAY_RED bound to: 3 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter NUM_W bound to: 2 - type: integer 
	Parameter NUM_H bound to: 2 - type: integer 
	Parameter NUM_T bound to: 4 - type: integer 
	Parameter SIZE_I bound to: 56 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 56 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 3 - type: integer 
	Parameter NEW_SIZE_I bound to: 57 - type: integer 
	Parameter NEW_SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_2' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
	Parameter K bound to: 58 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_2' (14#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 57 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 2 - type: integer 
	Parameter NEW_SIZE_I bound to: 58 - type: integer 
	Parameter NEW_SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized0' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'intmul' (16#1) [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'modmul' (17#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
INFO: [Synth 8-6157] synthesizing module 'modadd' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modadd' (18#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
INFO: [Synth 8-6157] synthesizing module 'modsub' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modsub' (19#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 5 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 28 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 502 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 28 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 28 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 502 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 28 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 14336 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 500 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 14336 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 28 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 28 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 28 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 28 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 28 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 28 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 28 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 28 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 28 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (21#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (22#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (23#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (24#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (24#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (24#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (24#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (25#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (26#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 518 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (26#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'moddiv_by_2' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (26#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'moddiv_by_2' (27#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized4' (27#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 5 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized5' (27#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 507 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized6' (27#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter STAGE_INPUT bound to: 512 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 256 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized0' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized0' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 28 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 246 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 28 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 28 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 246 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 28 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 7168 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 244 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 7168 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 28 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 28 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 28 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 28 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 28 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 28 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 28 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 28 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 28 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 28 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (28#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 262 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized7' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 251 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized8' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized0' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter STAGE_INPUT bound to: 256 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 128 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized1' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized1' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized9' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 123 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized9' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized10' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 134 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized10' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized11' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 123 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized11' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized1' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter STAGE_INPUT bound to: 128 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 64 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized2' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized2' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized12' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 59 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized12' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized13' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 70 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized13' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized14' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 59 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized14' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized2' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter STAGE_INPUT bound to: 64 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 32 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized3' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized3' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized15' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 27 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized15' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized16' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 38 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized16' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized17' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 27 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized17' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized3' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter STAGE_INPUT bound to: 32 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 16 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized4' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized4' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized18' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 11 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized18' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized19' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 22 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized19' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized20' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 11 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized20' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized4' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter STAGE_INPUT bound to: 16 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 8 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized5' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized5' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized21' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized21' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized22' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 14 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized22' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized23' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized23' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized5' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter STAGE_INPUT bound to: 8 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 4 - type: integer 
	Parameter CASE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized6' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized6' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized24' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 10 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized24' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized25' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized25' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized6' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter STAGE_INPUT bound to: 4 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 2 - type: integer 
	Parameter CASE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized7' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
INFO: [Synth 8-6157] synthesizing module 'btf_dit_ct__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_dit_ct__parameterized7' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized26' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized26' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized27' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized7' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter STAGE_INPUT bound to: 2 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 1 - type: integer 
	Parameter CASE bound to: 1'b0 
	Parameter LOGN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized8' (28#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:174]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter NO_MUL bound to: 0 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_intt_ct_reg was removed.  [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_3_4/stage_wrapper.v:154]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design shiftreg__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[1]
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[0]
WARNING: [Synth 8-3331] design intmul has unconnected port rst
WARNING: [Synth 8-3331] design intmul has unconnected port q[27]
WARNING: [Synth 8-3331] design intmul has unconnected port q[26]
WARNING: [Synth 8-3331] design intmul has unconnected port q[25]
WARNING: [Synth 8-3331] design intmul has unconnected port q[24]
WARNING: [Synth 8-3331] design intmul has unconnected port q[23]
WARNING: [Synth 8-3331] design intmul has unconnected port q[22]
WARNING: [Synth 8-3331] design intmul has unconnected port q[21]
WARNING: [Synth 8-3331] design intmul has unconnected port q[20]
WARNING: [Synth 8-3331] design intmul has unconnected port q[19]
WARNING: [Synth 8-3331] design intmul has unconnected port q[18]
WARNING: [Synth 8-3331] design intmul has unconnected port q[17]
WARNING: [Synth 8-3331] design intmul has unconnected port q[16]
WARNING: [Synth 8-3331] design intmul has unconnected port q[15]
WARNING: [Synth 8-3331] design intmul has unconnected port q[14]
WARNING: [Synth 8-3331] design intmul has unconnected port q[13]
WARNING: [Synth 8-3331] design intmul has unconnected port q[12]
WARNING: [Synth 8-3331] design intmul has unconnected port q[11]
WARNING: [Synth 8-3331] design intmul has unconnected port q[10]
WARNING: [Synth 8-3331] design intmul has unconnected port q[9]
WARNING: [Synth 8-3331] design intmul has unconnected port q[8]
WARNING: [Synth 8-3331] design intmul has unconnected port q[7]
WARNING: [Synth 8-3331] design intmul has unconnected port q[6]
WARNING: [Synth 8-3331] design intmul has unconnected port q[5]
WARNING: [Synth 8-3331] design intmul has unconnected port q[4]
WARNING: [Synth 8-3331] design intmul has unconnected port q[3]
WARNING: [Synth 8-3331] design intmul has unconnected port q[2]
WARNING: [Synth 8-3331] design intmul has unconnected port q[1]
WARNING: [Synth 8-3331] design intmul has unconnected port q[0]
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized8 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized7 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized6 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized5 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized4 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized3 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized2 has unconnected port intt
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized1 has unconnected port intt
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design btf_dit_ct__parameterized0 has unconnected port intt
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.164 ; gain = 232.438 ; free physical = 17564 ; free virtual = 27253
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.977 ; gain = 250.250 ; free physical = 17571 ; free virtual = 27261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.977 ; gain = 250.250 ; free physical = 17571 ; free virtual = 27261
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ntt_memory_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ntt_memory_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.320 ; gain = 0.000 ; free physical = 17187 ; free virtual = 27090
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2203.320 ; gain = 0.000 ; free physical = 17187 ; free virtual = 27087
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17557 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17557 ; free virtual = 27218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DUT_NTT/\genblk3[0].NTT_SDF_STAGE /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DUT_NTT/\genblk3[1].NTT_SDF_STAGE /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17557 ; free virtual = 27218
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17514 ; free virtual = 27203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      7469|
|2     |btf_dit_ct__GC0                    |           1|       621|
|3     |ntt_sdf_stage__GC0                 |           1|      2455|
|4     |btf_dit_ct__parameterized0__GC0    |           1|       621|
|5     |ntt_sdf_stage__parameterized0__GC0 |           1|      1852|
|6     |btf_dit_ct__parameterized1__GC0    |           1|       621|
|7     |ntt_sdf_stage__parameterized1__GC0 |           1|      4303|
|8     |btf_dit_ct__parameterized2__GC0    |           1|       621|
|9     |ntt_sdf_stage__parameterized2__GC0 |           1|      2378|
|10    |btf_dit_ct__parameterized3__GC0    |           1|       621|
|11    |ntt_sdf_stage__parameterized3__GC0 |           1|      1413|
|12    |btf_dit_ct__parameterized4__GC0    |           1|       621|
|13    |ntt_sdf_stage__parameterized4__GC0 |           1|       933|
|14    |btf_dit_ct__parameterized5__GC0    |           1|       621|
|15    |ntt_sdf_stage__parameterized5__GC0 |           1|       693|
|16    |btf_dit_ct__parameterized6__GC0    |           1|       621|
|17    |ntt_sdf_stage__parameterized6__GC0 |           1|       690|
|18    |btf_dit_ct__parameterized7__GC0    |           1|       621|
|19    |ntt_sdf_stage__parameterized7__GC0 |           1|       573|
|20    |btf_dit_ct__parameterized8__GC0    |           1|       621|
|21    |ntt_sdf_stage__parameterized8__GC0 |           1|       484|
|22    |ntt_sdf_wrapper__GC0               |           1|      2895|
|23    |ntt_memory_wrapper__GC0            |           1|       107|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     56 Bit       Adders := 20    
	   2 Input     56 Bit       Adders := 10    
	   4 Input     30 Bit       Adders := 10    
	   2 Input     29 Bit       Adders := 10    
	   3 Input     29 Bit       Adders := 20    
	   4 Input     28 Bit       Adders := 10    
	   2 Input     28 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 31    
	   4 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1140  
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 20    
+---Registers : 
	               56 Bit    Registers := 20    
	               28 Bit    Registers := 393   
	               25 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2216  
+---RAMs : 
	              14K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 92    
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 62    
	   4 Input      2 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ntt_memory_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module shiftreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module modred_28 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     56 Bit       Adders := 2     
	   4 Input     30 Bit       Adders := 1     
	   4 Input     28 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module csa_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 57    
	   3 Input      1 Bit       Adders := 1     
Module csa_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 57    
	   3 Input      1 Bit       Adders := 1     
Module intmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 518   
Module shiftreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 507   
Module ntt_sdf_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
Module shiftreg__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module shiftreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 262   
Module shiftreg__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 251   
Module ntt_sdf_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module shiftreg__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 123   
Module shiftreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 134   
Module shiftreg__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 123   
Module ntt_sdf_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module shiftreg__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 59    
Module shiftreg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 70    
Module shiftreg__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 59    
Module ntt_sdf_stage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module shiftreg__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 27    
Module shiftreg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 38    
Module shiftreg__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module ntt_sdf_stage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module shiftreg__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 11    
Module shiftreg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module shiftreg__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module ntt_sdf_stage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module shiftreg__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 3     
Module shiftreg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module shiftreg__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ntt_sdf_stage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module shiftreg__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module shiftreg__10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module shiftreg__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module shiftreg__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ntt_sdf_stage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module shiftreg__11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module shiftreg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftreg__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ntt_sdf_stage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module modadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftreg__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ntt_sdf_stage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
Module tw_roms_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module tw_roms_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module tw_roms_wrapper__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module tw_roms_wrapper__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module ntt_sdf_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 21    
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
Module shiftreg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0], operation Mode is: (A*B)'.
DSP Report: register INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is absorbed into DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: operator p_0_out is absorbed into DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: Generating DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2], operation Mode is: (A*B)'.
DSP Report: register INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is absorbed into DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2].
DSP Report: operator p_0_out is absorbed into DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2].
INFO: [Synth 8-4471] merging register 'DELAY_START/shift_array_reg[0][0:0]' into 'DELAY_FINISH/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[5].shift_array_reg[6][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[5].shift_array_reg[6][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[6].shift_array_reg[7][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[6].shift_array_reg[7][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[7].shift_array_reg[8][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[8].shift_array_reg[9][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[8].shift_array_reg[9][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[9].shift_array_reg[10][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[9].shift_array_reg[10][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[10].shift_array_reg[11][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[10].shift_array_reg[11][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[11].shift_array_reg[12][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[11].shift_array_reg[12][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[12].shift_array_reg[13][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[12].shift_array_reg[13][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[13].shift_array_reg[14][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[13].shift_array_reg[14][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[14].shift_array_reg[15][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[14].shift_array_reg[15][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[15].shift_array_reg[16][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[15].shift_array_reg[16][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[16].shift_array_reg[17][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[16].shift_array_reg[17][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[17].shift_array_reg[18][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[17].shift_array_reg[18][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[18].shift_array_reg[19][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[18].shift_array_reg[19][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[19].shift_array_reg[20][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[19].shift_array_reg[20][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[20].shift_array_reg[21][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[20].shift_array_reg[21][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[21].shift_array_reg[22][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[21].shift_array_reg[22][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[22].shift_array_reg[23][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[22].shift_array_reg[23][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[23].shift_array_reg[24][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[23].shift_array_reg[24][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[24].shift_array_reg[25][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[24].shift_array_reg[25][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[25].shift_array_reg[26][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[25].shift_array_reg[26][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[26].shift_array_reg[27][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[26].shift_array_reg[27][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[27].shift_array_reg[28][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[27].shift_array_reg[28][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[28].shift_array_reg[29][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[28].shift_array_reg[29][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[29].shift_array_reg[30][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[29].shift_array_reg[30][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[30].shift_array_reg[31][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[30].shift_array_reg[31][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[31].shift_array_reg[32][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[31].shift_array_reg[32][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[32].shift_array_reg[33][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[32].shift_array_reg[33][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[33].shift_array_reg[34][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[33].shift_array_reg[34][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[34].shift_array_reg[35][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[34].shift_array_reg[35][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[35].shift_array_reg[36][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[35].shift_array_reg[36][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[36].shift_array_reg[37][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[36].shift_array_reg[37][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[37].shift_array_reg[38][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[37].shift_array_reg[38][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[38].shift_array_reg[39][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[38].shift_array_reg[39][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[39].shift_array_reg[40][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[39].shift_array_reg[40][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[40].shift_array_reg[41][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[40].shift_array_reg[41][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[41].shift_array_reg[42][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[41].shift_array_reg[42][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[42].shift_array_reg[43][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[42].shift_array_reg[43][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[43].shift_array_reg[44][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[43].shift_array_reg[44][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[44].shift_array_reg[45][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[44].shift_array_reg[45][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[45].shift_array_reg[46][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[45].shift_array_reg[46][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[46].shift_array_reg[47][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[46].shift_array_reg[47][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[47].shift_array_reg[48][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[47].shift_array_reg[48][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[48].shift_array_reg[49][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[48].shift_array_reg[49][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[49].shift_array_reg[50][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[49].shift_array_reg[50][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[50].shift_array_reg[51][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[50].shift_array_reg[51][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[51].shift_array_reg[52][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[51].shift_array_reg[52][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[52].shift_array_reg[53][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[52].shift_array_reg[53][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[53].shift_array_reg[54][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[53].shift_array_reg[54][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[54].shift_array_reg[55][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[54].shift_array_reg[55][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[55].shift_array_reg[56][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[55].shift_array_reg[56][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[56].shift_array_reg[57][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[56].shift_array_reg[57][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[57].shift_array_reg[58][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[57].shift_array_reg[58][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[58].shift_array_reg[59][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[58].shift_array_reg[59][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[59].shift_array_reg[60][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[59].shift_array_reg[60][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[60].shift_array_reg[61][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[60].shift_array_reg[61][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[61].shift_array_reg[62][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[61].shift_array_reg[62][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[62].shift_array_reg[63][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[62].shift_array_reg[63][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[63].shift_array_reg[64][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[63].shift_array_reg[64][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[64].shift_array_reg[65][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[64].shift_array_reg[65][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[65].shift_array_reg[66][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[65].shift_array_reg[66][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[66].shift_array_reg[67][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[66].shift_array_reg[67][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[67].shift_array_reg[68][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[67].shift_array_reg[68][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[68].shift_array_reg[69][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[68].shift_array_reg[69][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[69].shift_array_reg[70][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[69].shift_array_reg[70][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[70].shift_array_reg[71][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[70].shift_array_reg[71][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[71].shift_array_reg[72][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[71].shift_array_reg[72][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[72].shift_array_reg[73][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[72].shift_array_reg[73][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[73].shift_array_reg[74][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[73].shift_array_reg[74][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[74].shift_array_reg[75][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[74].shift_array_reg[75][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[75].shift_array_reg[76][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[75].shift_array_reg[76][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[76].shift_array_reg[77][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[76].shift_array_reg[77][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[77].shift_array_reg[78][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[77].shift_array_reg[78][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[78].shift_array_reg[79][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[78].shift_array_reg[79][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[79].shift_array_reg[80][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[79].shift_array_reg[80][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[80].shift_array_reg[81][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[80].shift_array_reg[81][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[81].shift_array_reg[82][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[81].shift_array_reg[82][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[82].shift_array_reg[83][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[82].shift_array_reg[83][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[83].shift_array_reg[84][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[83].shift_array_reg[84][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[84].shift_array_reg[85][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[84].shift_array_reg[85][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[85].shift_array_reg[86][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[85].shift_array_reg[86][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[86].shift_array_reg[87][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[86].shift_array_reg[87][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[87].shift_array_reg[88][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[87].shift_array_reg[88][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[88].shift_array_reg[89][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[88].shift_array_reg[89][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[89].shift_array_reg[90][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[89].shift_array_reg[90][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[90].shift_array_reg[91][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[90].shift_array_reg[91][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[91].shift_array_reg[92][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[91].shift_array_reg[92][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[92].shift_array_reg[93][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[92].shift_array_reg[93][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[93].shift_array_reg[94][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[93].shift_array_reg[94][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[94].shift_array_reg[95][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[94].shift_array_reg[95][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[95].shift_array_reg[96][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[95].shift_array_reg[96][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[96].shift_array_reg[97][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[96].shift_array_reg[97][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[42]' (FD) to 'modmul:/MODRED_28/b2_reg[43]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[43]' (FD) to 'modmul:/MODRED_28/b2_reg[34]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[45]' (FD) to 'modmul:/MODRED_28/b2_reg[46]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[46]' (FD) to 'modmul:/MODRED_28/b2_reg[47]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[47]' (FD) to 'modmul:/MODRED_28/b2_reg[48]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[48]' (FD) to 'modmul:/MODRED_28/b2_reg[49]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[49]' (FD) to 'modmul:/MODRED_28/b2_reg[50]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[34]' (FD) to 'modmul:/MODRED_28/b2_reg[35]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[50]' (FD) to 'modmul:/MODRED_28/b2_reg[51]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[35]' (FD) to 'modmul:/MODRED_28/b2_reg[36]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[51]' (FD) to 'modmul:/MODRED_28/b2_reg[52]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[36]' (FD) to 'modmul:/MODRED_28/b2_reg[37]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[52]' (FD) to 'modmul:/MODRED_28/b2_reg[53]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[37]' (FD) to 'modmul:/MODRED_28/b2_reg[38]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[53]' (FD) to 'modmul:/MODRED_28/b2_reg[54]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[38]' (FD) to 'modmul:/MODRED_28/b2_reg[39]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[54]' (FD) to 'modmul:/MODRED_28/b2_reg[55]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[39]' (FD) to 'modmul:/MODRED_28/b2_reg[40]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[40]' (FD) to 'modmul:/MODRED_28/b2_reg[41]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[2].TW_ROM/tw2/brom_out_reg[6]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[26]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[25]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[24]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[23]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[22]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[21]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[20]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[19]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[18]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[17]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[16]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[15]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[14]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[13]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[12]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[11]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[10]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[9]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[8]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[7]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[6]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[5]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[4]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[2]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUT_NTTi_21/\genblk2[1].TW_ROM/tw1/brom_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUT_NTTi_21/\genblk2[0].TW_ROM/data_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[1]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[2]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[3]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[4]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[5]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[6]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[7]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[8]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[9]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[10]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[11]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[12]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[13]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[14]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[15]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[16]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[17]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[18]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[19]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[20]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[21]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[22]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[23]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[24]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[25]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[26]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUT_NTTi_21/\genblk2[0].TW_ROM/data_out_reg[27] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17496 ; free virtual = 27186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+--------------------------------+---------------+----------------+
|Module Name        | RTL Object                     | Depth x Width | Implemented As | 
+-------------------+--------------------------------+---------------+----------------+
|tw_rom_2           | brom_out                       | 4x9           | LUT            | 
|tw_rom_3           | brom_out                       | 8x25          | LUT            | 
|tw_rom_4           | brom_out                       | 16x28         | LUT            | 
|tw_rom_5           | brom_out                       | 32x28         | LUT            | 
|tw_rom_6           | brom_out                       | 64x28         | LUT            | 
|tw_rom_7           | brom_out                       | 128x28        | LUT            | 
|ntt_memory_wrapper | genblk2[2].TW_ROM/tw2/brom_out | 4x9           | LUT            | 
|ntt_memory_wrapper | genblk2[3].TW_ROM/tw3/brom_out | 8x25          | LUT            | 
|ntt_memory_wrapper | genblk2[4].TW_ROM/tw4/brom_out | 16x28         | LUT            | 
|ntt_memory_wrapper | genblk2[5].TW_ROM/tw5/brom_out | 32x28         | LUT            | 
|ntt_memory_wrapper | genblk2[6].TW_ROM/tw6/brom_out | 64x28         | LUT            | 
|ntt_memory_wrapper | genblk2[7].TW_ROM/tw7/brom_out | 128x28        | LUT            | 
+-------------------+--------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 28(READ_FIRST)   | W |   | 512 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 28(READ_FIRST)   | W |   | 256 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_7/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_7/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_9/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_9/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      1749|
|2     |btf_dit_ct__GC0                    |           1|       424|
|3     |ntt_sdf_stage__GC0                 |           1|      1615|
|4     |btf_dit_ct__parameterized0__GC0    |           1|       424|
|5     |ntt_sdf_stage__parameterized0__GC0 |           1|      1356|
|6     |btf_dit_ct__parameterized1__GC0    |           1|       424|
|7     |ntt_sdf_stage__parameterized1__GC0 |           1|      4256|
|8     |btf_dit_ct__parameterized2__GC0    |           1|       424|
|9     |ntt_sdf_stage__parameterized2__GC0 |           1|      2390|
|10    |btf_dit_ct__parameterized3__GC0    |           1|       424|
|11    |ntt_sdf_stage__parameterized3__GC0 |           1|      1452|
|12    |btf_dit_ct__parameterized4__GC0    |           1|       424|
|13    |ntt_sdf_stage__parameterized4__GC0 |           1|       979|
|14    |btf_dit_ct__parameterized5__GC0    |           1|       424|
|15    |ntt_sdf_stage__parameterized5__GC0 |           1|       737|
|16    |btf_dit_ct__parameterized6__GC0    |           1|       424|
|17    |ntt_sdf_stage__parameterized6__GC0 |           1|       692|
|18    |btf_dit_ct__parameterized7__GC0    |           1|       424|
|19    |ntt_sdf_stage__parameterized7__GC0 |           1|       577|
|20    |btf_dit_ct__parameterized8__GC0    |           1|       424|
|21    |ntt_sdf_stage__parameterized8__GC0 |           1|       515|
|22    |ntt_sdf_wrapper__GC0               |           1|      2235|
|23    |ntt_memory_wrapper__GC0            |           1|       112|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17369 ; free virtual = 27063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17325 ; free virtual = 27020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 512 x 28(READ_FIRST)   | W |   | 512 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 28(READ_FIRST)   | W |   | 256 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      1749|
|2     |btf_dit_ct__GC0                    |           1|       424|
|3     |btf_dit_ct__parameterized0__GC0    |           1|       424|
|4     |btf_dit_ct__parameterized1__GC0    |           1|       424|
|5     |ntt_sdf_stage__parameterized1__GC0 |           1|      4256|
|6     |btf_dit_ct__parameterized2__GC0    |           1|       424|
|7     |ntt_sdf_stage__parameterized2__GC0 |           1|      2390|
|8     |btf_dit_ct__parameterized3__GC0    |           1|       424|
|9     |ntt_sdf_stage__parameterized3__GC0 |           1|      1452|
|10    |btf_dit_ct__parameterized4__GC0    |           1|       424|
|11    |ntt_sdf_stage__parameterized4__GC0 |           1|       979|
|12    |btf_dit_ct__parameterized5__GC0    |           1|       424|
|13    |ntt_sdf_stage__parameterized5__GC0 |           1|       737|
|14    |btf_dit_ct__parameterized6__GC0    |           1|       424|
|15    |ntt_sdf_stage__parameterized6__GC0 |           1|       692|
|16    |btf_dit_ct__parameterized7__GC0    |           1|       424|
|17    |ntt_sdf_stage__parameterized7__GC0 |           1|       577|
|18    |btf_dit_ct__parameterized8__GC0    |           1|       424|
|19    |ntt_sdf_stage__parameterized8__GC0 |           1|       515|
|20    |ntt_memory_wrapper__GC0            |           1|       112|
|21    |ntt_memory_wrapper_GT0             |           1|      5206|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17321 ; free virtual = 27014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17322 ; free virtual = 27016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17322 ; free virtual = 27016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17321 ; free virtual = 27015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17321 ; free virtual = 27015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17322 ; free virtual = 27015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17322 ; free virtual = 27015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ntt_memory_wrapper_GT0 | DUT_NTT/genblk3[0].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[505].shift_array_reg[506][0]    | 507    | 1     | NO           | NO                 | YES               | 0      | 16      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][27] | 4      | 280   | NO           | NO                 | YES               | 280    | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[2].NTT_SDF_STAGE/SHIFT_SEL_OUT/DELAY_BLOCK[3].shift_array_reg[4][0]       | 5      | 213   | NO           | NO                 | YES               | 213    | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[2].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[121].shift_array_reg[122][27]           | 123    | 28    | NO           | NO                 | YES               | 0      | 112     | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[2].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[132].shift_array_reg[133][0]    | 134    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[3].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[57].shift_array_reg[58][27]             | 59     | 28    | NO           | NO                 | YES               | 0      | 56      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[3].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[68].shift_array_reg[69][0]      | 70     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[25].shift_array_reg[26][27]             | 27     | 28    | NO           | NO                 | YES               | 0      | 28      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[4].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[36].shift_array_reg[37][0]      | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[9].shift_array_reg[10][27]              | 11     | 30    | NO           | NO                 | YES               | 30     | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[5].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[20].shift_array_reg[21][0]      | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][27]               | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[6].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[12].shift_array_reg[13][0]      | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][27]              | 5      | 28    | NO           | YES                | YES               | 28     | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[7].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[8].shift_array_reg[9][0]        | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[8].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[6].shift_array_reg[7][0]        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[9].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[5].shift_array_reg[6][0]        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[1].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[249].shift_array_reg[250][0]    | 251    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|ntt_memory_wrapper     | DELAY_START/DELAY_BLOCK[8].shift_array_reg[9][0]                                          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
+-----------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |  1032|
|3     |DSP48E1_1  |    20|
|4     |LUT1       |    87|
|5     |LUT2       |  2253|
|6     |LUT3       |  2144|
|7     |LUT4       |  1292|
|8     |LUT5       |  1078|
|9     |LUT6       |  1719|
|10    |MUXF7      |    28|
|11    |RAMB18E1_1 |     1|
|12    |RAMB18E1_2 |     1|
|13    |RAMB18E1_3 |     2|
|14    |SRL16E     |   612|
|15    |SRLC32E    |   231|
|16    |FDRE       |  4076|
|17    |FDSE       |    31|
|18    |IBUF       |    60|
|19    |OBUF       |    50|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------+-------------------------------------+------+
|      |Instance                                    |Module                               |Cells |
+------+--------------------------------------------+-------------------------------------+------+
|1     |top                                         |                                     | 14718|
|2     |  DELAY_START                               |shiftreg__parameterized24            |     7|
|3     |  DUT_NTT                                   |ntt_sdf_wrapper                      | 14550|
|4     |    \genblk2[1].TW_ROM                      |tw_roms_wrapper__parameterized0      |   197|
|5     |      tw1                                   |tw_rom_1                             |    65|
|6     |    \genblk2[2].TW_ROM                      |tw_roms_wrapper__parameterized1      |   204|
|7     |      tw2                                   |tw_rom_2                             |    72|
|8     |    \genblk2[3].TW_ROM                      |tw_roms_wrapper__parameterized2      |   225|
|9     |      tw3                                   |tw_rom_3                             |    93|
|10    |    \genblk2[4].TW_ROM                      |tw_roms_wrapper__parameterized3      |   229|
|11    |      tw4                                   |tw_rom_4                             |    97|
|12    |    \genblk2[5].TW_ROM                      |tw_roms_wrapper__parameterized4      |   229|
|13    |      tw5                                   |tw_rom_5                             |    97|
|14    |    \genblk2[6].TW_ROM                      |tw_roms_wrapper__parameterized5      |   229|
|15    |      tw6                                   |tw_rom_6                             |    97|
|16    |    \genblk2[7].TW_ROM                      |tw_roms_wrapper__parameterized6      |   257|
|17    |      tw7                                   |tw_rom_7                             |   125|
|18    |    \genblk2[8].TW_ROM                      |tw_roms_wrapper__parameterized7      |   202|
|19    |      tw8                                   |tw_rom_8                             |    70|
|20    |    \genblk2[9].TW_ROM                      |tw_roms_wrapper__parameterized8      |   306|
|21    |      tw9                                   |tw_rom_9                             |    70|
|22    |    \genblk3[0].NTT_SDF_STAGE               |ntt_sdf_stage                        |  1419|
|23    |      xpm_fifo_sync_inst                    |xpm_fifo_sync                        |   242|
|24    |        xpm_fifo_base_inst                  |xpm_fifo_base                        |   242|
|25    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                      |     1|
|26    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn_120                 |     8|
|27    |          rdp_inst                          |xpm_counter_updn__parameterized0     |    76|
|28    |          rdpp1_inst                        |xpm_counter_updn__parameterized1     |    23|
|29    |          rst_d1_inst                       |xpm_fifo_reg_bit_121                 |     9|
|30    |          wrp_inst                          |xpm_counter_updn__parameterized0_122 |    29|
|31    |          wrpp1_inst                        |xpm_counter_updn__parameterized1_123 |    27|
|32    |          xpm_fifo_rst_inst                 |xpm_fifo_rst_124                     |    10|
|33    |      BTF_DIT_CT                            |btf_dit_ct                           |   901|
|34    |        MODMUL                              |modmul_112                           |   561|
|35    |          INTMUL                            |intmul_116                           |   282|
|36    |            CSA_TREE                        |csa_tree_118                         |     4|
|37    |              \LAYER_LOOP[0].csau           |csa_2_119                            |     4|
|38    |          MODRED_28                         |modred_28_117                        |   192|
|39    |        MOD_ADD                             |modadd_113                           |   121|
|40    |        MOD_SUB                             |modsub_114                           |    98|
|41    |        SHIFT_A                             |shiftreg_115                         |   121|
|42    |      DELAY_FINISH                          |shiftreg__parameterized2             |    21|
|43    |      MODDIV_BY_2                           |moddiv_by_2_107                      |    56|
|44    |        BUFFER_DIV2                         |shiftreg__parameterized3_111         |    56|
|45    |      SHIFT                                 |shiftreg__parameterized1_108         |   141|
|46    |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_109         |     2|
|47    |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_110         |     5|
|48    |    \genblk3[1].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized0        |  1367|
|49    |      xpm_fifo_sync_inst                    |xpm_fifo_sync__parameterized0        |   211|
|50    |        xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0        |   211|
|51    |          \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0      |     1|
|52    |          \gen_fwft.rdpp1_inst              |xpm_counter_updn                     |     8|
|53    |          rdp_inst                          |xpm_counter_updn__parameterized3     |    49|
|54    |          rdpp1_inst                        |xpm_counter_updn__parameterized4     |    18|
|55    |          rst_d1_inst                       |xpm_fifo_reg_bit                     |     5|
|56    |          wrp_inst                          |xpm_counter_updn__parameterized3_105 |    35|
|57    |          wrpp1_inst                        |xpm_counter_updn__parameterized4_106 |    27|
|58    |          xpm_fifo_rst_inst                 |xpm_fifo_rst                         |    13|
|59    |      BTF_DIT_CT                            |btf_dit_ct__parameterized0           |   901|
|60    |        MODMUL                              |modmul_97                            |   561|
|61    |          INTMUL                            |intmul_101                           |   282|
|62    |            CSA_TREE                        |csa_tree_103                         |     4|
|63    |              \LAYER_LOOP[0].csau           |csa_2_104                            |     4|
|64    |          MODRED_28                         |modred_28_102                        |   192|
|65    |        MOD_ADD                             |modadd_98                            |   121|
|66    |        MOD_SUB                             |modsub_99                            |    98|
|67    |        SHIFT_A                             |shiftreg_100                         |   121|
|68    |      DELAY_FINISH                          |shiftreg__parameterized7             |    12|
|69    |      MODDIV_BY_2                           |moddiv_by_2_92                       |    28|
|70    |        BUFFER_DIV2                         |shiftreg__parameterized3_96          |    28|
|71    |      SHIFT                                 |shiftreg__parameterized1_93          |   141|
|72    |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_94          |     2|
|73    |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_95          |     5|
|74    |    \genblk3[2].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized1        |  1264|
|75    |      BTF_DIT_CT                            |btf_dit_ct__parameterized1           |   796|
|76    |        MODMUL                              |modmul_84                            |   484|
|77    |          INTMUL                            |intmul_88                            |   205|
|78    |            CSA_TREE                        |csa_tree_90                          |     4|
|79    |              \LAYER_LOOP[0].csau           |csa_2_91                             |     4|
|80    |          MODRED_28                         |modred_28_89                         |   192|
|81    |        MOD_ADD                             |modadd_85                            |   121|
|82    |        MOD_SUB                             |modsub_86                            |    98|
|83    |        SHIFT_A                             |shiftreg_87                          |    93|
|84    |      DELAY_FINISH                          |shiftreg__parameterized10            |     7|
|85    |      FIFO                                  |shiftreg__parameterized9             |   168|
|86    |      MODDIV_BY_2                           |moddiv_by_2_79                       |    28|
|87    |        BUFFER_DIV2                         |shiftreg__parameterized3_83          |    28|
|88    |      SHIFT                                 |shiftreg__parameterized1_80          |   141|
|89    |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_81          |     2|
|90    |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_82          |     5|
|91    |    \genblk3[3].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized2        |  1249|
|92    |      BTF_DIT_CT                            |btf_dit_ct__parameterized2           |   796|
|93    |        MODMUL                              |modmul_71                            |   484|
|94    |          INTMUL                            |intmul_75                            |   205|
|95    |            CSA_TREE                        |csa_tree_77                          |     4|
|96    |              \LAYER_LOOP[0].csau           |csa_2_78                             |     4|
|97    |          MODRED_28                         |modred_28_76                         |   192|
|98    |        MOD_ADD                             |modadd_72                            |   121|
|99    |        MOD_SUB                             |modsub_73                            |    98|
|100   |        SHIFT_A                             |shiftreg_74                          |    93|
|101   |      DELAY_FINISH                          |shiftreg__parameterized13            |     5|
|102   |      FIFO                                  |shiftreg__parameterized12            |   112|
|103   |      MODDIV_BY_2                           |moddiv_by_2_66                       |   105|
|104   |        BUFFER_DIV2                         |shiftreg__parameterized3_70          |   105|
|105   |      SHIFT                                 |shiftreg__parameterized1_67          |   141|
|106   |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_68          |     2|
|107   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_69          |     5|
|108   |    \genblk3[4].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized3        |  1215|
|109   |      BTF_DIT_CT                            |btf_dit_ct__parameterized3           |   796|
|110   |        MODMUL                              |modmul_58                            |   484|
|111   |          INTMUL                            |intmul_62                            |   205|
|112   |            CSA_TREE                        |csa_tree_64                          |     4|
|113   |              \LAYER_LOOP[0].csau           |csa_2_65                             |     4|
|114   |          MODRED_28                         |modred_28_63                         |   192|
|115   |        MOD_ADD                             |modadd_59                            |   121|
|116   |        MOD_SUB                             |modsub_60                            |    98|
|117   |        SHIFT_A                             |shiftreg_61                          |    93|
|118   |      DELAY_FINISH                          |shiftreg__parameterized16            |     4|
|119   |      FIFO                                  |shiftreg__parameterized15            |    84|
|120   |      MODDIV_BY_2                           |moddiv_by_2_53                       |   105|
|121   |        BUFFER_DIV2                         |shiftreg__parameterized3_57          |   105|
|122   |      SHIFT                                 |shiftreg__parameterized1_54          |   141|
|123   |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_55          |     2|
|124   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_56          |     5|
|125   |    \genblk3[5].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized4        |  1209|
|126   |      BTF_DIT_CT                            |btf_dit_ct__parameterized4           |   796|
|127   |        MODMUL                              |modmul_45                            |   484|
|128   |          INTMUL                            |intmul_49                            |   205|
|129   |            CSA_TREE                        |csa_tree_51                          |     4|
|130   |              \LAYER_LOOP[0].csau           |csa_2_52                             |     4|
|131   |          MODRED_28                         |modred_28_50                         |   192|
|132   |        MOD_ADD                             |modadd_46                            |   121|
|133   |        MOD_SUB                             |modsub_47                            |    98|
|134   |        SHIFT_A                             |shiftreg_48                          |    93|
|135   |      DELAY_FINISH                          |shiftreg__parameterized19            |     3|
|136   |      FIFO                                  |shiftreg__parameterized18            |    84|
|137   |      MODDIV_BY_2                           |moddiv_by_2_40                       |   105|
|138   |        BUFFER_DIV2                         |shiftreg__parameterized3_44          |   105|
|139   |      SHIFT                                 |shiftreg__parameterized1_41          |   141|
|140   |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_42          |     2|
|141   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_43          |     5|
|142   |    \genblk3[6].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized5        |  1200|
|143   |      BTF_DIT_CT                            |btf_dit_ct__parameterized5           |   796|
|144   |        MODMUL                              |modmul_32                            |   484|
|145   |          INTMUL                            |intmul_36                            |   205|
|146   |            CSA_TREE                        |csa_tree_38                          |     4|
|147   |              \LAYER_LOOP[0].csau           |csa_2_39                             |     4|
|148   |          MODRED_28                         |modred_28_37                         |   192|
|149   |        MOD_ADD                             |modadd_33                            |   121|
|150   |        MOD_SUB                             |modsub_34                            |    98|
|151   |        SHIFT_A                             |shiftreg_35                          |    93|
|152   |      DELAY_FINISH                          |shiftreg__parameterized22            |     3|
|153   |      FIFO                                  |shiftreg__parameterized21            |    84|
|154   |      MODDIV_BY_2                           |moddiv_by_2_28                       |   105|
|155   |        BUFFER_DIV2                         |shiftreg__parameterized3_31          |   105|
|156   |      SHIFT                                 |shiftreg__parameterized1             |   141|
|157   |      SHIFT_SEL_BTF                         |shiftreg__parameterized5_29          |     2|
|158   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_30          |     5|
|159   |    \genblk3[7].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized6        |  1177|
|160   |      BTF_DIT_CT                            |btf_dit_ct__parameterized6           |   768|
|161   |        MODMUL                              |modmul_20                            |   484|
|162   |          INTMUL                            |intmul_24                            |   205|
|163   |            CSA_TREE                        |csa_tree_26                          |     4|
|164   |              \LAYER_LOOP[0].csau           |csa_2_27                             |     4|
|165   |          MODRED_28                         |modred_28_25                         |   192|
|166   |        MOD_ADD                             |modadd_21                            |   121|
|167   |        MOD_SUB                             |modsub_22                            |    70|
|168   |        SHIFT_A                             |shiftreg_23                          |    93|
|169   |      DELAY_FINISH                          |shiftreg__parameterized24_14         |     3|
|170   |      FIFO                                  |shiftreg_15                          |   112|
|171   |      MODDIV_BY_2                           |moddiv_by_2_16                       |   105|
|172   |        BUFFER_DIV2                         |shiftreg__parameterized3_19          |   105|
|173   |      SHIFT                                 |shiftreg_17                          |   141|
|174   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_18          |     5|
|175   |    \genblk3[8].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized7        |  1270|
|176   |      BTF_DIT_CT                            |btf_dit_ct__parameterized7           |   768|
|177   |        MODMUL                              |modmul_6                             |   484|
|178   |          INTMUL                            |intmul_10                            |   205|
|179   |            CSA_TREE                        |csa_tree_12                          |     4|
|180   |              \LAYER_LOOP[0].csau           |csa_2_13                             |     4|
|181   |          MODRED_28                         |modred_28_11                         |   192|
|182   |        MOD_ADD                             |modadd_7                             |   121|
|183   |        MOD_SUB                             |modsub_8                             |    70|
|184   |        SHIFT_A                             |shiftreg_9                           |    93|
|185   |      DELAY_FINISH                          |shiftreg__parameterized26            |     5|
|186   |      FIFO                                  |shiftreg__parameterized0             |    84|
|187   |      MODDIV_BY_2                           |moddiv_by_2_2                        |   238|
|188   |        BUFFER_DIV2                         |shiftreg__parameterized3_5           |   238|
|189   |      SHIFT                                 |shiftreg__parameterized0_3           |   141|
|190   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5_4           |     5|
|191   |    \genblk3[9].NTT_SDF_STAGE               |ntt_sdf_stage__parameterized8        |  1102|
|192   |      BTF_DIT_CT                            |btf_dit_ct__parameterized8           |   768|
|193   |        MODMUL                              |modmul                               |   484|
|194   |          INTMUL                            |intmul                               |   205|
|195   |            CSA_TREE                        |csa_tree                             |     4|
|196   |              \LAYER_LOOP[0].csau           |csa_2                                |     4|
|197   |          MODRED_28                         |modred_28                            |   192|
|198   |        MOD_ADD                             |modadd                               |   121|
|199   |        MOD_SUB                             |modsub                               |    70|
|200   |        SHIFT_A                             |shiftreg                             |    93|
|201   |      DELAY_FINISH                          |shiftreg__parameterized28            |     4|
|202   |      FIFO                                  |shiftreg__parameterized3             |    56|
|203   |      MODDIV_BY_2                           |moddiv_by_2                          |   133|
|204   |        BUFFER_DIV2                         |shiftreg__parameterized3_1           |   133|
|205   |      SHIFT                                 |shiftreg__parameterized3_0           |   113|
|206   |      SHIFT_SEL_OUT                         |shiftreg__parameterized5             |     5|
+------+--------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17322 ; free virtual = 27015
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2203.320 ; gain = 250.250 ; free physical = 17395 ; free virtual = 27089
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2203.320 ; gain = 466.594 ; free physical = 17395 ; free virtual = 27089
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1084 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.414 ; gain = 0.000 ; free physical = 17344 ; free virtual = 27038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2225.414 ; gain = 862.074 ; free physical = 17450 ; free virtual = 27144
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.414 ; gain = 0.000 ; free physical = 17450 ; free virtual = 27144
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op34/project_1/project_1.runs/synth_1/ntt_memory_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_synth.rpt -pb ntt_memory_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 09:42:04 2023...
