module wideexpr_00596(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = s4;
  assign y2 = $signed((5'sb10010)!=(s5));
  assign y3 = ((~((1'sb0)^($signed(+((1'b0)>>(5'sb01010))))))>>($unsigned(+(s0))))<=(({(s3)+((((s3)<<<(5'sb11000))>>>({4{s7}}))>>>(5'sb11110)),s6,s3,(ctrl[6]?(+((ctrl[7]?u0:u4)))<<<(((3'b001)>>>(1'sb0))<<(6'sb101000)):($signed(2'sb10))<<($unsigned($signed(u0))))})-($signed(s7)));
  assign y4 = (ctrl[0]?({1{(ctrl[5]?$signed(6'sb001101):$signed($signed(-((s3)>>>((s5)^(s0))))))}})>>>((ctrl[6]?~^((ctrl[6]?-(($signed(2'sb01))>=(u7)):3'sb010)):4'b0000)):$signed($unsigned(((-((ctrl[6]?+((u4)<<(s5)):+(s3))))^~($signed((u2)>>>(({1'sb1,3'sb111})<(~^(3'sb010))))))&(-({4{s6}})))));
  assign y5 = (s5)<<<($signed((1'sb0)<<<({-(-(($signed(u7))<<(((s0)|(4'sb1110))^((s2)|(4'sb1000)))))})));
  assign y6 = ((($signed(~(6'sb101100)))+((ctrl[6]?4'sb1111:s4)))^~(((ctrl[3]?s0:-(6'sb110000)))>>((ctrl[2]?$unsigned(5'sb11110):(5'sb10011)>=(s1)))))<<($signed(6'b011111));
  assign y7 = ~(u6);
endmodule
