
Inverter_TPA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e444  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c64  0800e628  0800e628  0000f628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f28c  0800f28c  000111ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800f28c  0800f28c  0001028c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f294  0800f294  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f294  0800f294  00010294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f298  0800f298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800f29c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a164  200001f0  0800f488  000111f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000a354  0800f488  00011354  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0fb  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033f1  00000000  00000000  0002d317  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001818  00000000  00000000  00030708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012a1  00000000  00000000  00031f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b8c5  00000000  00000000  000331c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3ee  00000000  00000000  0005ea86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001263d3  00000000  00000000  00079e74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a0247  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d1c  00000000  00000000  001a028c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  001a7fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e60c 	.word	0x0800e60c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800e60c 	.word	0x0800e60c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <ACS712_ReadCurrentDC>:
 */

#include "Drivers/ACS712.h"

/*  .    [A] */
float ACS712_ReadCurrentDC(ADC_HandleTypeDef* hadc){
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	  int sensorValue = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
	  float sensorCurrent = 0;
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	  for (int i = 0; i < ACS712_20A_SAMPLE_TIMES; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	e009      	b.n	800109c <ACS712_ReadCurrentDC+0x2c>
		  sensorValue += ADC_CH1_Read(hadc);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f000 f82d 	bl	80010e8 <ADC_CH1_Read>
 800108e:	4602      	mov	r2, r0
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	4413      	add	r3, r2
 8001094:	617b      	str	r3, [r7, #20]
	  for (int i = 0; i < ACS712_20A_SAMPLE_TIMES; i++) {
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	3301      	adds	r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b1f      	cmp	r3, #31
 80010a0:	ddf2      	ble.n	8001088 <ACS712_ReadCurrentDC+0x18>
		  //HAL_Delay(1);
	  }
	  sensorValue = sensorValue >> ACS712_20A_SHIFT;
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	115b      	asrs	r3, r3, #5
 80010a6:	617b      	str	r3, [r7, #20]
	  sensorCurrent = (sensorValue - ADC_COUNT_HALF) / ADC_COUNT_ACS712_1A;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa60 	bl	8000574 <__aeabi_i2d>
 80010b4:	a30a      	add	r3, pc, #40	@ (adr r3, 80010e0 <ACS712_ReadCurrentDC+0x70>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fbef 	bl	800089c <__aeabi_ddiv>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fdb7 	bl	8000c38 <__aeabi_d2f>
 80010ca:	4603      	mov	r3, r0
 80010cc:	60fb      	str	r3, [r7, #12]
	  return sensorCurrent;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	ee07 3a90 	vmov	s15, r3

};
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	d70a3d71 	.word	0xd70a3d71
 80010e4:	4042f0a3 	.word	0x4042f0a3

080010e8 <ADC_CH1_Read>:


#include "Drivers/ADC.h"

/*    1-  */
uint32_t ADC_CH1_Read(ADC_HandleTypeDef* hadc){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	HAL_ADCEx_InjectedStart(hadc);
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f003 fc15 	bl	8004920 <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(hadc, 10);
 80010f6:	210a      	movs	r1, #10
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f003 fce1 	bl	8004ac0 <HAL_ADCEx_InjectedPollForConversion>
	uint32_t res = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 80010fe:	2109      	movs	r1, #9
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f003 fdc1 	bl	8004c88 <HAL_ADCEx_InjectedGetValue>
 8001106:	60f8      	str	r0, [r7, #12]
	return res;
 8001108:	68fb      	ldr	r3, [r7, #12]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <ADC_CH2_Read>:

/*    2-  */
uint32_t ADC_CH2_Read(ADC_HandleTypeDef* hadc){
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
	HAL_ADCEx_InjectedStart(hadc);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f003 fc00 	bl	8004920 <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(hadc, 10);
 8001120:	210a      	movs	r1, #10
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f003 fccc 	bl	8004ac0 <HAL_ADCEx_InjectedPollForConversion>
	uint32_t res = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 8001128:	f240 110f 	movw	r1, #271	@ 0x10f
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f003 fdab 	bl	8004c88 <HAL_ADCEx_InjectedGetValue>
 8001132:	60f8      	str	r0, [r7, #12]
	return res;
 8001134:	68fb      	ldr	r3, [r7, #12]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <GPIO_Set>:
#include "stm32g4xx_hal.h"
#include "Drivers/myGPIO.h"

/*--------------    --------------*/
void GPIO_Set (GPIO_TypeDef* gpio, uint16_t pin)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	807b      	strh	r3, [r7, #2]
	gpio->BSRR|=(1<<pin);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	2101      	movs	r1, #1
 8001152:	fa01 f202 	lsl.w	r2, r1, r2
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	619a      	str	r2, [r3, #24]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <GPIO_Reset>:

/*--------------    --------------*/
void GPIO_Reset (GPIO_TypeDef* gpio, uint16_t pin)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	807b      	strh	r3, [r7, #2]
	gpio->BSRR|=(1<<(pin + 16));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	887a      	ldrh	r2, [r7, #2]
 800117a:	3210      	adds	r2, #16
 800117c:	2101      	movs	r1, #1
 800117e:	fa01 f202 	lsl.w	r2, r1, r2
 8001182:	431a      	orrs	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	619a      	str	r2, [r3, #24]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <DelayMicro>:

/*--------------   --------------*/
void DelayMicro(__IO uint32_t micros)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 10000000) ;
 800119c:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <DelayMicro+0x38>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <DelayMicro+0x3c>)
 80011a2:	fba2 2303 	umull	r2, r3, r2, r3
 80011a6:	0d9b      	lsrs	r3, r3, #22
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--);
 80011b0:	bf00      	nop
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	1e5a      	subs	r2, r3, #1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1fa      	bne.n	80011b2 <DelayMicro+0x1e>
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000018 	.word	0x20000018
 80011d0:	6b5fca6b 	.word	0x6b5fca6b

080011d4 <pinRead>:

//   ,   
int pinRead(GPIO_TypeDef* gpio, uint16_t pin)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	807b      	strh	r3, [r7, #2]
	return ((gpio->IDR & pin) == pin) ? 1 : 0;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	691a      	ldr	r2, [r3, #16]
 80011e4:	887b      	ldrh	r3, [r7, #2]
 80011e6:	401a      	ands	r2, r3
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	429a      	cmp	r2, r3
 80011ec:	bf0c      	ite	eq
 80011ee:	2301      	moveq	r3, #1
 80011f0:	2300      	movne	r3, #0
 80011f2:	b2db      	uxtb	r3, r3
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <pinReadDebounce>:

/*--------------       --------------*/
int pinReadDebounce(GPIO_TypeDef* gpio, uint16_t pin, int isPullUp){
 8001200:	b580      	push	{r7, lr}
 8001202:	b08c      	sub	sp, #48	@ 0x30
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	460b      	mov	r3, r1
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	817b      	strh	r3, [r7, #10]
	int btnState[debounce_filter_size];

	for (int f = 0; f < debounce_filter_size; f++){
 800120e:	2300      	movs	r3, #0
 8001210:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001212:	e01d      	b.n	8001250 <pinReadDebounce+0x50>
		int pinState = pinRead(gpio, pin);
 8001214:	897b      	ldrh	r3, [r7, #10]
 8001216:	4619      	mov	r1, r3
 8001218:	68f8      	ldr	r0, [r7, #12]
 800121a:	f7ff ffdb 	bl	80011d4 <pinRead>
 800121e:	62b8      	str	r0, [r7, #40]	@ 0x28
		if (isPullUp) {pinState = (pinState==1) ? 0 : 1;};
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d006      	beq.n	8001234 <pinReadDebounce+0x34>
 8001226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001228:	2b01      	cmp	r3, #1
 800122a:	bf14      	ite	ne
 800122c:	2301      	movne	r3, #1
 800122e:	2300      	moveq	r3, #0
 8001230:	b2db      	uxtb	r3, r3
 8001232:	62bb      	str	r3, [r7, #40]	@ 0x28
		btnState[f] = pinState;
 8001234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	3330      	adds	r3, #48	@ 0x30
 800123a:	443b      	add	r3, r7
 800123c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800123e:	f843 2c1c 	str.w	r2, [r3, #-28]
		DelayMicro(debounceMicros);
 8001242:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001246:	f7ff ffa5 	bl	8001194 <DelayMicro>
	for (int f = 0; f < debounce_filter_size; f++){
 800124a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800124c:	3301      	adds	r3, #1
 800124e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001252:	2b02      	cmp	r3, #2
 8001254:	ddde      	ble.n	8001214 <pinReadDebounce+0x14>
	}

	int sum = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int f = 0; f < debounce_filter_size; f++){
 800125a:	2300      	movs	r3, #0
 800125c:	623b      	str	r3, [r7, #32]
 800125e:	e00b      	b.n	8001278 <pinReadDebounce+0x78>
		sum += btnState[f];
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	3330      	adds	r3, #48	@ 0x30
 8001266:	443b      	add	r3, r7
 8001268:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800126c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800126e:	4413      	add	r3, r2
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
	for (int f = 0; f < debounce_filter_size; f++){
 8001272:	6a3b      	ldr	r3, [r7, #32]
 8001274:	3301      	adds	r3, #1
 8001276:	623b      	str	r3, [r7, #32]
 8001278:	6a3b      	ldr	r3, [r7, #32]
 800127a:	2b02      	cmp	r3, #2
 800127c:	ddf0      	ble.n	8001260 <pinReadDebounce+0x60>
	}

	if (sum < debounce_filter_size){
 800127e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001280:	2b02      	cmp	r3, #2
 8001282:	dc01      	bgt.n	8001288 <pinReadDebounce+0x88>
		return 0;
 8001284:	2300      	movs	r3, #0
 8001286:	e000      	b.n	800128a <pinReadDebounce+0x8a>
	} else {
		return 1;
 8001288:	2301      	movs	r3, #1
	}
}
 800128a:	4618      	mov	r0, r3
 800128c:	3730      	adds	r7, #48	@ 0x30
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1700000));
 80012a0:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <NRF24_DelayMicroSeconds+0x3c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a0b      	ldr	r2, [pc, #44]	@ (80012d4 <NRF24_DelayMicroSeconds+0x40>)
 80012a6:	fba2 2303 	umull	r2, r3, r2, r3
 80012aa:	0c9a      	lsrs	r2, r3, #18
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	fb02 f303 	mul.w	r3, r2, r3
 80012b2:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80012b4:	bf00      	nop
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	60fa      	str	r2, [r7, #12]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1fa      	bne.n	80012b6 <NRF24_DelayMicroSeconds+0x22>
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000018 	.word	0x20000018
 80012d4:	2779ce2f 	.word	0x2779ce2f

080012d8 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_SET);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d005      	beq.n	80012f2 <NRF24_csn+0x1a>
 80012e6:	2201      	movs	r2, #1
 80012e8:	2110      	movs	r1, #16
 80012ea:	4806      	ldr	r0, [pc, #24]	@ (8001304 <NRF24_csn+0x2c>)
 80012ec:	f004 fdca 	bl	8005e84 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
}
 80012f0:	e004      	b.n	80012fc <NRF24_csn+0x24>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2110      	movs	r1, #16
 80012f6:	4803      	ldr	r0, [pc, #12]	@ (8001304 <NRF24_csn+0x2c>)
 80012f8:	f004 fdc4 	bl	8005e84 <HAL_GPIO_WritePin>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	48000800 	.word	0x48000800

08001308 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_SET);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d006      	beq.n	8001324 <NRF24_ce+0x1c>
 8001316:	2201      	movs	r2, #1
 8001318:	2110      	movs	r1, #16
 800131a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800131e:	f004 fdb1 	bl	8005e84 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
}
 8001322:	e005      	b.n	8001330 <NRF24_ce+0x28>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2110      	movs	r1, #16
 8001328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132c:	f004 fdaa 	bl	8005e84 <HAL_GPIO_WritePin>
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8001342:	2000      	movs	r0, #0
 8001344:	f7ff ffc8 	bl	80012d8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	f003 031f 	and.w	r3, r3, #31
 800134e:	b2db      	uxtb	r3, r3
 8001350:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001352:	f107 010c 	add.w	r1, r7, #12
 8001356:	2364      	movs	r3, #100	@ 0x64
 8001358:	2201      	movs	r2, #1
 800135a:	480a      	ldr	r0, [pc, #40]	@ (8001384 <NRF24_read_register+0x4c>)
 800135c:	f006 fff9 	bl	8008352 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	1c59      	adds	r1, r3, #1
 8001366:	2364      	movs	r3, #100	@ 0x64
 8001368:	2201      	movs	r2, #1
 800136a:	4806      	ldr	r0, [pc, #24]	@ (8001384 <NRF24_read_register+0x4c>)
 800136c:	f007 f966 	bl	800863c <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001370:	7b7b      	ldrb	r3, [r7, #13]
 8001372:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff ffaf 	bl	80012d8 <NRF24_csn>
	return retData;
 800137a:	7bfb      	ldrb	r3, [r7, #15]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	2000021c 	.word	0x2000021c

08001388 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	6039      	str	r1, [r7, #0]
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	4613      	mov	r3, r2
 8001396:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001398:	2000      	movs	r0, #0
 800139a:	f7ff ff9d 	bl	80012d8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	f003 031f 	and.w	r3, r3, #31
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80013a8:	f107 010c 	add.w	r1, r7, #12
 80013ac:	2364      	movs	r3, #100	@ 0x64
 80013ae:	2201      	movs	r2, #1
 80013b0:	4808      	ldr	r0, [pc, #32]	@ (80013d4 <NRF24_read_registerN+0x4c>)
 80013b2:	f006 ffce 	bl	8008352 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80013b6:	79bb      	ldrb	r3, [r7, #6]
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	2364      	movs	r3, #100	@ 0x64
 80013bc:	6839      	ldr	r1, [r7, #0]
 80013be:	4805      	ldr	r0, [pc, #20]	@ (80013d4 <NRF24_read_registerN+0x4c>)
 80013c0:	f007 f93c 	bl	800863c <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80013c4:	2001      	movs	r0, #1
 80013c6:	f7ff ff87 	bl	80012d8 <NRF24_csn>
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	2000021c 	.word	0x2000021c

080013d8 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	460a      	mov	r2, r1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff ff75 	bl	80012d8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	f043 0320 	orr.w	r3, r3, #32
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 80013f8:	79bb      	ldrb	r3, [r7, #6]
 80013fa:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80013fc:	f107 010c 	add.w	r1, r7, #12
 8001400:	2364      	movs	r3, #100	@ 0x64
 8001402:	2202      	movs	r2, #2
 8001404:	4804      	ldr	r0, [pc, #16]	@ (8001418 <NRF24_write_register+0x40>)
 8001406:	f006 ffa4 	bl	8008352 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800140a:	2001      	movs	r0, #1
 800140c:	f7ff ff64 	bl	80012d8 <NRF24_csn>
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	2000021c 	.word	0x2000021c

0800141c <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800142c:	2000      	movs	r0, #0
 800142e:	f7ff ff53 	bl	80012d8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f043 0320 	orr.w	r3, r3, #32
 8001438:	b2db      	uxtb	r3, r3
 800143a:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800143c:	f107 010c 	add.w	r1, r7, #12
 8001440:	2364      	movs	r3, #100	@ 0x64
 8001442:	2201      	movs	r2, #1
 8001444:	4808      	ldr	r0, [pc, #32]	@ (8001468 <NRF24_write_registerN+0x4c>)
 8001446:	f006 ff84 	bl	8008352 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800144a:	79bb      	ldrb	r3, [r7, #6]
 800144c:	b29a      	uxth	r2, r3
 800144e:	2364      	movs	r3, #100	@ 0x64
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <NRF24_write_registerN+0x4c>)
 8001454:	f006 ff7d 	bl	8008352 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff ff3d 	bl	80012d8 <NRF24_csn>
}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000021c 	.word	0x2000021c

0800146c <NRF24_read_payload>:
	//Bring CSN high
	NRF24_csn(1);
}
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8001478:	f000 f9f8 	bl	800186c <NRF24_getPayloadSize>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	78fb      	ldrb	r3, [r7, #3]
 8001482:	4293      	cmp	r3, r2
 8001484:	d303      	bcc.n	800148e <NRF24_read_payload+0x22>
 8001486:	f000 f9f1 	bl	800186c <NRF24_getPayloadSize>
 800148a:	4603      	mov	r3, r0
 800148c:	e000      	b.n	8001490 <NRF24_read_payload+0x24>
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001492:	2000      	movs	r0, #0
 8001494:	f7ff ff20 	bl	80012d8 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8001498:	2361      	movs	r3, #97	@ 0x61
 800149a:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 800149c:	f107 010e 	add.w	r1, r7, #14
 80014a0:	2364      	movs	r3, #100	@ 0x64
 80014a2:	2201      	movs	r2, #1
 80014a4:	4808      	ldr	r0, [pc, #32]	@ (80014c8 <NRF24_read_payload+0x5c>)
 80014a6:	f006 ff54 	bl	8008352 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	2364      	movs	r3, #100	@ 0x64
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	4805      	ldr	r0, [pc, #20]	@ (80014c8 <NRF24_read_payload+0x5c>)
 80014b4:	f007 f8c2 	bl	800863c <HAL_SPI_Receive>
	NRF24_csn(1);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f7ff ff0d 	bl	80012d8 <NRF24_csn>
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000021c 	.word	0x2000021c

080014cc <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80014d0:	21ff      	movs	r1, #255	@ 0xff
 80014d2:	20e1      	movs	r0, #225	@ 0xe1
 80014d4:	f7ff ff80 	bl	80013d8 <NRF24_write_register>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80014e0:	21ff      	movs	r1, #255	@ 0xff
 80014e2:	20e2      	movs	r0, #226	@ 0xe2
 80014e4:	f7ff ff78 	bl	80013d8 <NRF24_write_register>
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}

080014ec <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80014f2:	2007      	movs	r0, #7
 80014f4:	f7ff ff20 	bl	8001338 <NRF24_read_register>
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <NRF24_begin>:

//12. Begin function
//void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 8001508:	b084      	sub	sp, #16
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	f107 0c10 	add.w	ip, r7, #16
 8001514:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8001518:	4b60      	ldr	r3, [pc, #384]	@ (800169c <NRF24_begin+0x194>)
 800151a:	4618      	mov	r0, r3
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	2264      	movs	r2, #100	@ 0x64
 8001522:	4619      	mov	r1, r3
 8001524:	f009 fdab 	bl	800b07e <memcpy>
//	nrf24_PORT = nrf24PORT;
//	nrf24_CSN_PIN = nrfCSN_Pin;
//	nrf24_CE_PIN = nrfCE_Pin;

	//Put pins to idle state
	NRF24_csn(1);
 8001528:	2001      	movs	r0, #1
 800152a:	f7ff fed5 	bl	80012d8 <NRF24_csn>
	NRF24_ce(0);
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff feea 	bl	8001308 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8001534:	2005      	movs	r0, #5
 8001536:	f002 fd23 	bl	8003f80 <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 800153a:	2108      	movs	r1, #8
 800153c:	2000      	movs	r0, #0
 800153e:	f7ff ff4b 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8001542:	213f      	movs	r1, #63	@ 0x3f
 8001544:	2001      	movs	r0, #1
 8001546:	f7ff ff47 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 800154a:	2103      	movs	r1, #3
 800154c:	2002      	movs	r0, #2
 800154e:	f7ff ff43 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8001552:	2103      	movs	r1, #3
 8001554:	2003      	movs	r0, #3
 8001556:	f7ff ff3f 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 800155a:	2103      	movs	r1, #3
 800155c:	2004      	movs	r0, #4
 800155e:	f7ff ff3b 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8001562:	2102      	movs	r1, #2
 8001564:	2005      	movs	r0, #5
 8001566:	f7ff ff37 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 800156a:	210f      	movs	r1, #15
 800156c:	2006      	movs	r0, #6
 800156e:	f7ff ff33 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8001572:	210e      	movs	r1, #14
 8001574:	2007      	movs	r0, #7
 8001576:	f7ff ff2f 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 800157a:	2100      	movs	r1, #0
 800157c:	2008      	movs	r0, #8
 800157e:	f7ff ff2b 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8001582:	2100      	movs	r1, #0
 8001584:	2009      	movs	r0, #9
 8001586:	f7ff ff27 	bl	80013d8 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 800158a:	23e7      	movs	r3, #231	@ 0xe7
 800158c:	713b      	strb	r3, [r7, #4]
 800158e:	23e7      	movs	r3, #231	@ 0xe7
 8001590:	70fb      	strb	r3, [r7, #3]
 8001592:	23e7      	movs	r3, #231	@ 0xe7
 8001594:	70bb      	strb	r3, [r7, #2]
 8001596:	23e7      	movs	r3, #231	@ 0xe7
 8001598:	707b      	strb	r3, [r7, #1]
 800159a:	23e7      	movs	r3, #231	@ 0xe7
 800159c:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 800159e:	463b      	mov	r3, r7
 80015a0:	2205      	movs	r2, #5
 80015a2:	4619      	mov	r1, r3
 80015a4:	200a      	movs	r0, #10
 80015a6:	f7ff ff39 	bl	800141c <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 80015aa:	23c2      	movs	r3, #194	@ 0xc2
 80015ac:	713b      	strb	r3, [r7, #4]
 80015ae:	23c2      	movs	r3, #194	@ 0xc2
 80015b0:	70fb      	strb	r3, [r7, #3]
 80015b2:	23c2      	movs	r3, #194	@ 0xc2
 80015b4:	70bb      	strb	r3, [r7, #2]
 80015b6:	23c2      	movs	r3, #194	@ 0xc2
 80015b8:	707b      	strb	r3, [r7, #1]
 80015ba:	23c2      	movs	r3, #194	@ 0xc2
 80015bc:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80015be:	463b      	mov	r3, r7
 80015c0:	2205      	movs	r2, #5
 80015c2:	4619      	mov	r1, r3
 80015c4:	200b      	movs	r0, #11
 80015c6:	f7ff ff29 	bl	800141c <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80015ca:	21c3      	movs	r1, #195	@ 0xc3
 80015cc:	200c      	movs	r0, #12
 80015ce:	f7ff ff03 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80015d2:	21c4      	movs	r1, #196	@ 0xc4
 80015d4:	200d      	movs	r0, #13
 80015d6:	f7ff feff 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80015da:	21c5      	movs	r1, #197	@ 0xc5
 80015dc:	200e      	movs	r0, #14
 80015de:	f7ff fefb 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80015e2:	21c6      	movs	r1, #198	@ 0xc6
 80015e4:	200f      	movs	r0, #15
 80015e6:	f7ff fef7 	bl	80013d8 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80015ea:	23e7      	movs	r3, #231	@ 0xe7
 80015ec:	713b      	strb	r3, [r7, #4]
 80015ee:	23e7      	movs	r3, #231	@ 0xe7
 80015f0:	70fb      	strb	r3, [r7, #3]
 80015f2:	23e7      	movs	r3, #231	@ 0xe7
 80015f4:	70bb      	strb	r3, [r7, #2]
 80015f6:	23e7      	movs	r3, #231	@ 0xe7
 80015f8:	707b      	strb	r3, [r7, #1]
 80015fa:	23e7      	movs	r3, #231	@ 0xe7
 80015fc:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 80015fe:	463b      	mov	r3, r7
 8001600:	2205      	movs	r2, #5
 8001602:	4619      	mov	r1, r3
 8001604:	2010      	movs	r0, #16
 8001606:	f7ff ff09 	bl	800141c <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800160a:	2100      	movs	r1, #0
 800160c:	2011      	movs	r0, #17
 800160e:	f7ff fee3 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001612:	2100      	movs	r1, #0
 8001614:	2012      	movs	r0, #18
 8001616:	f7ff fedf 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800161a:	2100      	movs	r1, #0
 800161c:	2013      	movs	r0, #19
 800161e:	f7ff fedb 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001622:	2100      	movs	r1, #0
 8001624:	2014      	movs	r0, #20
 8001626:	f7ff fed7 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800162a:	2100      	movs	r1, #0
 800162c:	2015      	movs	r0, #21
 800162e:	f7ff fed3 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8001632:	2100      	movs	r1, #0
 8001634:	2016      	movs	r0, #22
 8001636:	f7ff fecf 	bl	80013d8 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 800163a:	f000 fa55 	bl	8001ae8 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 800163e:	2100      	movs	r1, #0
 8001640:	201c      	movs	r0, #28
 8001642:	f7ff fec9 	bl	80013d8 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8001646:	2100      	movs	r1, #0
 8001648:	201d      	movs	r0, #29
 800164a:	f7ff fec5 	bl	80013d8 <NRF24_write_register>
	printRadioSettings();
 800164e:	f000 fa65 	bl	8001b1c <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8001652:	210f      	movs	r1, #15
 8001654:	200f      	movs	r0, #15
 8001656:	f000 f8bf 	bl	80017d8 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800165a:	2003      	movs	r0, #3
 800165c:	f000 f947 	bl	80018ee <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8001660:	2001      	movs	r0, #1
 8001662:	f000 f97d 	bl	8001960 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8001666:	2002      	movs	r0, #2
 8001668:	f000 f9c0 	bl	80019ec <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 800166c:	f000 f912 	bl	8001894 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8001670:	2020      	movs	r0, #32
 8001672:	f000 f8e3 	bl	800183c <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 8001676:	f000 fa2f 	bl	8001ad8 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800167a:	204c      	movs	r0, #76	@ 0x4c
 800167c:	f000 f8c8 	bl	8001810 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8001680:	f7ff ff24 	bl	80014cc <NRF24_flush_tx>
	NRF24_flush_rx();
 8001684:	f7ff ff2a 	bl	80014dc <NRF24_flush_rx>

	NRF24_powerDown();
 8001688:	f000 f9e7 	bl	8001a5a <NRF24_powerDown>

}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001696:	b004      	add	sp, #16
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	2000021c 	.word	0x2000021c

080016a0 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff fe47 	bl	8001338 <NRF24_read_register>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f043 0303 	orr.w	r3, r3, #3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	4619      	mov	r1, r3
 80016b4:	2000      	movs	r0, #0
 80016b6:	f7ff fe8f 	bl	80013d8 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <NRF24_startListening+0x48>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	d004      	beq.n	80016ce <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 80016c4:	2205      	movs	r2, #5
 80016c6:	4908      	ldr	r1, [pc, #32]	@ (80016e8 <NRF24_startListening+0x48>)
 80016c8:	200a      	movs	r0, #10
 80016ca:	f7ff fea7 	bl	800141c <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 80016ce:	f7ff fefd 	bl	80014cc <NRF24_flush_tx>
	NRF24_flush_rx();
 80016d2:	f7ff ff03 	bl	80014dc <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f7ff fe16 	bl	8001308 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(200);
 80016dc:	20c8      	movs	r0, #200	@ 0xc8
 80016de:	f7ff fdd9 	bl	8001294 <NRF24_DelayMicroSeconds>
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000210 	.word	0x20000210

080016ec <NRF24_available>:
	NRF24_flush_tx();
	return retStatus;
}
//16. Check for available data to read
bool NRF24_available(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 80016f0:	2000      	movs	r0, #0
 80016f2:	f000 f9c1 	bl	8001a78 <NRF24_availablePipe>
 80016f6:	4603      	mov	r3, r0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	bd80      	pop	{r7, pc}

080016fc <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	4619      	mov	r1, r3
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff fead 	bl	800146c <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001712:	2017      	movs	r0, #23
 8001714:	f7ff fe10 	bl	8001338 <NRF24_read_register>
 8001718:	4603      	mov	r3, r0
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8001720:	f7ff fedc 	bl	80014dc <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001724:	f000 f8ae 	bl	8001884 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	2b00      	cmp	r3, #0
 800172c:	bf14      	ite	ne
 800172e:	2301      	movne	r3, #1
 8001730:	2300      	moveq	r3, #0
 8001732:	b2db      	uxtb	r3, r3
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	4601      	mov	r1, r0
 8001744:	e9c7 2300 	strd	r2, r3, [r7]
 8001748:	460b      	mov	r3, r1
 800174a:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d104      	bne.n	800175c <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 8001752:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001756:	491c      	ldr	r1, [pc, #112]	@ (80017c8 <NRF24_openReadingPipe+0x8c>)
 8001758:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	2b06      	cmp	r3, #6
 8001760:	d82d      	bhi.n	80017be <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d808      	bhi.n	800177a <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	4a18      	ldr	r2, [pc, #96]	@ (80017cc <NRF24_openReadingPipe+0x90>)
 800176c:	5cd3      	ldrb	r3, [r2, r3]
 800176e:	4639      	mov	r1, r7
 8001770:	2205      	movs	r2, #5
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fe52 	bl	800141c <NRF24_write_registerN>
 8001778:	e007      	b.n	800178a <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	4a13      	ldr	r2, [pc, #76]	@ (80017cc <NRF24_openReadingPipe+0x90>)
 800177e:	5cd3      	ldrb	r3, [r2, r3]
 8001780:	4639      	mov	r1, r7
 8001782:	2201      	movs	r2, #1
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fe49 	bl	800141c <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	4a10      	ldr	r2, [pc, #64]	@ (80017d0 <NRF24_openReadingPipe+0x94>)
 800178e:	5cd3      	ldrb	r3, [r2, r3]
 8001790:	4a10      	ldr	r2, [pc, #64]	@ (80017d4 <NRF24_openReadingPipe+0x98>)
 8001792:	7812      	ldrb	r2, [r2, #0]
 8001794:	4611      	mov	r1, r2
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff fe1e 	bl	80013d8 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 800179c:	2002      	movs	r0, #2
 800179e:	f7ff fdcb 	bl	8001338 <NRF24_read_register>
 80017a2:	4603      	mov	r3, r0
 80017a4:	b25a      	sxtb	r2, r3
 80017a6:	7bfb      	ldrb	r3, [r7, #15]
 80017a8:	2101      	movs	r1, #1
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	4619      	mov	r1, r3
 80017b8:	2002      	movs	r0, #2
 80017ba:	f7ff fe0d 	bl	80013d8 <NRF24_write_register>
	}

}
 80017be:	bf00      	nop
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000210 	.word	0x20000210
 80017cc:	0800ee14 	.word	0x0800ee14
 80017d0:	0800ee1c 	.word	0x0800ee1c
 80017d4:	20000218 	.word	0x20000218

080017d8 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	460a      	mov	r2, r1
 80017e2:	71fb      	strb	r3, [r7, #7]
 80017e4:	4613      	mov	r3, r2
 80017e6:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	b25a      	sxtb	r2, r3
 80017f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	4619      	mov	r1, r3
 8001802:	2004      	movs	r0, #4
 8001804:	f7ff fde8 	bl	80013d8 <NRF24_write_register>
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 800181a:	237f      	movs	r3, #127	@ 0x7f
 800181c:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 800181e:	7bfa      	ldrb	r2, [r7, #15]
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4293      	cmp	r3, r2
 8001824:	bf28      	it	cs
 8001826:	4613      	movcs	r3, r2
 8001828:	b2db      	uxtb	r3, r3
 800182a:	4619      	mov	r1, r3
 800182c:	2005      	movs	r0, #5
 800182e:	f7ff fdd3 	bl	80013d8 <NRF24_write_register>
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8001846:	2320      	movs	r3, #32
 8001848:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 800184a:	7bfa      	ldrb	r2, [r7, #15]
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	4293      	cmp	r3, r2
 8001850:	bf28      	it	cs
 8001852:	4613      	movcs	r3, r2
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b04      	ldr	r3, [pc, #16]	@ (8001868 <NRF24_setPayloadSize+0x2c>)
 8001858:	701a      	strb	r2, [r3, #0]
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000218 	.word	0x20000218

0800186c <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
	return payload_size;
 8001870:	4b03      	ldr	r3, [pc, #12]	@ (8001880 <NRF24_getPayloadSize+0x14>)
 8001872:	781b      	ldrb	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000218 	.word	0x20000218

08001884 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8001888:	2060      	movs	r0, #96	@ 0x60
 800188a:	f7ff fd55 	bl	8001338 <NRF24_read_register>
 800188e:	4603      	mov	r3, r0
}
 8001890:	4618      	mov	r0, r3
 8001892:	bd80      	pop	{r7, pc}

08001894 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8001898:	201d      	movs	r0, #29
 800189a:	f7ff fd4d 	bl	8001338 <NRF24_read_register>
 800189e:	4603      	mov	r3, r0
 80018a0:	f023 0304 	bic.w	r3, r3, #4
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	4619      	mov	r1, r3
 80018a8:	201d      	movs	r0, #29
 80018aa:	f7ff fd95 	bl	80013d8 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 80018ae:	2100      	movs	r1, #0
 80018b0:	201c      	movs	r0, #28
 80018b2:	f7ff fd91 	bl	80013d8 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80018b6:	4b02      	ldr	r3, [pc, #8]	@ (80018c0 <NRF24_disableDynamicPayloads+0x2c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	701a      	strb	r2, [r3, #0]
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000219 	.word	0x20000219

080018c4 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d004      	beq.n	80018de <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 80018d4:	213f      	movs	r1, #63	@ 0x3f
 80018d6:	2001      	movs	r0, #1
 80018d8:	f7ff fd7e 	bl	80013d8 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 80018dc:	e003      	b.n	80018e6 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 80018de:	2100      	movs	r1, #0
 80018e0:	2001      	movs	r0, #1
 80018e2:	f7ff fd79 	bl	80013d8 <NRF24_write_register>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b084      	sub	sp, #16
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	4603      	mov	r3, r0
 80018f6:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80018f8:	2006      	movs	r0, #6
 80018fa:	f7ff fd1d 	bl	8001338 <NRF24_read_register>
 80018fe:	4603      	mov	r3, r0
 8001900:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	f023 0306 	bic.w	r3, r3, #6
 8001908:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	2b03      	cmp	r3, #3
 800190e:	d104      	bne.n	800191a <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	f043 0306 	orr.w	r3, r3, #6
 8001916:	73fb      	strb	r3, [r7, #15]
 8001918:	e019      	b.n	800194e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	2b02      	cmp	r3, #2
 800191e:	d104      	bne.n	800192a <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	f043 0304 	orr.w	r3, r3, #4
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e011      	b.n	800194e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d104      	bne.n	800193a <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f043 0302 	orr.w	r3, r3, #2
 8001936:	73fb      	strb	r3, [r7, #15]
 8001938:	e009      	b.n	800194e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	2b04      	cmp	r3, #4
 8001944:	d103      	bne.n	800194e <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	f043 0306 	orr.w	r3, r3, #6
 800194c:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	4619      	mov	r1, r3
 8001952:	2006      	movs	r0, #6
 8001954:	f7ff fd40 	bl	80013d8 <NRF24_write_register>
}
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 800196a:	2300      	movs	r3, #0
 800196c:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800196e:	2006      	movs	r0, #6
 8001970:	f7ff fce2 	bl	8001338 <NRF24_read_register>
 8001974:	4603      	mov	r3, r0
 8001976:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8001978:	4b1b      	ldr	r3, [pc, #108]	@ (80019e8 <NRF24_setDataRate+0x88>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 800197e:	7bbb      	ldrb	r3, [r7, #14]
 8001980:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001984:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d107      	bne.n	800199c <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 800198c:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <NRF24_setDataRate+0x88>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8001992:	7bbb      	ldrb	r3, [r7, #14]
 8001994:	f043 0320 	orr.w	r3, r3, #32
 8001998:	73bb      	strb	r3, [r7, #14]
 800199a:	e00d      	b.n	80019b8 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d107      	bne.n	80019b2 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80019a2:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <NRF24_setDataRate+0x88>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
 80019aa:	f043 0308 	orr.w	r3, r3, #8
 80019ae:	73bb      	strb	r3, [r7, #14]
 80019b0:	e002      	b.n	80019b8 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80019b2:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <NRF24_setDataRate+0x88>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80019b8:	7bbb      	ldrb	r3, [r7, #14]
 80019ba:	4619      	mov	r1, r3
 80019bc:	2006      	movs	r0, #6
 80019be:	f7ff fd0b 	bl	80013d8 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80019c2:	2006      	movs	r0, #6
 80019c4:	f7ff fcb8 	bl	8001338 <NRF24_read_register>
 80019c8:	4603      	mov	r3, r0
 80019ca:	461a      	mov	r2, r3
 80019cc:	7bbb      	ldrb	r3, [r7, #14]
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d102      	bne.n	80019d8 <NRF24_setDataRate+0x78>
  {
    result = true;
 80019d2:	2301      	movs	r3, #1
 80019d4:	73fb      	strb	r3, [r7, #15]
 80019d6:	e002      	b.n	80019de <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 80019d8:	4b03      	ldr	r3, [pc, #12]	@ (80019e8 <NRF24_setDataRate+0x88>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
  }

  return result;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	2000021a 	.word	0x2000021a

080019ec <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff fc9e 	bl	8001338 <NRF24_read_register>
 80019fc:	4603      	mov	r3, r0
 80019fe:	f023 030c 	bic.w	r3, r3, #12
 8001a02:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00f      	beq.n	8001a2a <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d104      	bne.n	8001a1a <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	f043 0308 	orr.w	r3, r3, #8
 8001a16:	73fb      	strb	r3, [r7, #15]
 8001a18:	e007      	b.n	8001a2a <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	f043 0308 	orr.w	r3, r3, #8
 8001a20:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff fcd2 	bl	80013d8 <NRF24_write_register>
}
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <NRF24_powerUp>:
	uint8_t disable = NRF24_read_register(REG_CONFIG) & ~_BV(BIT_EN_CRC) ;
  NRF24_write_register( REG_CONFIG, disable ) ;
}
//37. power up
void NRF24_powerUp(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff fc79 	bl	8001338 <NRF24_read_register>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	4619      	mov	r1, r3
 8001a50:	2000      	movs	r0, #0
 8001a52:	f7ff fcc1 	bl	80013d8 <NRF24_write_register>
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <NRF24_powerDown>:
//38. power down
void NRF24_powerDown(void)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f7ff fc6a 	bl	8001338 <NRF24_read_register>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f023 0302 	bic.w	r3, r3, #2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff fcb2 	bl	80013d8 <NRF24_write_register>
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001a80:	f7ff fd34 	bl	80014ec <NRF24_get_status>
 8001a84:	4603      	mov	r3, r0
 8001a86:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	bf14      	ite	ne
 8001a92:	2301      	movne	r3, #1
 8001a94:	2300      	moveq	r3, #0
 8001a96:	73bb      	strb	r3, [r7, #14]

  if (result)
 8001a98:	7bbb      	ldrb	r3, [r7, #14]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d017      	beq.n	8001ace <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d007      	beq.n	8001ab4 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	085b      	lsrs	r3, r3, #1
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8001ab4:	2140      	movs	r1, #64	@ 0x40
 8001ab6:	2007      	movs	r0, #7
 8001ab8:	f7ff fc8e 	bl	80013d8 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	f003 0320 	and.w	r3, r3, #32
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8001ac6:	2120      	movs	r1, #32
 8001ac8:	2007      	movs	r0, #7
 8001aca:	f7ff fc85 	bl	80013d8 <NRF24_write_register>
    }
  }
  return result;
 8001ace:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001adc:	2170      	movs	r1, #112	@ 0x70
 8001ade:	2007      	movs	r0, #7
 8001ae0:	f7ff fc7a 	bl	80013d8 <NRF24_write_register>
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f7ff fbf2 	bl	80012d8 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8001af4:	2350      	movs	r3, #80	@ 0x50
 8001af6:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8001af8:	2373      	movs	r3, #115	@ 0x73
 8001afa:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8001afc:	1d39      	adds	r1, r7, #4
 8001afe:	2364      	movs	r3, #100	@ 0x64
 8001b00:	2202      	movs	r2, #2
 8001b02:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <NRF24_ACTIVATE_cmd+0x30>)
 8001b04:	f006 fc25 	bl	8008352 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f7ff fbe5 	bl	80012d8 <NRF24_csn>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000021c 	.word	0x2000021c

08001b1c <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8001b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b1e:	b0a1      	sub	sp, #132	@ 0x84
 8001b20:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001b22:	f107 0308 	add.w	r3, r7, #8
 8001b26:	49c3      	ldr	r1, [pc, #780]	@ (8001e34 <printRadioSettings+0x318>)
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f009 f92f 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fbc4 	bl	80002c0 <strlen>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f107 0108 	add.w	r1, r7, #8
 8001b40:	230a      	movs	r3, #10
 8001b42:	48bd      	ldr	r0, [pc, #756]	@ (8001e38 <printRadioSettings+0x31c>)
 8001b44:	f007 fae0 	bl	8009108 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff fbf5 	bl	8001338 <NRF24_read_register>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3))
 8001b54:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b58:	f003 0308 	and.w	r3, r3, #8
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d013      	beq.n	8001b88 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001b60:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <printRadioSettings+0x5e>
 8001b6c:	f107 0308 	add.w	r3, r7, #8
 8001b70:	49b2      	ldr	r1, [pc, #712]	@ (8001e3c <printRadioSettings+0x320>)
 8001b72:	4618      	mov	r0, r3
 8001b74:	f009 f90a 	bl	800ad8c <siprintf>
 8001b78:	e00c      	b.n	8001b94 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001b7a:	f107 0308 	add.w	r3, r7, #8
 8001b7e:	49b0      	ldr	r1, [pc, #704]	@ (8001e40 <printRadioSettings+0x324>)
 8001b80:	4618      	mov	r0, r3
 8001b82:	f009 f903 	bl	800ad8c <siprintf>
 8001b86:	e005      	b.n	8001b94 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	49ad      	ldr	r1, [pc, #692]	@ (8001e44 <printRadioSettings+0x328>)
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f009 f8fc 	bl	800ad8c <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe fb91 	bl	80002c0 <strlen>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	f107 0108 	add.w	r1, r7, #8
 8001ba6:	230a      	movs	r3, #10
 8001ba8:	48a3      	ldr	r0, [pc, #652]	@ (8001e38 <printRadioSettings+0x31c>)
 8001baa:	f007 faad 	bl	8009108 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f7ff fbc2 	bl	8001338 <NRF24_read_register>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001bbe:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	bfcc      	ite	gt
 8001bc6:	2301      	movgt	r3, #1
 8001bc8:	2300      	movle	r3, #0
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bce:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001bd2:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	bfcc      	ite	gt
 8001bda:	2301      	movgt	r3, #1
 8001bdc:	2300      	movle	r3, #0
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001be2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001be6:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	bfcc      	ite	gt
 8001bee:	2301      	movgt	r3, #1
 8001bf0:	2300      	movle	r3, #0
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bf6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001bfa:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	bfcc      	ite	gt
 8001c02:	2301      	movgt	r3, #1
 8001c04:	2300      	movle	r3, #0
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c0a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c0e:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	bfcc      	ite	gt
 8001c16:	2301      	movgt	r3, #1
 8001c18:	2300      	movle	r3, #0
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c1e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c22:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	bfcc      	ite	gt
 8001c2a:	2301      	movgt	r3, #1
 8001c2c:	2300      	movle	r3, #0
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	f107 0008 	add.w	r0, r7, #8
 8001c34:	9303      	str	r3, [sp, #12]
 8001c36:	9402      	str	r4, [sp, #8]
 8001c38:	9101      	str	r1, [sp, #4]
 8001c3a:	9200      	str	r2, [sp, #0]
 8001c3c:	4633      	mov	r3, r6
 8001c3e:	462a      	mov	r2, r5
 8001c40:	4981      	ldr	r1, [pc, #516]	@ (8001e48 <printRadioSettings+0x32c>)
 8001c42:	f009 f8a3 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c46:	f107 0308 	add.w	r3, r7, #8
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7fe fb38 	bl	80002c0 <strlen>
 8001c50:	4603      	mov	r3, r0
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	f107 0108 	add.w	r1, r7, #8
 8001c58:	230a      	movs	r3, #10
 8001c5a:	4877      	ldr	r0, [pc, #476]	@ (8001e38 <printRadioSettings+0x31c>)
 8001c5c:	f007 fa54 	bl	8009108 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001c60:	2002      	movs	r0, #2
 8001c62:	f7ff fb69 	bl	8001338 <NRF24_read_register>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c6c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c70:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	bfcc      	ite	gt
 8001c78:	2301      	movgt	r3, #1
 8001c7a:	2300      	movle	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c84:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	bfcc      	ite	gt
 8001c8c:	2301      	movgt	r3, #1
 8001c8e:	2300      	movle	r3, #0
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c94:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c98:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	bfcc      	ite	gt
 8001ca0:	2301      	movgt	r3, #1
 8001ca2:	2300      	movle	r3, #0
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001ca8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cac:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	bfcc      	ite	gt
 8001cb4:	2301      	movgt	r3, #1
 8001cb6:	2300      	movle	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cbc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cc0:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	bfcc      	ite	gt
 8001cc8:	2301      	movgt	r3, #1
 8001cca:	2300      	movle	r3, #0
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cd0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cd4:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	bfcc      	ite	gt
 8001cdc:	2301      	movgt	r3, #1
 8001cde:	2300      	movle	r3, #0
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	f107 0008 	add.w	r0, r7, #8
 8001ce6:	9303      	str	r3, [sp, #12]
 8001ce8:	9402      	str	r4, [sp, #8]
 8001cea:	9101      	str	r1, [sp, #4]
 8001cec:	9200      	str	r2, [sp, #0]
 8001cee:	4633      	mov	r3, r6
 8001cf0:	462a      	mov	r2, r5
 8001cf2:	4956      	ldr	r1, [pc, #344]	@ (8001e4c <printRadioSettings+0x330>)
 8001cf4:	f009 f84a 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001cf8:	f107 0308 	add.w	r3, r7, #8
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe fadf 	bl	80002c0 <strlen>
 8001d02:	4603      	mov	r3, r0
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	f107 0108 	add.w	r1, r7, #8
 8001d0a:	230a      	movs	r3, #10
 8001d0c:	484a      	ldr	r0, [pc, #296]	@ (8001e38 <printRadioSettings+0x31c>)
 8001d0e:	f007 f9fb 	bl	8009108 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8001d12:	2003      	movs	r0, #3
 8001d14:	f7ff fb10 	bl	8001338 <NRF24_read_register>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val +=2;
 8001d22:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d26:	3302      	adds	r3, #2
 8001d28:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001d2c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001d30:	f107 0308 	add.w	r3, r7, #8
 8001d34:	4946      	ldr	r1, [pc, #280]	@ (8001e50 <printRadioSettings+0x334>)
 8001d36:	4618      	mov	r0, r3
 8001d38:	f009 f828 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d3c:	f107 0308 	add.w	r3, r7, #8
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe fabd 	bl	80002c0 <strlen>
 8001d46:	4603      	mov	r3, r0
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	f107 0108 	add.w	r1, r7, #8
 8001d4e:	230a      	movs	r3, #10
 8001d50:	4839      	ldr	r0, [pc, #228]	@ (8001e38 <printRadioSettings+0x31c>)
 8001d52:	f007 f9d9 	bl	8009108 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001d56:	2005      	movs	r0, #5
 8001d58:	f7ff faee 	bl	8001338 <NRF24_read_register>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8001d62:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	4939      	ldr	r1, [pc, #228]	@ (8001e54 <printRadioSettings+0x338>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f009 f80b 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d76:	f107 0308 	add.w	r3, r7, #8
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe faa0 	bl	80002c0 <strlen>
 8001d80:	4603      	mov	r3, r0
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	f107 0108 	add.w	r1, r7, #8
 8001d88:	230a      	movs	r3, #10
 8001d8a:	482b      	ldr	r0, [pc, #172]	@ (8001e38 <printRadioSettings+0x31c>)
 8001d8c:	f007 f9bc 	bl	8009108 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001d90:	2006      	movs	r0, #6
 8001d92:	f7ff fad1 	bl	8001338 <NRF24_read_register>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001d9c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d006      	beq.n	8001db6 <printRadioSettings+0x29a>
 8001da8:	f107 0308 	add.w	r3, r7, #8
 8001dac:	492a      	ldr	r1, [pc, #168]	@ (8001e58 <printRadioSettings+0x33c>)
 8001dae:	4618      	mov	r0, r3
 8001db0:	f008 ffec 	bl	800ad8c <siprintf>
 8001db4:	e005      	b.n	8001dc2 <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	4928      	ldr	r1, [pc, #160]	@ (8001e5c <printRadioSettings+0x340>)
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f008 ffe5 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001dc2:	f107 0308 	add.w	r3, r7, #8
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe fa7a 	bl	80002c0 <strlen>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	f107 0108 	add.w	r1, r7, #8
 8001dd4:	230a      	movs	r3, #10
 8001dd6:	4818      	ldr	r0, [pc, #96]	@ (8001e38 <printRadioSettings+0x31c>)
 8001dd8:	f007 f996 	bl	8009108 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001ddc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001de0:	f003 0306 	and.w	r3, r3, #6
 8001de4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val = (reg8Val>>1);
 8001de8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001dec:	085b      	lsrs	r3, r3, #1
 8001dee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001df2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d106      	bne.n	8001e08 <printRadioSettings+0x2ec>
 8001dfa:	f107 0308 	add.w	r3, r7, #8
 8001dfe:	4918      	ldr	r1, [pc, #96]	@ (8001e60 <printRadioSettings+0x344>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f008 ffc3 	bl	800ad8c <siprintf>
 8001e06:	e03b      	b.n	8001e80 <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001e08:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d106      	bne.n	8001e1e <printRadioSettings+0x302>
 8001e10:	f107 0308 	add.w	r3, r7, #8
 8001e14:	4913      	ldr	r1, [pc, #76]	@ (8001e64 <printRadioSettings+0x348>)
 8001e16:	4618      	mov	r0, r3
 8001e18:	f008 ffb8 	bl	800ad8c <siprintf>
 8001e1c:	e030      	b.n	8001e80 <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001e1e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d122      	bne.n	8001e6c <printRadioSettings+0x350>
 8001e26:	f107 0308 	add.w	r3, r7, #8
 8001e2a:	490f      	ldr	r1, [pc, #60]	@ (8001e68 <printRadioSettings+0x34c>)
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f008 ffad 	bl	800ad8c <siprintf>
 8001e32:	e025      	b.n	8001e80 <printRadioSettings+0x364>
 8001e34:	0800e628 	.word	0x0800e628
 8001e38:	20000280 	.word	0x20000280
 8001e3c:	0800e65c 	.word	0x0800e65c
 8001e40:	0800e678 	.word	0x0800e678
 8001e44:	0800e694 	.word	0x0800e694
 8001e48:	0800e6a8 	.word	0x0800e6a8
 8001e4c:	0800e6ec 	.word	0x0800e6ec
 8001e50:	0800e738 	.word	0x0800e738
 8001e54:	0800e754 	.word	0x0800e754
 8001e58:	0800e768 	.word	0x0800e768
 8001e5c:	0800e780 	.word	0x0800e780
 8001e60:	0800e798 	.word	0x0800e798
 8001e64:	0800e7ac 	.word	0x0800e7ac
 8001e68:	0800e7c0 	.word	0x0800e7c0
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001e6c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d105      	bne.n	8001e80 <printRadioSettings+0x364>
 8001e74:	f107 0308 	add.w	r3, r7, #8
 8001e78:	49d7      	ldr	r1, [pc, #860]	@ (80021d8 <printRadioSettings+0x6bc>)
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f008 ff86 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e80:	f107 0308 	add.w	r3, r7, #8
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fa1b 	bl	80002c0 <strlen>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	f107 0108 	add.w	r1, r7, #8
 8001e92:	230a      	movs	r3, #10
 8001e94:	48d1      	ldr	r0, [pc, #836]	@ (80021dc <printRadioSettings+0x6c0>)
 8001e96:	f007 f937 	bl	8009108 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001e9a:	463b      	mov	r3, r7
 8001e9c:	2205      	movs	r2, #5
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	200a      	movs	r0, #10
 8001ea2:	f7ff fa71 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001ea6:	793b      	ldrb	r3, [r7, #4]
 8001ea8:	461c      	mov	r4, r3
 8001eaa:	78fb      	ldrb	r3, [r7, #3]
 8001eac:	461d      	mov	r5, r3
 8001eae:	78bb      	ldrb	r3, [r7, #2]
 8001eb0:	787a      	ldrb	r2, [r7, #1]
 8001eb2:	7839      	ldrb	r1, [r7, #0]
 8001eb4:	f107 0008 	add.w	r0, r7, #8
 8001eb8:	9102      	str	r1, [sp, #8]
 8001eba:	9201      	str	r2, [sp, #4]
 8001ebc:	9300      	str	r3, [sp, #0]
 8001ebe:	462b      	mov	r3, r5
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	49c7      	ldr	r1, [pc, #796]	@ (80021e0 <printRadioSettings+0x6c4>)
 8001ec4:	f008 ff62 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ec8:	f107 0308 	add.w	r3, r7, #8
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7fe f9f7 	bl	80002c0 <strlen>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	f107 0108 	add.w	r1, r7, #8
 8001eda:	230a      	movs	r3, #10
 8001edc:	48bf      	ldr	r0, [pc, #764]	@ (80021dc <printRadioSettings+0x6c0>)
 8001ede:	f007 f913 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8001ee2:	463b      	mov	r3, r7
 8001ee4:	2205      	movs	r2, #5
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	200b      	movs	r0, #11
 8001eea:	f7ff fa4d 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001eee:	793b      	ldrb	r3, [r7, #4]
 8001ef0:	461c      	mov	r4, r3
 8001ef2:	78fb      	ldrb	r3, [r7, #3]
 8001ef4:	461d      	mov	r5, r3
 8001ef6:	78bb      	ldrb	r3, [r7, #2]
 8001ef8:	787a      	ldrb	r2, [r7, #1]
 8001efa:	7839      	ldrb	r1, [r7, #0]
 8001efc:	f107 0008 	add.w	r0, r7, #8
 8001f00:	9102      	str	r1, [sp, #8]
 8001f02:	9201      	str	r2, [sp, #4]
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	462b      	mov	r3, r5
 8001f08:	4622      	mov	r2, r4
 8001f0a:	49b6      	ldr	r1, [pc, #728]	@ (80021e4 <printRadioSettings+0x6c8>)
 8001f0c:	f008 ff3e 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f10:	f107 0308 	add.w	r3, r7, #8
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe f9d3 	bl	80002c0 <strlen>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	f107 0108 	add.w	r1, r7, #8
 8001f22:	230a      	movs	r3, #10
 8001f24:	48ad      	ldr	r0, [pc, #692]	@ (80021dc <printRadioSettings+0x6c0>)
 8001f26:	f007 f8ef 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	4619      	mov	r1, r3
 8001f30:	200c      	movs	r0, #12
 8001f32:	f7ff fa29 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001f36:	783b      	ldrb	r3, [r7, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	49aa      	ldr	r1, [pc, #680]	@ (80021e8 <printRadioSettings+0x6cc>)
 8001f40:	4618      	mov	r0, r3
 8001f42:	f008 ff23 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f46:	f107 0308 	add.w	r3, r7, #8
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe f9b8 	bl	80002c0 <strlen>
 8001f50:	4603      	mov	r3, r0
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	f107 0108 	add.w	r1, r7, #8
 8001f58:	230a      	movs	r3, #10
 8001f5a:	48a0      	ldr	r0, [pc, #640]	@ (80021dc <printRadioSettings+0x6c0>)
 8001f5c:	f007 f8d4 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001f60:	463b      	mov	r3, r7
 8001f62:	2201      	movs	r2, #1
 8001f64:	4619      	mov	r1, r3
 8001f66:	200d      	movs	r0, #13
 8001f68:	f7ff fa0e 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001f6c:	783b      	ldrb	r3, [r7, #0]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	f107 0308 	add.w	r3, r7, #8
 8001f74:	499d      	ldr	r1, [pc, #628]	@ (80021ec <printRadioSettings+0x6d0>)
 8001f76:	4618      	mov	r0, r3
 8001f78:	f008 ff08 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f7c:	f107 0308 	add.w	r3, r7, #8
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe f99d 	bl	80002c0 <strlen>
 8001f86:	4603      	mov	r3, r0
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	f107 0108 	add.w	r1, r7, #8
 8001f8e:	230a      	movs	r3, #10
 8001f90:	4892      	ldr	r0, [pc, #584]	@ (80021dc <printRadioSettings+0x6c0>)
 8001f92:	f007 f8b9 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8001f96:	463b      	mov	r3, r7
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	200e      	movs	r0, #14
 8001f9e:	f7ff f9f3 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001fa2:	783b      	ldrb	r3, [r7, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	4991      	ldr	r1, [pc, #580]	@ (80021f0 <printRadioSettings+0x6d4>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f008 feed 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fb2:	f107 0308 	add.w	r3, r7, #8
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe f982 	bl	80002c0 <strlen>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	f107 0108 	add.w	r1, r7, #8
 8001fc4:	230a      	movs	r3, #10
 8001fc6:	4885      	ldr	r0, [pc, #532]	@ (80021dc <printRadioSettings+0x6c0>)
 8001fc8:	f007 f89e 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001fcc:	463b      	mov	r3, r7
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	200f      	movs	r0, #15
 8001fd4:	f7ff f9d8 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001fd8:	783b      	ldrb	r3, [r7, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	f107 0308 	add.w	r3, r7, #8
 8001fe0:	4984      	ldr	r1, [pc, #528]	@ (80021f4 <printRadioSettings+0x6d8>)
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f008 fed2 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fe8:	f107 0308 	add.w	r3, r7, #8
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe f967 	bl	80002c0 <strlen>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	f107 0108 	add.w	r1, r7, #8
 8001ffa:	230a      	movs	r3, #10
 8001ffc:	4877      	ldr	r0, [pc, #476]	@ (80021dc <printRadioSettings+0x6c0>)
 8001ffe:	f007 f883 	bl	8009108 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8002002:	463b      	mov	r3, r7
 8002004:	2205      	movs	r2, #5
 8002006:	4619      	mov	r1, r3
 8002008:	2010      	movs	r0, #16
 800200a:	f7ff f9bd 	bl	8001388 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800200e:	793b      	ldrb	r3, [r7, #4]
 8002010:	461c      	mov	r4, r3
 8002012:	78fb      	ldrb	r3, [r7, #3]
 8002014:	461d      	mov	r5, r3
 8002016:	78bb      	ldrb	r3, [r7, #2]
 8002018:	787a      	ldrb	r2, [r7, #1]
 800201a:	7839      	ldrb	r1, [r7, #0]
 800201c:	f107 0008 	add.w	r0, r7, #8
 8002020:	9102      	str	r1, [sp, #8]
 8002022:	9201      	str	r2, [sp, #4]
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	462b      	mov	r3, r5
 8002028:	4622      	mov	r2, r4
 800202a:	4973      	ldr	r1, [pc, #460]	@ (80021f8 <printRadioSettings+0x6dc>)
 800202c:	f008 feae 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002030:	f107 0308 	add.w	r3, r7, #8
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe f943 	bl	80002c0 <strlen>
 800203a:	4603      	mov	r3, r0
 800203c:	b29a      	uxth	r2, r3
 800203e:	f107 0108 	add.w	r1, r7, #8
 8002042:	230a      	movs	r3, #10
 8002044:	4865      	ldr	r0, [pc, #404]	@ (80021dc <printRadioSettings+0x6c0>)
 8002046:	f007 f85f 	bl	8009108 <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 800204a:	2011      	movs	r0, #17
 800204c:	f7ff f974 	bl	8001338 <NRF24_read_register>
 8002050:	4603      	mov	r3, r0
 8002052:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002056:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800205a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800205e:	f107 0308 	add.w	r3, r7, #8
 8002062:	4966      	ldr	r1, [pc, #408]	@ (80021fc <printRadioSettings+0x6e0>)
 8002064:	4618      	mov	r0, r3
 8002066:	f008 fe91 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800206a:	f107 0308 	add.w	r3, r7, #8
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe f926 	bl	80002c0 <strlen>
 8002074:	4603      	mov	r3, r0
 8002076:	b29a      	uxth	r2, r3
 8002078:	f107 0108 	add.w	r1, r7, #8
 800207c:	230a      	movs	r3, #10
 800207e:	4857      	ldr	r0, [pc, #348]	@ (80021dc <printRadioSettings+0x6c0>)
 8002080:	f007 f842 	bl	8009108 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8002084:	2012      	movs	r0, #18
 8002086:	f7ff f957 	bl	8001338 <NRF24_read_register>
 800208a:	4603      	mov	r3, r0
 800208c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002090:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002094:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002098:	f107 0308 	add.w	r3, r7, #8
 800209c:	4958      	ldr	r1, [pc, #352]	@ (8002200 <printRadioSettings+0x6e4>)
 800209e:	4618      	mov	r0, r3
 80020a0:	f008 fe74 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020a4:	f107 0308 	add.w	r3, r7, #8
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe f909 	bl	80002c0 <strlen>
 80020ae:	4603      	mov	r3, r0
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	f107 0108 	add.w	r1, r7, #8
 80020b6:	230a      	movs	r3, #10
 80020b8:	4848      	ldr	r0, [pc, #288]	@ (80021dc <printRadioSettings+0x6c0>)
 80020ba:	f007 f825 	bl	8009108 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 80020be:	2013      	movs	r0, #19
 80020c0:	f7ff f93a 	bl	8001338 <NRF24_read_register>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80020ca:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020d2:	f107 0308 	add.w	r3, r7, #8
 80020d6:	494b      	ldr	r1, [pc, #300]	@ (8002204 <printRadioSettings+0x6e8>)
 80020d8:	4618      	mov	r0, r3
 80020da:	f008 fe57 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe f8ec 	bl	80002c0 <strlen>
 80020e8:	4603      	mov	r3, r0
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	f107 0108 	add.w	r1, r7, #8
 80020f0:	230a      	movs	r3, #10
 80020f2:	483a      	ldr	r0, [pc, #232]	@ (80021dc <printRadioSettings+0x6c0>)
 80020f4:	f007 f808 	bl	8009108 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 80020f8:	2014      	movs	r0, #20
 80020fa:	f7ff f91d 	bl	8001338 <NRF24_read_register>
 80020fe:	4603      	mov	r3, r0
 8002100:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002104:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002108:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800210c:	f107 0308 	add.w	r3, r7, #8
 8002110:	493d      	ldr	r1, [pc, #244]	@ (8002208 <printRadioSettings+0x6ec>)
 8002112:	4618      	mov	r0, r3
 8002114:	f008 fe3a 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002118:	f107 0308 	add.w	r3, r7, #8
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe f8cf 	bl	80002c0 <strlen>
 8002122:	4603      	mov	r3, r0
 8002124:	b29a      	uxth	r2, r3
 8002126:	f107 0108 	add.w	r1, r7, #8
 800212a:	230a      	movs	r3, #10
 800212c:	482b      	ldr	r0, [pc, #172]	@ (80021dc <printRadioSettings+0x6c0>)
 800212e:	f006 ffeb 	bl	8009108 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 8002132:	2015      	movs	r0, #21
 8002134:	f7ff f900 	bl	8001338 <NRF24_read_register>
 8002138:	4603      	mov	r3, r0
 800213a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800213e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002142:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002146:	f107 0308 	add.w	r3, r7, #8
 800214a:	4930      	ldr	r1, [pc, #192]	@ (800220c <printRadioSettings+0x6f0>)
 800214c:	4618      	mov	r0, r3
 800214e:	f008 fe1d 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002152:	f107 0308 	add.w	r3, r7, #8
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f8b2 	bl	80002c0 <strlen>
 800215c:	4603      	mov	r3, r0
 800215e:	b29a      	uxth	r2, r3
 8002160:	f107 0108 	add.w	r1, r7, #8
 8002164:	230a      	movs	r3, #10
 8002166:	481d      	ldr	r0, [pc, #116]	@ (80021dc <printRadioSettings+0x6c0>)
 8002168:	f006 ffce 	bl	8009108 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 800216c:	2016      	movs	r0, #22
 800216e:	f7ff f8e3 	bl	8001338 <NRF24_read_register>
 8002172:	4603      	mov	r3, r0
 8002174:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002178:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800217c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002180:	f107 0308 	add.w	r3, r7, #8
 8002184:	4922      	ldr	r1, [pc, #136]	@ (8002210 <printRadioSettings+0x6f4>)
 8002186:	4618      	mov	r0, r3
 8002188:	f008 fe00 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe f895 	bl	80002c0 <strlen>
 8002196:	4603      	mov	r3, r0
 8002198:	b29a      	uxth	r2, r3
 800219a:	f107 0108 	add.w	r1, r7, #8
 800219e:	230a      	movs	r3, #10
 80021a0:	480e      	ldr	r0, [pc, #56]	@ (80021dc <printRadioSettings+0x6c0>)
 80021a2:	f006 ffb1 	bl	8009108 <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 80021a6:	201c      	movs	r0, #28
 80021a8:	f7ff f8c6 	bl	8001338 <NRF24_read_register>
 80021ac:	4603      	mov	r3, r0
 80021ae:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80021b2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021b6:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	bfcc      	ite	gt
 80021be:	2301      	movgt	r3, #1
 80021c0:	2300      	movle	r3, #0
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80021c6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021ca:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	bfcc      	ite	gt
 80021d2:	2301      	movgt	r3, #1
 80021d4:	2300      	movle	r3, #0
 80021d6:	e01d      	b.n	8002214 <printRadioSettings+0x6f8>
 80021d8:	0800e7d4 	.word	0x0800e7d4
 80021dc:	20000280 	.word	0x20000280
 80021e0:	0800e7e8 	.word	0x0800e7e8
 80021e4:	0800e818 	.word	0x0800e818
 80021e8:	0800e848 	.word	0x0800e848
 80021ec:	0800e870 	.word	0x0800e870
 80021f0:	0800e898 	.word	0x0800e898
 80021f4:	0800e8c0 	.word	0x0800e8c0
 80021f8:	0800e8e8 	.word	0x0800e8e8
 80021fc:	0800e914 	.word	0x0800e914
 8002200:	0800e930 	.word	0x0800e930
 8002204:	0800e94c 	.word	0x0800e94c
 8002208:	0800e968 	.word	0x0800e968
 800220c:	0800e984 	.word	0x0800e984
 8002210:	0800e9a0 	.word	0x0800e9a0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002218:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800221c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002220:	2b00      	cmp	r3, #0
 8002222:	bfcc      	ite	gt
 8002224:	2301      	movgt	r3, #1
 8002226:	2300      	movle	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800222c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002230:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002234:	2b00      	cmp	r3, #0
 8002236:	bfcc      	ite	gt
 8002238:	2301      	movgt	r3, #1
 800223a:	2300      	movle	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002240:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002244:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002248:	2b00      	cmp	r3, #0
 800224a:	bfcc      	ite	gt
 800224c:	2301      	movgt	r3, #1
 800224e:	2300      	movle	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002254:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002258:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800225c:	2b00      	cmp	r3, #0
 800225e:	bfcc      	ite	gt
 8002260:	2301      	movgt	r3, #1
 8002262:	2300      	movle	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	f107 0008 	add.w	r0, r7, #8
 800226a:	9303      	str	r3, [sp, #12]
 800226c:	9402      	str	r4, [sp, #8]
 800226e:	9101      	str	r1, [sp, #4]
 8002270:	9200      	str	r2, [sp, #0]
 8002272:	4633      	mov	r3, r6
 8002274:	462a      	mov	r2, r5
 8002276:	4936      	ldr	r1, [pc, #216]	@ (8002350 <printRadioSettings+0x834>)
 8002278:	f008 fd88 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800227c:	f107 0308 	add.w	r3, r7, #8
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe f81d 	bl	80002c0 <strlen>
 8002286:	4603      	mov	r3, r0
 8002288:	b29a      	uxth	r2, r3
 800228a:	f107 0108 	add.w	r1, r7, #8
 800228e:	230a      	movs	r3, #10
 8002290:	4830      	ldr	r0, [pc, #192]	@ (8002354 <printRadioSettings+0x838>)
 8002292:	f006 ff39 	bl	8009108 <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8002296:	201d      	movs	r0, #29
 8002298:	f7ff f84e 	bl	8001338 <NRF24_read_register>
 800229c:	4603      	mov	r3, r0
 800229e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 80022a2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80022a6:	f003 0304 	and.w	r3, r3, #4
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <printRadioSettings+0x7a0>
 80022ae:	f107 0308 	add.w	r3, r7, #8
 80022b2:	4929      	ldr	r1, [pc, #164]	@ (8002358 <printRadioSettings+0x83c>)
 80022b4:	4618      	mov	r0, r3
 80022b6:	f008 fd69 	bl	800ad8c <siprintf>
 80022ba:	e005      	b.n	80022c8 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80022bc:	f107 0308 	add.w	r3, r7, #8
 80022c0:	4926      	ldr	r1, [pc, #152]	@ (800235c <printRadioSettings+0x840>)
 80022c2:	4618      	mov	r0, r3
 80022c4:	f008 fd62 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022c8:	f107 0308 	add.w	r3, r7, #8
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7fd fff7 	bl	80002c0 <strlen>
 80022d2:	4603      	mov	r3, r0
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	f107 0108 	add.w	r1, r7, #8
 80022da:	230a      	movs	r3, #10
 80022dc:	481d      	ldr	r0, [pc, #116]	@ (8002354 <printRadioSettings+0x838>)
 80022de:	f006 ff13 	bl	8009108 <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80022e2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <printRadioSettings+0x7e0>
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	491b      	ldr	r1, [pc, #108]	@ (8002360 <printRadioSettings+0x844>)
 80022f4:	4618      	mov	r0, r3
 80022f6:	f008 fd49 	bl	800ad8c <siprintf>
 80022fa:	e005      	b.n	8002308 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80022fc:	f107 0308 	add.w	r3, r7, #8
 8002300:	4918      	ldr	r1, [pc, #96]	@ (8002364 <printRadioSettings+0x848>)
 8002302:	4618      	mov	r0, r3
 8002304:	f008 fd42 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002308:	f107 0308 	add.w	r3, r7, #8
 800230c:	4618      	mov	r0, r3
 800230e:	f7fd ffd7 	bl	80002c0 <strlen>
 8002312:	4603      	mov	r3, r0
 8002314:	b29a      	uxth	r2, r3
 8002316:	f107 0108 	add.w	r1, r7, #8
 800231a:	230a      	movs	r3, #10
 800231c:	480d      	ldr	r0, [pc, #52]	@ (8002354 <printRadioSettings+0x838>)
 800231e:	f006 fef3 	bl	8009108 <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8002322:	f107 0308 	add.w	r3, r7, #8
 8002326:	4910      	ldr	r1, [pc, #64]	@ (8002368 <printRadioSettings+0x84c>)
 8002328:	4618      	mov	r0, r3
 800232a:	f008 fd2f 	bl	800ad8c <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	4618      	mov	r0, r3
 8002334:	f7fd ffc4 	bl	80002c0 <strlen>
 8002338:	4603      	mov	r3, r0
 800233a:	b29a      	uxth	r2, r3
 800233c:	f107 0108 	add.w	r1, r7, #8
 8002340:	230a      	movs	r3, #10
 8002342:	4804      	ldr	r0, [pc, #16]	@ (8002354 <printRadioSettings+0x838>)
 8002344:	f006 fee0 	bl	8009108 <HAL_UART_Transmit>
}
 8002348:	bf00      	nop
 800234a:	3774      	adds	r7, #116	@ 0x74
 800234c:	46bd      	mov	sp, r7
 800234e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002350:	0800e9bc 	.word	0x0800e9bc
 8002354:	20000280 	.word	0x20000280
 8002358:	0800ea08 	.word	0x0800ea08
 800235c:	0800ea20 	.word	0x0800ea20
 8002360:	0800ea38 	.word	0x0800ea38
 8002364:	0800ea54 	.word	0x0800ea54
 8002368:	0800e628 	.word	0x0800e628
 800236c:	00000000 	.word	0x00000000

08002370 <myVoltageRead>:


#include "Drivers/myVoltageRead.h"

/*  .    [] */
float myVoltageRead(ADC_HandleTypeDef* hadc){
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	float adcVal = ADC_CH2_Read(hadc);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7fe feca 	bl	8001112 <ADC_CH2_Read>
 800237e:	ee07 0a90 	vmov	s15, r0
 8002382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002386:	edc7 7a05 	vstr	s15, [r7, #20]
	float vadc = (adcVal/(float)ADCMAXVAL)*(float)VREF;
 800238a:	ed97 7a05 	vldr	s14, [r7, #20]
 800238e:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80023e0 <myVoltageRead+0x70>
 8002392:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002396:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80023e4 <myVoltageRead+0x74>
 800239a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800239e:	edc7 7a04 	vstr	s15, [r7, #16]
	float vout = vadc/VIN_FROM_VADC;
 80023a2:	6938      	ldr	r0, [r7, #16]
 80023a4:	f7fe f8f8 	bl	8000598 <__aeabi_f2d>
 80023a8:	a30b      	add	r3, pc, #44	@ (adr r3, 80023d8 <myVoltageRead+0x68>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe fa75 	bl	800089c <__aeabi_ddiv>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4610      	mov	r0, r2
 80023b8:	4619      	mov	r1, r3
 80023ba:	f7fe fc3d 	bl	8000c38 <__aeabi_d2f>
 80023be:	4603      	mov	r3, r0
 80023c0:	60fb      	str	r3, [r7, #12]

	return vout;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	ee07 3a90 	vmov	s15, r3
};
 80023c8:	eeb0 0a67 	vmov.f32	s0, s15
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	f3af 8000 	nop.w
 80023d8:	f7ced917 	.word	0xf7ced917
 80023dc:	3fb5e353 	.word	0x3fb5e353
 80023e0:	45800000 	.word	0x45800000
 80023e4:	40533333 	.word	0x40533333

080023e8 <__io_putchar>:
static void MX_ADC1_Init(void);
static void MX_HRTIM1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
/*--------------    uart--------------*/
int __io_putchar(int ch) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 80023f0:	1d39      	adds	r1, r7, #4
 80023f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023f6:	2201      	movs	r2, #1
 80023f8:	4803      	ldr	r0, [pc, #12]	@ (8002408 <__io_putchar+0x20>)
 80023fa:	f006 fe85 	bl	8009108 <HAL_UART_Transmit>
}
 80023fe:	bf00      	nop
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	200004e0 	.word	0x200004e0

0800240c <arrayShift>:

/*--------------   --------------*/
void arrayShift(volatile uint32_t *arr, int arraySize, int elementSize) {
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
	int size = (int) (arraySize / elementSize);
 8002418:	68ba      	ldr	r2, [r7, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002420:	613b      	str	r3, [r7, #16]
	for (int f = size - 1; f > 0; f--) {
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	3b01      	subs	r3, #1
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	e00f      	b.n	800244a <arrayShift+0x3e>
		*(arr + f) = *(arr + (f - 1));
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002430:	3b01      	subs	r3, #1
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	441a      	add	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	68f9      	ldr	r1, [r7, #12]
 800243e:	440b      	add	r3, r1
 8002440:	6812      	ldr	r2, [r2, #0]
 8002442:	601a      	str	r2, [r3, #0]
	for (int f = size - 1; f > 0; f--) {
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	3b01      	subs	r3, #1
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2b00      	cmp	r3, #0
 800244e:	dcec      	bgt.n	800242a <arrayShift+0x1e>
	}
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	371c      	adds	r7, #28
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
	...

08002460 <Filter>:
/*--------------        --------------*/
void Filter() {
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
	uint32_t sumI = 0;
 8002466:	2300      	movs	r3, #0
 8002468:	617b      	str	r3, [r7, #20]
	uint32_t cntI = 0;
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
	uint32_t sumV = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
	uint32_t cntV = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < FILTER_SIZE; i++) {
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	e022      	b.n	80024c2 <Filter+0x62>
		if (receivedCurrents[i] > FILTER_INT_CURRENT_THRESHOLD) {
 800247c:	4a33      	ldr	r2, [pc, #204]	@ (800254c <Filter+0xec>)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002484:	2bc8      	cmp	r3, #200	@ 0xc8
 8002486:	d909      	bls.n	800249c <Filter+0x3c>
			sumI += receivedCurrents[i];
 8002488:	4a30      	ldr	r2, [pc, #192]	@ (800254c <Filter+0xec>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	4413      	add	r3, r2
 8002494:	617b      	str	r3, [r7, #20]
			cntI++;
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	3301      	adds	r3, #1
 800249a:	613b      	str	r3, [r7, #16]
		}

		if (receivedVoltages[i] > FILTER_INT_VOLTAGE_THRESHOLD) {
 800249c:	4a2c      	ldr	r2, [pc, #176]	@ (8002550 <Filter+0xf0>)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a4:	2bc8      	cmp	r3, #200	@ 0xc8
 80024a6:	d909      	bls.n	80024bc <Filter+0x5c>
			sumV += receivedVoltages[i];
 80024a8:	4a29      	ldr	r2, [pc, #164]	@ (8002550 <Filter+0xf0>)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
			cntV++;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	3301      	adds	r3, #1
 80024ba:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < FILTER_SIZE; i++) {
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	3301      	adds	r3, #1
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f241 3287 	movw	r2, #4999	@ 0x1387
 80024c8:	4293      	cmp	r3, r2
 80024ca:	ddd7      	ble.n	800247c <Filter+0x1c>
		}

	}

	if (cntV != 0) {
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d013      	beq.n	80024fa <Filter+0x9a>
		copter_voltage = VOLTAGE_SCALE
				* (((sumV / cntV) * adcToVConstant) / ADCMAXVAL);
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024da:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	0b1b      	lsrs	r3, r3, #12
 80024e4:	ee07 3a90 	vmov	s15, r3
 80024e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ec:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002554 <Filter+0xf4>
 80024f0:	ee67 7a87 	vmul.f32	s15, s15, s14
		copter_voltage = VOLTAGE_SCALE
 80024f4:	4b18      	ldr	r3, [pc, #96]	@ (8002558 <Filter+0xf8>)
 80024f6:	edc3 7a00 	vstr	s15, [r3]
	};
	if (cntI != 0) {
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d013      	beq.n	8002528 <Filter+0xc8>
		copter_current = CURRENT_SCALE
				* (((sumI / cntI) * adcToVConstant) / ADCMAXVAL);
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	fbb2 f3f3 	udiv	r3, r2, r3
 8002508:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800250c:	fb02 f303 	mul.w	r3, r2, r3
 8002510:	0b1b      	lsrs	r3, r3, #12
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800251a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800255c <Filter+0xfc>
 800251e:	ee67 7a87 	vmul.f32	s15, s15, s14
		copter_current = CURRENT_SCALE
 8002522:	4b0f      	ldr	r3, [pc, #60]	@ (8002560 <Filter+0x100>)
 8002524:	edc3 7a00 	vstr	s15, [r3]
	};

	copter_power = copter_voltage * copter_current;
 8002528:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <Filter+0xf8>)
 800252a:	ed93 7a00 	vldr	s14, [r3]
 800252e:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <Filter+0x100>)
 8002530:	edd3 7a00 	vldr	s15, [r3]
 8002534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002538:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <Filter+0x104>)
 800253a:	edc3 7a00 	vstr	s15, [r3]
}
 800253e:	bf00      	nop
 8002540:	371c      	adds	r7, #28
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	200005c0 	.word	0x200005c0
 8002550:	200053e0 	.word	0x200053e0
 8002554:	3daf1aa0 	.word	0x3daf1aa0
 8002558:	200005a8 	.word	0x200005a8
 800255c:	3d4ccccd 	.word	0x3d4ccccd
 8002560:	200005ac 	.word	0x200005ac
 8002564:	200005b0 	.word	0x200005b0

08002568 <HAL_GPIO_EXTI_Callback>:

//       IRQ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == NRF_IRQ_Pin) {
 8002572:	88fb      	ldrh	r3, [r7, #6]
 8002574:	2b04      	cmp	r3, #4
 8002576:	d12f      	bne.n	80025d8 <HAL_GPIO_EXTI_Callback+0x70>
		//printf("irq\n");

		NRF24_read(&message, sizeof(message));
 8002578:	2110      	movs	r1, #16
 800257a:	4819      	ldr	r0, [pc, #100]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 800257c:	f7ff f8be 	bl	80016fc <NRF24_read>
		//	printf("copter id: %li\n\r", message.id);
		//	printf("copter I int: %li\n\r", message.I_out_int);
		//	printf("copter V int: %li\n\r", message.V_out_int);
		//  id    ,    status   SEARCHING --  id  
		//   , ..   
		if ((copter_id == 0) && (message.status == SEARCHING)) {
 8002580:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d107      	bne.n	8002598 <HAL_GPIO_EXTI_Callback+0x30>
 8002588:	4b15      	ldr	r3, [pc, #84]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d103      	bne.n	8002598 <HAL_GPIO_EXTI_Callback+0x30>
			copter_id = message.id;
 8002590:	4b13      	ldr	r3, [pc, #76]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a13      	ldr	r2, [pc, #76]	@ (80025e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002596:	6013      	str	r3, [r2, #0]
		}
		//       --    
		//    ,      
		//    
		if ((message.id == copter_id) && (message.status == CHARGING)) {
 8002598:	4b11      	ldr	r3, [pc, #68]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b11      	ldr	r3, [pc, #68]	@ (80025e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d119      	bne.n	80025d8 <HAL_GPIO_EXTI_Callback+0x70>
 80025a4:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d115      	bne.n	80025d8 <HAL_GPIO_EXTI_Callback+0x70>
			// 
			receivedCurrents[0] = message.data.I_out_int;
 80025ac:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a0d      	ldr	r2, [pc, #52]	@ (80025e8 <HAL_GPIO_EXTI_Callback+0x80>)
 80025b2:	6013      	str	r3, [r2, #0]
			receivedVoltages[0] = message.data.V_out_int;
 80025b4:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <HAL_GPIO_EXTI_Callback+0x78>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4a0c      	ldr	r2, [pc, #48]	@ (80025ec <HAL_GPIO_EXTI_Callback+0x84>)
 80025ba:	6013      	str	r3, [r2, #0]
			arrayShift(receivedCurrents, sizeof(receivedCurrents),
 80025bc:	2204      	movs	r2, #4
 80025be:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80025c2:	4809      	ldr	r0, [pc, #36]	@ (80025e8 <HAL_GPIO_EXTI_Callback+0x80>)
 80025c4:	f7ff ff22 	bl	800240c <arrayShift>
					sizeof(receivedCurrents[0]));
			arrayShift(receivedVoltages, sizeof(receivedVoltages),
 80025c8:	2204      	movs	r2, #4
 80025ca:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80025ce:	4807      	ldr	r0, [pc, #28]	@ (80025ec <HAL_GPIO_EXTI_Callback+0x84>)
 80025d0:	f7ff ff1c 	bl	800240c <arrayShift>
					sizeof(receivedVoltages[0]));
			Filter();
 80025d4:	f7ff ff44 	bl	8002460 <Filter>
		}
		//        --  

	}

}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000008 	.word	0x20000008
 80025e4:	200005a4 	.word	0x200005a4
 80025e8:	200005c0 	.word	0x200005c0
 80025ec:	200053e0 	.word	0x200053e0

080025f0 <PID_Control>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*--------------   --------------*/
void PID_Control(PID_Param_e param, PID_t *coeffs) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	6039      	str	r1, [r7, #0]
 80025fa:	71fb      	strb	r3, [r7, #7]
	if (param == Input_Power) {
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d111      	bne.n	8002626 <PID_Control+0x36>
		coeffs->Kp = 5.0f;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	4a54      	ldr	r2, [pc, #336]	@ (8002758 <PID_Control+0x168>)
 8002606:	601a      	str	r2, [r3, #0]
		coeffs->Ki = 0.0f;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	605a      	str	r2, [r3, #4]
		coeffs->Kd = 20.0f;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	4a52      	ldr	r2, [pc, #328]	@ (800275c <PID_Control+0x16c>)
 8002614:	609a      	str	r2, [r3, #8]
		input = copter_power;
 8002616:	4b52      	ldr	r3, [pc, #328]	@ (8002760 <PID_Control+0x170>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a52      	ldr	r2, [pc, #328]	@ (8002764 <PID_Control+0x174>)
 800261c:	6013      	str	r3, [r2, #0]
		ref = 165.0;
 800261e:	4b52      	ldr	r3, [pc, #328]	@ (8002768 <PID_Control+0x178>)
 8002620:	4a52      	ldr	r2, [pc, #328]	@ (800276c <PID_Control+0x17c>)
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e013      	b.n	800264e <PID_Control+0x5e>
	} else if (param == Output_Current) {
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d110      	bne.n	800264e <PID_Control+0x5e>
		coeffs->Kp = 180.0f;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	4a50      	ldr	r2, [pc, #320]	@ (8002770 <PID_Control+0x180>)
 8002630:	601a      	str	r2, [r3, #0]
		coeffs->Ki = 0.0f;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	605a      	str	r2, [r3, #4]
		coeffs->Kd = 500.0f;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	4a4d      	ldr	r2, [pc, #308]	@ (8002774 <PID_Control+0x184>)
 800263e:	609a      	str	r2, [r3, #8]
		input = copter_current;
 8002640:	4b4d      	ldr	r3, [pc, #308]	@ (8002778 <PID_Control+0x188>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a47      	ldr	r2, [pc, #284]	@ (8002764 <PID_Control+0x174>)
 8002646:	6013      	str	r3, [r2, #0]
		ref = TARGET_CURRENT;
 8002648:	4b47      	ldr	r3, [pc, #284]	@ (8002768 <PID_Control+0x178>)
 800264a:	4a4c      	ldr	r2, [pc, #304]	@ (800277c <PID_Control+0x18c>)
 800264c:	601a      	str	r2, [r3, #0]
	}
	//  
	error = ref - input;
 800264e:	4b46      	ldr	r3, [pc, #280]	@ (8002768 <PID_Control+0x178>)
 8002650:	ed93 7a00 	vldr	s14, [r3]
 8002654:	4b43      	ldr	r3, [pc, #268]	@ (8002764 <PID_Control+0x174>)
 8002656:	edd3 7a00 	vldr	s15, [r3]
 800265a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800265e:	4b48      	ldr	r3, [pc, #288]	@ (8002780 <PID_Control+0x190>)
 8002660:	edc3 7a00 	vstr	s15, [r3]

	//     ,   

	//  
	P = coeffs->Kp * error;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	ed93 7a00 	vldr	s14, [r3]
 800266a:	4b45      	ldr	r3, [pc, #276]	@ (8002780 <PID_Control+0x190>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002674:	4b43      	ldr	r3, [pc, #268]	@ (8002784 <PID_Control+0x194>)
 8002676:	edc3 7a00 	vstr	s15, [r3]

	//  
	integral += error;
 800267a:	4b43      	ldr	r3, [pc, #268]	@ (8002788 <PID_Control+0x198>)
 800267c:	ed93 7a00 	vldr	s14, [r3]
 8002680:	4b3f      	ldr	r3, [pc, #252]	@ (8002780 <PID_Control+0x190>)
 8002682:	edd3 7a00 	vldr	s15, [r3]
 8002686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268a:	4b3f      	ldr	r3, [pc, #252]	@ (8002788 <PID_Control+0x198>)
 800268c:	edc3 7a00 	vstr	s15, [r3]

	I = coeffs->Ki * integral;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	ed93 7a01 	vldr	s14, [r3, #4]
 8002696:	4b3c      	ldr	r3, [pc, #240]	@ (8002788 <PID_Control+0x198>)
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a0:	4b3a      	ldr	r3, [pc, #232]	@ (800278c <PID_Control+0x19c>)
 80026a2:	edc3 7a00 	vstr	s15, [r3]

	//  
	D = coeffs->Kd * (error - previousError);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80026ac:	4b34      	ldr	r3, [pc, #208]	@ (8002780 <PID_Control+0x190>)
 80026ae:	edd3 6a00 	vldr	s13, [r3]
 80026b2:	4b37      	ldr	r3, [pc, #220]	@ (8002790 <PID_Control+0x1a0>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80026bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c0:	4b34      	ldr	r3, [pc, #208]	@ (8002794 <PID_Control+0x1a4>)
 80026c2:	edc3 7a00 	vstr	s15, [r3]

	/*    .         */
	output = P + I + D;
 80026c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002784 <PID_Control+0x194>)
 80026c8:	ed93 7a00 	vldr	s14, [r3]
 80026cc:	4b2f      	ldr	r3, [pc, #188]	@ (800278c <PID_Control+0x19c>)
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002794 <PID_Control+0x1a4>)
 80026d8:	edd3 7a00 	vldr	s15, [r3]
 80026dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002798 <PID_Control+0x1a8>)
 80026e2:	edc3 7a00 	vstr	s15, [r3]

	//   
	previousError = error;
 80026e6:	4b26      	ldr	r3, [pc, #152]	@ (8002780 <PID_Control+0x190>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a29      	ldr	r2, [pc, #164]	@ (8002790 <PID_Control+0x1a0>)
 80026ec:	6013      	str	r3, [r2, #0]

	//   
	shift += (int16_t) output;
 80026ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002798 <PID_Control+0x1a8>)
 80026f0:	edd3 7a00 	vldr	s15, [r3]
 80026f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f8:	ee17 3a90 	vmov	r3, s15
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	b29a      	uxth	r2, r3
 8002700:	4b26      	ldr	r3, [pc, #152]	@ (800279c <PID_Control+0x1ac>)
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	4413      	add	r3, r2
 8002706:	b29a      	uxth	r2, r3
 8002708:	4b24      	ldr	r3, [pc, #144]	@ (800279c <PID_Control+0x1ac>)
 800270a:	801a      	strh	r2, [r3, #0]

	//       ,   
	if (shift > ((period_CHRG / 2) - 0x0080))
 800270c:	4b23      	ldr	r3, [pc, #140]	@ (800279c <PID_Control+0x1ac>)
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	f243 22e0 	movw	r2, #13024	@ 0x32e0
 8002714:	4293      	cmp	r3, r2
 8002716:	d904      	bls.n	8002722 <PID_Control+0x132>
		shift = (period_CHRG / 2 - 2 * 0x0080);
 8002718:	4b20      	ldr	r3, [pc, #128]	@ (800279c <PID_Control+0x1ac>)
 800271a:	f243 2260 	movw	r2, #12896	@ 0x3260
 800271e:	801a      	strh	r2, [r3, #0]
 8002720:	e006      	b.n	8002730 <PID_Control+0x140>
	else if (shift < 0x0080)
 8002722:	4b1e      	ldr	r3, [pc, #120]	@ (800279c <PID_Control+0x1ac>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	2b7f      	cmp	r3, #127	@ 0x7f
 8002728:	d802      	bhi.n	8002730 <PID_Control+0x140>
		shift = 0;
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <PID_Control+0x1ac>)
 800272c:	2200      	movs	r2, #0
 800272e:	801a      	strh	r2, [r3, #0]
	shift_normal = shift;
 8002730:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <PID_Control+0x1ac>)
 8002732:	881a      	ldrh	r2, [r3, #0]
 8002734:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <PID_Control+0x1b0>)
 8002736:	801a      	strh	r2, [r3, #0]

	//     
	if (shift_normal > 0) {
 8002738:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <PID_Control+0x1b0>)
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d006      	beq.n	800274e <PID_Control+0x15e>
		HRTIM_Set(period_CHRG, shift_normal);
 8002740:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <PID_Control+0x1b0>)
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	f246 60c0 	movw	r0, #26304	@ 0x66c0
 800274a:	f000 f8ad 	bl	80028a8 <HRTIM_Set>
	}
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40a00000 	.word	0x40a00000
 800275c:	41a00000 	.word	0x41a00000
 8002760:	200005b0 	.word	0x200005b0
 8002764:	20000578 	.word	0x20000578
 8002768:	20000004 	.word	0x20000004
 800276c:	43250000 	.word	0x43250000
 8002770:	43340000 	.word	0x43340000
 8002774:	43fa0000 	.word	0x43fa0000
 8002778:	200005ac 	.word	0x200005ac
 800277c:	41200000 	.word	0x41200000
 8002780:	2000059c 	.word	0x2000059c
 8002784:	20000590 	.word	0x20000590
 8002788:	2000058c 	.word	0x2000058c
 800278c:	20000594 	.word	0x20000594
 8002790:	20000588 	.word	0x20000588
 8002794:	20000598 	.word	0x20000598
 8002798:	200005a0 	.word	0x200005a0
 800279c:	20000574 	.word	0x20000574
 80027a0:	20000000 	.word	0x20000000

080027a4 <NRF24_Init>:
/*--------------    --------------*/
void NRF24_Init(void) {
 80027a4:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80027a8:	b097      	sub	sp, #92	@ 0x5c
 80027aa:	af16      	add	r7, sp, #88	@ 0x58
	NRF24_begin(hspi1);
 80027ac:	4c15      	ldr	r4, [pc, #84]	@ (8002804 <NRF24_Init+0x60>)
 80027ae:	4668      	mov	r0, sp
 80027b0:	f104 0310 	add.w	r3, r4, #16
 80027b4:	2254      	movs	r2, #84	@ 0x54
 80027b6:	4619      	mov	r1, r3
 80027b8:	f008 fc61 	bl	800b07e <memcpy>
 80027bc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027c0:	f7fe fea2 	bl	8001508 <NRF24_begin>
	//nrf24_DebugUART_Init(huart2);
	NRF24_setDataRate(RF24_250KBPS);
 80027c4:	2002      	movs	r0, #2
 80027c6:	f7ff f8cb 	bl	8001960 <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 80027ca:	2002      	movs	r0, #2
 80027cc:	f7ff f90e 	bl	80019ec <NRF24_setCRCLength>
	//NRF24_setPALevel(RF24_PA_0dB);
	NRF24_setChannel(0x6f);
 80027d0:	206f      	movs	r0, #111	@ 0x6f
 80027d2:	f7ff f81d 	bl	8001810 <NRF24_setChannel>
	NRF24_setPayloadSize(sizeof(message));
 80027d6:	2010      	movs	r0, #16
 80027d8:	f7ff f830 	bl	800183c <NRF24_setPayloadSize>
	NRF24_setAutoAck(0);
 80027dc:	2000      	movs	r0, #0
 80027de:	f7ff f871 	bl	80018c4 <NRF24_setAutoAck>
	NRF24_powerUp();
 80027e2:	f7ff f92b 	bl	8001a3c <NRF24_powerUp>
	NRF24_openReadingPipe(0, pipe);
 80027e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ea:	2300      	movs	r3, #0
 80027ec:	4690      	mov	r8, r2
 80027ee:	4699      	mov	r9, r3
 80027f0:	4642      	mov	r2, r8
 80027f2:	464b      	mov	r3, r9
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7fe ffa1 	bl	800173c <NRF24_openReadingPipe>
	//NRF24_startListening();

	// printRadioSettings();
}
 80027fa:	bf00      	nop
 80027fc:	3704      	adds	r7, #4
 80027fe:	46bd      	mov	sp, r7
 8002800:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8002804:	2000047c 	.word	0x2000047c

08002808 <HRTIM_Stop>:

/*--------------    --------------*/
void HRTIM_Stop(void) {
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformCounterStop(&hhrtim1, HRTIM_TIMERID_MASTER);
 800280c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8002810:	4810      	ldr	r0, [pc, #64]	@ (8002854 <HRTIM_Stop+0x4c>)
 8002812:	f004 f84f 	bl	80068b4 <HAL_HRTIM_WaveformCountStop>
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TE1);
 8002816:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800281a:	480e      	ldr	r0, [pc, #56]	@ (8002854 <HRTIM_Stop+0x4c>)
 800281c:	f003 fff2 	bl	8006804 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TE2);
 8002820:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002824:	480b      	ldr	r0, [pc, #44]	@ (8002854 <HRTIM_Stop+0x4c>)
 8002826:	f003 ffed 	bl	8006804 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop(&hhrtim1, HRTIM_TIMERID_TIMER_E);
 800282a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800282e:	4809      	ldr	r0, [pc, #36]	@ (8002854 <HRTIM_Stop+0x4c>)
 8002830:	f004 f840 	bl	80068b4 <HAL_HRTIM_WaveformCountStop>

	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TA1);
 8002834:	2101      	movs	r1, #1
 8002836:	4807      	ldr	r0, [pc, #28]	@ (8002854 <HRTIM_Stop+0x4c>)
 8002838:	f003 ffe4 	bl	8006804 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TA2);
 800283c:	2102      	movs	r1, #2
 800283e:	4805      	ldr	r0, [pc, #20]	@ (8002854 <HRTIM_Stop+0x4c>)
 8002840:	f003 ffe0 	bl	8006804 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop(&hhrtim1, HRTIM_TIMERID_TIMER_A);
 8002844:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8002848:	4802      	ldr	r0, [pc, #8]	@ (8002854 <HRTIM_Stop+0x4c>)
 800284a:	f004 f833 	bl	80068b4 <HAL_HRTIM_WaveformCountStop>
}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000380 	.word	0x20000380

08002858 <HRTIM_Start>:
/*--------------    --------------*/
void HRTIM_Start(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_MASTER);
 800285c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8002860:	4810      	ldr	r0, [pc, #64]	@ (80028a4 <HRTIM_Start+0x4c>)
 8002862:	f003 fffc 	bl	800685e <HAL_HRTIM_WaveformCountStart>

	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TE1);
 8002866:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800286a:	480e      	ldr	r0, [pc, #56]	@ (80028a4 <HRTIM_Start+0x4c>)
 800286c:	f003 ff9d 	bl	80067aa <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TE2);
 8002870:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002874:	480b      	ldr	r0, [pc, #44]	@ (80028a4 <HRTIM_Start+0x4c>)
 8002876:	f003 ff98 	bl	80067aa <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_E);
 800287a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800287e:	4809      	ldr	r0, [pc, #36]	@ (80028a4 <HRTIM_Start+0x4c>)
 8002880:	f003 ffed 	bl	800685e <HAL_HRTIM_WaveformCountStart>

	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA1);
 8002884:	2101      	movs	r1, #1
 8002886:	4807      	ldr	r0, [pc, #28]	@ (80028a4 <HRTIM_Start+0x4c>)
 8002888:	f003 ff8f 	bl	80067aa <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA2);
 800288c:	2102      	movs	r1, #2
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <HRTIM_Start+0x4c>)
 8002890:	f003 ff8b 	bl	80067aa <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_A);
 8002894:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8002898:	4802      	ldr	r0, [pc, #8]	@ (80028a4 <HRTIM_Start+0x4c>)
 800289a:	f003 ffe0 	bl	800685e <HAL_HRTIM_WaveformCountStart>
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000380 	.word	0x20000380

080028a8 <HRTIM_Set>:

/*--------------       --------------*/
void HRTIM_Set(uint32_t period, uint32_t shift) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_MASTER, period);
 80028b2:	4b16      	ldr	r3, [pc, #88]	@ (800290c <HRTIM_Set+0x64>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	615a      	str	r2, [r3, #20]
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, period);
 80028ba:	4b14      	ldr	r3, [pc, #80]	@ (800290c <HRTIM_Set+0x64>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, period);
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HRTIM_Set+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER,
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	0859      	lsrs	r1, r3, #1
 80028d2:	4b0e      	ldr	r3, [pc, #56]	@ (800290c <HRTIM_Set+0x64>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	1a8a      	subs	r2, r1, r2
 80028da:	61da      	str	r2, [r3, #28]
			HRTIM_COMPAREUNIT_1, period / 2 - shift);
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER,
 80028dc:	4b0b      	ldr	r3, [pc, #44]	@ (800290c <HRTIM_Set+0x64>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	0852      	lsrs	r2, r2, #1
 80028e4:	625a      	str	r2, [r3, #36]	@ 0x24
			HRTIM_COMPAREUNIT_2, period / 2);
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <HRTIM_Set+0x64>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	0852      	lsrs	r2, r2, #1
 80028ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
			HRTIM_COMPAREUNIT_1, period / 2);
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E,
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <HRTIM_Set+0x64>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	0852      	lsrs	r2, r2, #1
 80028fa:	f8c3 229c 	str.w	r2, [r3, #668]	@ 0x29c
			HRTIM_COMPAREUNIT_1, period / 2);

	HRTIM_Start();
 80028fe:	f7ff ffab 	bl	8002858 <HRTIM_Start>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000380 	.word	0x20000380

08002910 <Change_Shift>:

/*--------------     --------------*/
void Change_Shift(void) {
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	//       
	PID_Control(PID_TYPE, &coeffs);
 8002914:	4902      	ldr	r1, [pc, #8]	@ (8002920 <Change_Shift+0x10>)
 8002916:	2000      	movs	r0, #0
 8002918:	f7ff fe6a 	bl	80025f0 <PID_Control>
	//__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, (period_CHRG / 2 - 0x0080 - shift_normal));
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}
 8002920:	2000057c 	.word	0x2000057c

08002924 <StopButtonSignal>:

//************************    ***********

//  -:  ,  
void StopButtonSignal(void){
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002928:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800292c:	481a      	ldr	r0, [pc, #104]	@ (8002998 <StopButtonSignal+0x74>)
 800292e:	f7fe fc06 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002932:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002936:	f001 fb23 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 800293a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800293e:	4816      	ldr	r0, [pc, #88]	@ (8002998 <StopButtonSignal+0x74>)
 8002940:	f7fe fc12 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002944:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002948:	f001 fb1a 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 800294c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002950:	4811      	ldr	r0, [pc, #68]	@ (8002998 <StopButtonSignal+0x74>)
 8002952:	f7fe fbf4 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 8002956:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800295a:	f001 fb11 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 800295e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002962:	480d      	ldr	r0, [pc, #52]	@ (8002998 <StopButtonSignal+0x74>)
 8002964:	f7fe fc00 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002968:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800296c:	f001 fb08 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002970:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002974:	4808      	ldr	r0, [pc, #32]	@ (8002998 <StopButtonSignal+0x74>)
 8002976:	f7fe fbe2 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 800297a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800297e:	f001 faff 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002986:	4804      	ldr	r0, [pc, #16]	@ (8002998 <StopButtonSignal+0x74>)
 8002988:	f7fe fbee 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 800298c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002990:	f001 faf6 	bl	8003f80 <HAL_Delay>
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}
 8002998:	48000400 	.word	0x48000400

0800299c <StationOverCurrentSignal>:
//   :  ,  
void StationOverCurrentSignal(void){
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029a4:	481a      	ldr	r0, [pc, #104]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 80029a6:	f7fe fbca 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 80029aa:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029ae:	f001 fae7 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029b6:	4816      	ldr	r0, [pc, #88]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 80029b8:	f7fe fbd6 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 80029bc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029c0:	f001 fade 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029c8:	4811      	ldr	r0, [pc, #68]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 80029ca:	f7fe fbb8 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 80029ce:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029d2:	f001 fad5 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029da:	480d      	ldr	r0, [pc, #52]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 80029dc:	f7fe fbc4 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 80029e0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029e4:	f001 facc 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029ec:	4808      	ldr	r0, [pc, #32]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 80029ee:	f7fe fba6 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 80029f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029f6:	f001 fac3 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80029fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029fe:	4804      	ldr	r0, [pc, #16]	@ (8002a10 <StationOverCurrentSignal+0x74>)
 8002a00:	f7fe fbb2 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002a04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a08:	f001 faba 	bl	8003f80 <HAL_Delay>
}
 8002a0c:	bf00      	nop
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	48000400 	.word	0x48000400

08002a14 <StationOverVoltageSignal>:

//   :  
void StationOverVoltageSignal(void){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a1c:	481a      	ldr	r0, [pc, #104]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a1e:	f7fe fb8e 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002a22:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a26:	f001 faab 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a2e:	4816      	ldr	r0, [pc, #88]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a30:	f7fe fb9a 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002a34:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a38:	f001 faa2 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a40:	4811      	ldr	r0, [pc, #68]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a42:	f7fe fb7c 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002a46:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a4a:	f001 fa99 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a52:	480d      	ldr	r0, [pc, #52]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a54:	f7fe fb88 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002a58:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a5c:	f001 fa90 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a60:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a64:	4808      	ldr	r0, [pc, #32]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a66:	f7fe fb6a 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002a6a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a6e:	f001 fa87 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a76:	4804      	ldr	r0, [pc, #16]	@ (8002a88 <StationOverVoltageSignal+0x74>)
 8002a78:	f7fe fb76 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002a7c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a80:	f001 fa7e 	bl	8003f80 <HAL_Delay>
}
 8002a84:	bf00      	nop
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	48000400 	.word	0x48000400

08002a8c <StationOverPowerSignal>:
//   :  ,  
void StationOverPowerSignal(void){
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002a90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a94:	481a      	ldr	r0, [pc, #104]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002a96:	f7fe fb52 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 8002a9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a9e:	f001 fa6f 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002aa2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002aa6:	4816      	ldr	r0, [pc, #88]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002aa8:	f7fe fb5e 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ab0:	f001 fa66 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002ab4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002ab8:	4811      	ldr	r0, [pc, #68]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002aba:	f7fe fb40 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002abe:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002ac2:	f001 fa5d 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002aca:	480d      	ldr	r0, [pc, #52]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002acc:	f7fe fb4c 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002ad0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002ad4:	f001 fa54 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002ad8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002adc:	4808      	ldr	r0, [pc, #32]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002ade:	f7fe fb2e 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002ae2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002ae6:	f001 fa4b 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002aea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002aee:	4804      	ldr	r0, [pc, #16]	@ (8002b00 <StationOverPowerSignal+0x74>)
 8002af0:	f7fe fb3a 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002af4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002af8:	f001 fa42 	bl	8003f80 <HAL_Delay>
}
 8002afc:	bf00      	nop
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	48000400 	.word	0x48000400

08002b04 <CopterOutOfRangeCurrentSignal>:

// Out of range  :  ,  
void CopterOutOfRangeCurrentSignal(void){
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b0c:	481a      	ldr	r0, [pc, #104]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b0e:	f7fe fb16 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 8002b12:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b16:	f001 fa33 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b1e:	4816      	ldr	r0, [pc, #88]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b20:	f7fe fb22 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002b24:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b28:	f001 fa2a 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b30:	4811      	ldr	r0, [pc, #68]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b32:	f7fe fb04 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002b36:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b3a:	f001 fa21 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b42:	480d      	ldr	r0, [pc, #52]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b44:	f7fe fb10 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002b48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b4c:	f001 fa18 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b54:	4808      	ldr	r0, [pc, #32]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b56:	f7fe faf2 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002b5a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b5e:	f001 fa0f 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b62:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b66:	4804      	ldr	r0, [pc, #16]	@ (8002b78 <CopterOutOfRangeCurrentSignal+0x74>)
 8002b68:	f7fe fafe 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002b6c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b70:	f001 fa06 	bl	8003f80 <HAL_Delay>
}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	48000400 	.word	0x48000400

08002b7c <CopterOutOfRangeVoltageSignal>:

// Out of range  :  ,  ,  
void CopterOutOfRangeVoltageSignal(void){
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b84:	481a      	ldr	r0, [pc, #104]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002b86:	f7fe fada 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002b8a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b8e:	f001 f9f7 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b96:	4816      	ldr	r0, [pc, #88]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002b98:	f7fe fae6 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002b9c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002ba0:	f001 f9ee 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002ba4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002ba8:	4811      	ldr	r0, [pc, #68]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002baa:	f7fe fac8 	bl	800113e <GPIO_Set>
	HAL_Delay(sShortDelay);
 8002bae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002bb2:	f001 f9e5 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002bb6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bba:	480d      	ldr	r0, [pc, #52]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002bbc:	f7fe fad4 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sShortDelay);
 8002bc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002bc4:	f001 f9dc 	bl	8003f80 <HAL_Delay>
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bcc:	4808      	ldr	r0, [pc, #32]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002bce:	f7fe fab6 	bl	800113e <GPIO_Set>
	HAL_Delay(sLongDelay);
 8002bd2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002bd6:	f001 f9d3 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002bda:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bde:	4804      	ldr	r0, [pc, #16]	@ (8002bf0 <CopterOutOfRangeVoltageSignal+0x74>)
 8002be0:	f7fe fac2 	bl	8001168 <GPIO_Reset>
	HAL_Delay(sLongDelay);
 8002be4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002be8:	f001 f9ca 	bl	8003f80 <HAL_Delay>
}
 8002bec:	bf00      	nop
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	48000400 	.word	0x48000400

08002bf4 <ChargeSignal>:
	HAL_Delay(sShortDelay);
}

//************************     ***********
//  --    
void ChargeSignal(){
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
	GPIO_Set(LED_MCU_STATE_GPIO_Port, LED_MCU_STATE_Pin);
 8002bf8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bfc:	4807      	ldr	r0, [pc, #28]	@ (8002c1c <ChargeSignal+0x28>)
 8002bfe:	f7fe fa9e 	bl	800113e <GPIO_Set>
	HAL_Delay(250);
 8002c02:	20fa      	movs	r0, #250	@ 0xfa
 8002c04:	f001 f9bc 	bl	8003f80 <HAL_Delay>
	GPIO_Reset(LED_MCU_STATE_GPIO_Port, LED_MCU_STATE_Pin);
 8002c08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c0c:	4803      	ldr	r0, [pc, #12]	@ (8002c1c <ChargeSignal+0x28>)
 8002c0e:	f7fe faab 	bl	8001168 <GPIO_Reset>
	HAL_Delay(250);
 8002c12:	20fa      	movs	r0, #250	@ 0xfa
 8002c14:	f001 f9b4 	bl	8003f80 <HAL_Delay>
}
 8002c18:	bf00      	nop
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	48000400 	.word	0x48000400

08002c20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c26:	f001 f93a 	bl	8003e9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c2a:	f000 fa85 	bl	8003138 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c2e:	f000 fdc5 	bl	80037bc <MX_GPIO_Init>
  MX_SPI1_Init();
 8002c32:	f000 fd39 	bl	80036a8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8002c36:	f000 facb 	bl	80031d0 <MX_ADC1_Init>
  MX_HRTIM1_Init();
 8002c3a:	f000 fb5d 	bl	80032f8 <MX_HRTIM1_Init>
  MX_USART2_UART_Init();
 8002c3e:	f000 fd71 	bl	8003724 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	GPIO_Set(LED_MCU_ON_GPIO_Port, LED_MCU_ON_Pin);
 8002c42:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c46:	4892      	ldr	r0, [pc, #584]	@ (8002e90 <main+0x270>)
 8002c48:	f7fe fa79 	bl	800113e <GPIO_Set>
	printf("HAL is inited. Init NRF...");
 8002c4c:	4891      	ldr	r0, [pc, #580]	@ (8002e94 <main+0x274>)
 8002c4e:	f008 f82d 	bl	800acac <iprintf>

	/*--------------   --------------*/
	DelayMicro(5000);
 8002c52:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002c56:	f7fe fa9d 	bl	8001194 <DelayMicro>
	NRF24_Init();
 8002c5a:	f7ff fda3 	bl	80027a4 <NRF24_Init>
	HAL_Delay(1000);
 8002c5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c62:	f001 f98d 	bl	8003f80 <HAL_Delay>
	printf("Done!\n");
 8002c66:	488c      	ldr	r0, [pc, #560]	@ (8002e98 <main+0x278>)
 8002c68:	f008 f888 	bl	800ad7c <puts>

	printf("m size: %i, m t size: %i\n", sizeof(message), sizeof(message_t));
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	2110      	movs	r1, #16
 8002c70:	488a      	ldr	r0, [pc, #552]	@ (8002e9c <main+0x27c>)
 8002c72:	f008 f81b 	bl	800acac <iprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	printf("Main loop start\r\n");
 8002c76:	488a      	ldr	r0, [pc, #552]	@ (8002ea0 <main+0x280>)
 8002c78:	f008 f880 	bl	800ad7c <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c7c:	b672      	cpsid	i
}
 8002c7e:	bf00      	nop
	//   
	while (1) {
		//        
		__disable_irq();
		//      
		station_current = ACS712_ReadCurrentDC(&hadc1);
 8002c80:	4888      	ldr	r0, [pc, #544]	@ (8002ea4 <main+0x284>)
 8002c82:	f7fe f9f5 	bl	8001070 <ACS712_ReadCurrentDC>
 8002c86:	eef0 7a40 	vmov.f32	s15, s0
 8002c8a:	4b87      	ldr	r3, [pc, #540]	@ (8002ea8 <main+0x288>)
 8002c8c:	edc3 7a00 	vstr	s15, [r3]
		station_voltage = myVoltageRead(&hadc1);
 8002c90:	4884      	ldr	r0, [pc, #528]	@ (8002ea4 <main+0x284>)
 8002c92:	f7ff fb6d 	bl	8002370 <myVoltageRead>
 8002c96:	eef0 7a40 	vmov.f32	s15, s0
 8002c9a:	4b84      	ldr	r3, [pc, #528]	@ (8002eac <main+0x28c>)
 8002c9c:	edc3 7a00 	vstr	s15, [r3]

		station_power = station_current*station_voltage;
 8002ca0:	4b81      	ldr	r3, [pc, #516]	@ (8002ea8 <main+0x288>)
 8002ca2:	ed93 7a00 	vldr	s14, [r3]
 8002ca6:	4b81      	ldr	r3, [pc, #516]	@ (8002eac <main+0x28c>)
 8002ca8:	edd3 7a00 	vldr	s15, [r3]
 8002cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb0:	4b7f      	ldr	r3, [pc, #508]	@ (8002eb0 <main+0x290>)
 8002cb2:	edc3 7a00 	vstr	s15, [r3]

		int buttonStopState = pinReadDebounce(BUTTON_STOP_GPIO_Port,
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002cbc:	4874      	ldr	r0, [pc, #464]	@ (8002e90 <main+0x270>)
 8002cbe:	f7fe fa9f 	bl	8001200 <pinReadDebounce>
 8002cc2:	6078      	str	r0, [r7, #4]
				                              BUTTON_STOP_Pin, IS_BUTTON_PULLED_UP);
		int gerconState = pinReadDebounce(GERCON_IN_GPIO_Port,
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cca:	4871      	ldr	r0, [pc, #452]	@ (8002e90 <main+0x270>)
 8002ccc:	f7fe fa98 	bl	8001200 <pinReadDebounce>
 8002cd0:	6038      	str	r0, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cd2:	b662      	cpsie	i
}
 8002cd4:	bf00      	nop
				                          GERCON_IN_Pin, IS_BUTTON_PULLED_UP);

		__enable_irq();
		//     ,     
		//    --      
		if ((station_current > ACS712_20A_MAX_CURRENT) || (station_current < ACS712_20A_MIN_CURRENT)) {
 8002cd6:	4b74      	ldr	r3, [pc, #464]	@ (8002ea8 <main+0x288>)
 8002cd8:	edd3 7a00 	vldr	s15, [r3]
 8002cdc:	eeb3 7a03 	vmov.f32	s14, #51	@ 0x41980000  19.0
 8002ce0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce8:	dc09      	bgt.n	8002cfe <main+0xde>
 8002cea:	4b6f      	ldr	r3, [pc, #444]	@ (8002ea8 <main+0x288>)
 8002cec:	edd3 7a00 	vldr	s15, [r3]
 8002cf0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfc:	d511      	bpl.n	8002d22 <main+0x102>
			printf("Station current  out of range\r\n");
 8002cfe:	486d      	ldr	r0, [pc, #436]	@ (8002eb4 <main+0x294>)
 8002d00:	f008 f83c 	bl	800ad7c <puts>
			printf("Station i: %.3f A\r\n", station_current);
 8002d04:	4b68      	ldr	r3, [pc, #416]	@ (8002ea8 <main+0x288>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fd fc45 	bl	8000598 <__aeabi_f2d>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4869      	ldr	r0, [pc, #420]	@ (8002eb8 <main+0x298>)
 8002d14:	f007 ffca 	bl	800acac <iprintf>
			StationOverCurrentSignal();
 8002d18:	f7ff fe40 	bl	800299c <StationOverCurrentSignal>
			HRTIM_Stop();
 8002d1c:	f7ff fd74 	bl	8002808 <HRTIM_Stop>
			continue;
 8002d20:	e1d7      	b.n	80030d2 <main+0x4b2>
		} else {
			GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002d22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d26:	485a      	ldr	r0, [pc, #360]	@ (8002e90 <main+0x270>)
 8002d28:	f7fe fa1e 	bl	8001168 <GPIO_Reset>
		}

		if ((station_voltage > MAX_VOLTAGE)	|| (station_voltage < MIN_VOLTAGE)) {
 8002d2c:	4b5f      	ldr	r3, [pc, #380]	@ (8002eac <main+0x28c>)
 8002d2e:	edd3 7a00 	vldr	s15, [r3]
 8002d32:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3e:	dc09      	bgt.n	8002d54 <main+0x134>
 8002d40:	4b5a      	ldr	r3, [pc, #360]	@ (8002eac <main+0x28c>)
 8002d42:	edd3 7a00 	vldr	s15, [r3]
 8002d46:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002d4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d52:	d511      	bpl.n	8002d78 <main+0x158>
			printf("Station voltage out of range\r\n");
 8002d54:	4859      	ldr	r0, [pc, #356]	@ (8002ebc <main+0x29c>)
 8002d56:	f008 f811 	bl	800ad7c <puts>
			printf("Station v: %.3f V\r\n", station_voltage);
 8002d5a:	4b54      	ldr	r3, [pc, #336]	@ (8002eac <main+0x28c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fd fc1a 	bl	8000598 <__aeabi_f2d>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4855      	ldr	r0, [pc, #340]	@ (8002ec0 <main+0x2a0>)
 8002d6a:	f007 ff9f 	bl	800acac <iprintf>
			StationOverVoltageSignal();
 8002d6e:	f7ff fe51 	bl	8002a14 <StationOverVoltageSignal>
			HRTIM_Stop();
 8002d72:	f7ff fd49 	bl	8002808 <HRTIM_Stop>
			continue;
 8002d76:	e1ac      	b.n	80030d2 <main+0x4b2>
		} else {
			GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002d78:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d7c:	4844      	ldr	r0, [pc, #272]	@ (8002e90 <main+0x270>)
 8002d7e:	f7fe f9f3 	bl	8001168 <GPIO_Reset>
		}

		if (station_power > MAX_STATION_POWER) {
 8002d82:	4b4b      	ldr	r3, [pc, #300]	@ (8002eb0 <main+0x290>)
 8002d84:	edd3 7a00 	vldr	s15, [r3]
 8002d88:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002ec4 <main+0x2a4>
 8002d8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d94:	dd11      	ble.n	8002dba <main+0x19a>
			printf("Station power out of range\r\n");
 8002d96:	484c      	ldr	r0, [pc, #304]	@ (8002ec8 <main+0x2a8>)
 8002d98:	f007 fff0 	bl	800ad7c <puts>
			printf("Station p: %.3f W\r\n", station_power);
 8002d9c:	4b44      	ldr	r3, [pc, #272]	@ (8002eb0 <main+0x290>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fbf9 	bl	8000598 <__aeabi_f2d>
 8002da6:	4602      	mov	r2, r0
 8002da8:	460b      	mov	r3, r1
 8002daa:	4848      	ldr	r0, [pc, #288]	@ (8002ecc <main+0x2ac>)
 8002dac:	f007 ff7e 	bl	800acac <iprintf>
			StationOverPowerSignal();
 8002db0:	f7ff fe6c 	bl	8002a8c <StationOverPowerSignal>
			HRTIM_Stop();
 8002db4:	f7ff fd28 	bl	8002808 <HRTIM_Stop>
			continue;
 8002db8:	e18b      	b.n	80030d2 <main+0x4b2>
		} else {
			GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002dba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002dbe:	4834      	ldr	r0, [pc, #208]	@ (8002e90 <main+0x270>)
 8002dc0:	f7fe f9d2 	bl	8001168 <GPIO_Reset>
		}


		//         
		NRF24_startListening();
 8002dc4:	f7fe fc6c 	bl	80016a0 <NRF24_startListening>
		HAL_Delay(1000);
 8002dc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002dcc:	f001 f8d8 	bl	8003f80 <HAL_Delay>
//		NRF24_stopListening();

		NRF24_available(); //    --  
 8002dd0:	f7fe fc8c 	bl	80016ec <NRF24_available>

		//    
		//ACS712_DebugPrintf(&hadc1);

		printf("======================\r\n");
 8002dd4:	483e      	ldr	r0, [pc, #248]	@ (8002ed0 <main+0x2b0>)
 8002dd6:	f007 ffd1 	bl	800ad7c <puts>
		printf("Message id: %li\r\n", message.id);
 8002dda:	4b3e      	ldr	r3, [pc, #248]	@ (8002ed4 <main+0x2b4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4619      	mov	r1, r3
 8002de0:	483d      	ldr	r0, [pc, #244]	@ (8002ed8 <main+0x2b8>)
 8002de2:	f007 ff63 	bl	800acac <iprintf>

		if (message.status == SEARCHING) {
 8002de6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ed4 <main+0x2b4>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d103      	bne.n	8002df6 <main+0x1d6>
			printf("Message status: SEARCHING\r\n");
 8002dee:	483b      	ldr	r0, [pc, #236]	@ (8002edc <main+0x2bc>)
 8002df0:	f007 ffc4 	bl	800ad7c <puts>
 8002df4:	e016      	b.n	8002e24 <main+0x204>
		} else if (message.status == CHARGING) {
 8002df6:	4b37      	ldr	r3, [pc, #220]	@ (8002ed4 <main+0x2b4>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <main+0x1e6>
			printf("Message status: CHARGING\r\n");
 8002dfe:	4838      	ldr	r0, [pc, #224]	@ (8002ee0 <main+0x2c0>)
 8002e00:	f007 ffbc 	bl	800ad7c <puts>
 8002e04:	e00e      	b.n	8002e24 <main+0x204>
		} else if (message.status == CHARGED) {
 8002e06:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <main+0x2b4>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d103      	bne.n	8002e16 <main+0x1f6>
			printf("Message status: CHARGED\r\n");
 8002e0e:	4835      	ldr	r0, [pc, #212]	@ (8002ee4 <main+0x2c4>)
 8002e10:	f007 ffb4 	bl	800ad7c <puts>
 8002e14:	e006      	b.n	8002e24 <main+0x204>
		} else if (message.status == OUTOFRANGE) {
 8002e16:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed4 <main+0x2b4>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d102      	bne.n	8002e24 <main+0x204>
			printf("Message status: OUTOFRANGE\r\n");
 8002e1e:	4832      	ldr	r0, [pc, #200]	@ (8002ee8 <main+0x2c8>)
 8002e20:	f007 ffac 	bl	800ad7c <puts>
		}
		printf("======================\r\n");
 8002e24:	482a      	ldr	r0, [pc, #168]	@ (8002ed0 <main+0x2b0>)
 8002e26:	f007 ffa9 	bl	800ad7c <puts>
		printf("Copter id: %li\r\n", copter_id);
 8002e2a:	4b30      	ldr	r3, [pc, #192]	@ (8002eec <main+0x2cc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4619      	mov	r1, r3
 8002e30:	482f      	ldr	r0, [pc, #188]	@ (8002ef0 <main+0x2d0>)
 8002e32:	f007 ff3b 	bl	800acac <iprintf>
		printf("Copter i: %0.3f A\r\n", copter_current);
 8002e36:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <main+0x2d4>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd fbac 	bl	8000598 <__aeabi_f2d>
 8002e40:	4602      	mov	r2, r0
 8002e42:	460b      	mov	r3, r1
 8002e44:	482c      	ldr	r0, [pc, #176]	@ (8002ef8 <main+0x2d8>)
 8002e46:	f007 ff31 	bl	800acac <iprintf>
		for (int i = 0; i < FILTER_SIZE; i++) {
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	e00a      	b.n	8002e66 <main+0x246>
			printf("%li ", receivedCurrents[i]);
 8002e50:	4a2a      	ldr	r2, [pc, #168]	@ (8002efc <main+0x2dc>)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4829      	ldr	r0, [pc, #164]	@ (8002f00 <main+0x2e0>)
 8002e5c:	f007 ff26 	bl	800acac <iprintf>
		for (int i = 0; i < FILTER_SIZE; i++) {
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3301      	adds	r3, #1
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	ddef      	ble.n	8002e50 <main+0x230>
		};
		printf("\r\n");
 8002e70:	4824      	ldr	r0, [pc, #144]	@ (8002f04 <main+0x2e4>)
 8002e72:	f007 ff83 	bl	800ad7c <puts>
		printf("Copter v: %0.3f V\r\n", copter_voltage);
 8002e76:	4b24      	ldr	r3, [pc, #144]	@ (8002f08 <main+0x2e8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fd fb8c 	bl	8000598 <__aeabi_f2d>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4821      	ldr	r0, [pc, #132]	@ (8002f0c <main+0x2ec>)
 8002e86:	f007 ff11 	bl	800acac <iprintf>
		for (int i = 0; i < FILTER_SIZE; i++) {
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	e04a      	b.n	8002f26 <main+0x306>
 8002e90:	48000400 	.word	0x48000400
 8002e94:	0800eb6c 	.word	0x0800eb6c
 8002e98:	0800eb88 	.word	0x0800eb88
 8002e9c:	0800eb90 	.word	0x0800eb90
 8002ea0:	0800ebac 	.word	0x0800ebac
 8002ea4:	20000314 	.word	0x20000314
 8002ea8:	200005b4 	.word	0x200005b4
 8002eac:	200005b8 	.word	0x200005b8
 8002eb0:	200005bc 	.word	0x200005bc
 8002eb4:	0800ebc0 	.word	0x0800ebc0
 8002eb8:	0800ebe0 	.word	0x0800ebe0
 8002ebc:	0800ebf4 	.word	0x0800ebf4
 8002ec0:	0800ec14 	.word	0x0800ec14
 8002ec4:	44bb8000 	.word	0x44bb8000
 8002ec8:	0800ec28 	.word	0x0800ec28
 8002ecc:	0800ec44 	.word	0x0800ec44
 8002ed0:	0800ec58 	.word	0x0800ec58
 8002ed4:	20000008 	.word	0x20000008
 8002ed8:	0800ec70 	.word	0x0800ec70
 8002edc:	0800ec84 	.word	0x0800ec84
 8002ee0:	0800eca0 	.word	0x0800eca0
 8002ee4:	0800ecbc 	.word	0x0800ecbc
 8002ee8:	0800ecd8 	.word	0x0800ecd8
 8002eec:	200005a4 	.word	0x200005a4
 8002ef0:	0800ecf4 	.word	0x0800ecf4
 8002ef4:	200005ac 	.word	0x200005ac
 8002ef8:	0800ed08 	.word	0x0800ed08
 8002efc:	200005c0 	.word	0x200005c0
 8002f00:	0800ed1c 	.word	0x0800ed1c
 8002f04:	0800ed24 	.word	0x0800ed24
 8002f08:	200005a8 	.word	0x200005a8
 8002f0c:	0800ed28 	.word	0x0800ed28
			printf("%li ", receivedVoltages[i]);
 8002f10:	4a70      	ldr	r2, [pc, #448]	@ (80030d4 <main+0x4b4>)
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	486f      	ldr	r0, [pc, #444]	@ (80030d8 <main+0x4b8>)
 8002f1c:	f007 fec6 	bl	800acac <iprintf>
		for (int i = 0; i < FILTER_SIZE; i++) {
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	ddef      	ble.n	8002f10 <main+0x2f0>
		};
		printf("\r\n");
 8002f30:	486a      	ldr	r0, [pc, #424]	@ (80030dc <main+0x4bc>)
 8002f32:	f007 ff23 	bl	800ad7c <puts>
		printf("Copter p: %0.3f W\r\n", copter_power);
 8002f36:	4b6a      	ldr	r3, [pc, #424]	@ (80030e0 <main+0x4c0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fd fb2c 	bl	8000598 <__aeabi_f2d>
 8002f40:	4602      	mov	r2, r0
 8002f42:	460b      	mov	r3, r1
 8002f44:	4867      	ldr	r0, [pc, #412]	@ (80030e4 <main+0x4c4>)
 8002f46:	f007 feb1 	bl	800acac <iprintf>
		printf("======================\r\n");
 8002f4a:	4867      	ldr	r0, [pc, #412]	@ (80030e8 <main+0x4c8>)
 8002f4c:	f007 ff16 	bl	800ad7c <puts>
		printf("Stop button state: %i\r\n", buttonStopState);
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4866      	ldr	r0, [pc, #408]	@ (80030ec <main+0x4cc>)
 8002f54:	f007 feaa 	bl	800acac <iprintf>
		printf("Gercon state: %i\r\n", gerconState);
 8002f58:	6839      	ldr	r1, [r7, #0]
 8002f5a:	4865      	ldr	r0, [pc, #404]	@ (80030f0 <main+0x4d0>)
 8002f5c:	f007 fea6 	bl	800acac <iprintf>
		printf("======================\r\n");
 8002f60:	4861      	ldr	r0, [pc, #388]	@ (80030e8 <main+0x4c8>)
 8002f62:	f007 ff0b 	bl	800ad7c <puts>
		printf("Station v: %.3f V\r\n", station_voltage);
 8002f66:	4b63      	ldr	r3, [pc, #396]	@ (80030f4 <main+0x4d4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fd fb14 	bl	8000598 <__aeabi_f2d>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4860      	ldr	r0, [pc, #384]	@ (80030f8 <main+0x4d8>)
 8002f76:	f007 fe99 	bl	800acac <iprintf>
		printf("Station i: %.3f A\r\n", station_current);
 8002f7a:	4b60      	ldr	r3, [pc, #384]	@ (80030fc <main+0x4dc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd fb0a 	bl	8000598 <__aeabi_f2d>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	485d      	ldr	r0, [pc, #372]	@ (8003100 <main+0x4e0>)
 8002f8a:	f007 fe8f 	bl	800acac <iprintf>
		printf("Station p: %.3f W\r\n", station_power);
 8002f8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003104 <main+0x4e4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fd fb00 	bl	8000598 <__aeabi_f2d>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	485a      	ldr	r0, [pc, #360]	@ (8003108 <main+0x4e8>)
 8002f9e:	f007 fe85 	bl	800acac <iprintf>
		printf("======================\r\n");
 8002fa2:	4851      	ldr	r0, [pc, #324]	@ (80030e8 <main+0x4c8>)
 8002fa4:	f007 feea 	bl	800ad7c <puts>

		//      
		//   -- 
		if (buttonStopState) {
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d004      	beq.n	8002fb8 <main+0x398>
			HRTIM_Stop();
 8002fae:	f7ff fc2b 	bl	8002808 <HRTIM_Stop>
			StopButtonSignal();
 8002fb2:	f7ff fcb7 	bl	8002924 <StopButtonSignal>
			continue;
 8002fb6:	e08c      	b.n	80030d2 <main+0x4b2>
		} else {
			HRTIM_Start();
 8002fb8:	f7ff fc4e 	bl	8002858 <HRTIM_Start>
		}

		if (gerconState) {
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d07e      	beq.n	80030c0 <main+0x4a0>
			//    --   , 
			printf("Gercon is pressed\r\n");
 8002fc2:	4852      	ldr	r0, [pc, #328]	@ (800310c <main+0x4ec>)
 8002fc4:	f007 feda 	bl	800ad7c <puts>

			//        
			if ((copter_current > MAX_CURRENT) || (copter_current < MIN_CURRENT)) {
 8002fc8:	4b51      	ldr	r3, [pc, #324]	@ (8003110 <main+0x4f0>)
 8002fca:	edd3 7a00 	vldr	s15, [r3]
 8002fce:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8003114 <main+0x4f4>
 8002fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	dc09      	bgt.n	8002ff0 <main+0x3d0>
 8002fdc:	4b4c      	ldr	r3, [pc, #304]	@ (8003110 <main+0x4f0>)
 8002fde:	edd3 7a00 	vldr	s15, [r3]
 8002fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002fe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fee:	d50a      	bpl.n	8003006 <main+0x3e6>
				//state = WAIT;
				printf("Copter current are out of range, wait...\r\n");
 8002ff0:	4849      	ldr	r0, [pc, #292]	@ (8003118 <main+0x4f8>)
 8002ff2:	f007 fec3 	bl	800ad7c <puts>
				HRTIM_Set(period_WAIT, 0x0080);
 8002ff6:	2180      	movs	r1, #128	@ 0x80
 8002ff8:	f246 60a0 	movw	r0, #26272	@ 0x66a0
 8002ffc:	f7ff fc54 	bl	80028a8 <HRTIM_Set>
				CopterOutOfRangeCurrentSignal();
 8003000:	f7ff fd80 	bl	8002b04 <CopterOutOfRangeCurrentSignal>
				continue;
 8003004:	e065      	b.n	80030d2 <main+0x4b2>
				//printf("\n\tDone");
			}

			if ((copter_voltage > MAX_CHARGE) || (copter_voltage < MIN_CHARGE)) {
 8003006:	4b45      	ldr	r3, [pc, #276]	@ (800311c <main+0x4fc>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003120 <main+0x500>
 8003010:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	dc09      	bgt.n	800302e <main+0x40e>
 800301a:	4b40      	ldr	r3, [pc, #256]	@ (800311c <main+0x4fc>)
 800301c:	edd3 7a00 	vldr	s15, [r3]
 8003020:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8003024:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302c:	d50a      	bpl.n	8003044 <main+0x424>
				//state = WAIT;
				printf("\n\tCopter voltage are out of range, wait...\r\n");
 800302e:	483d      	ldr	r0, [pc, #244]	@ (8003124 <main+0x504>)
 8003030:	f007 fea4 	bl	800ad7c <puts>
				HRTIM_Set(period_WAIT, 0x0080);
 8003034:	2180      	movs	r1, #128	@ 0x80
 8003036:	f246 60a0 	movw	r0, #26272	@ 0x66a0
 800303a:	f7ff fc35 	bl	80028a8 <HRTIM_Set>
				CopterOutOfRangeVoltageSignal();
 800303e:	f7ff fd9d 	bl	8002b7c <CopterOutOfRangeVoltageSignal>
				continue;
 8003042:	e046      	b.n	80030d2 <main+0x4b2>
				//printf("\n\tDone");
			}

			//   ,      OUTOFRANGE
			//  
			if (message.status == OUTOFRANGE){
 8003044:	4b38      	ldr	r3, [pc, #224]	@ (8003128 <main+0x508>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d105      	bne.n	8003058 <main+0x438>
				HRTIM_Stop();
 800304c:	f7ff fbdc 	bl	8002808 <HRTIM_Stop>
				printf("Copter params out of range");
 8003050:	4836      	ldr	r0, [pc, #216]	@ (800312c <main+0x50c>)
 8003052:	f007 fe2b 	bl	800acac <iprintf>
				continue;
 8003056:	e03c      	b.n	80030d2 <main+0x4b2>
			}

			if ((copter_current > MIN_CURRENT) && (copter_current < MAX_CURRENT)
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <main+0x4f0>)
 800305a:	edd3 7a00 	vldr	s15, [r3]
 800305e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306a:	dd32      	ble.n	80030d2 <main+0x4b2>
 800306c:	4b28      	ldr	r3, [pc, #160]	@ (8003110 <main+0x4f0>)
 800306e:	edd3 7a00 	vldr	s15, [r3]
 8003072:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003114 <main+0x4f4>
 8003076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800307a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307e:	d528      	bpl.n	80030d2 <main+0x4b2>
				&& (copter_voltage > MIN_CHARGE) && (copter_voltage < MAX_CHARGE)) {
 8003080:	4b26      	ldr	r3, [pc, #152]	@ (800311c <main+0x4fc>)
 8003082:	edd3 7a00 	vldr	s15, [r3]
 8003086:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800308a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800308e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003092:	dd1e      	ble.n	80030d2 <main+0x4b2>
 8003094:	4b21      	ldr	r3, [pc, #132]	@ (800311c <main+0x4fc>)
 8003096:	edd3 7a00 	vldr	s15, [r3]
 800309a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8003120 <main+0x500>
 800309e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a6:	d514      	bpl.n	80030d2 <main+0x4b2>
				//state = CHRG;
				printf("State: Charge \r\n");
 80030a8:	4821      	ldr	r0, [pc, #132]	@ (8003130 <main+0x510>)
 80030aa:	f007 fe67 	bl	800ad7c <puts>
  __ASM volatile ("cpsid i" : : : "memory");
 80030ae:	b672      	cpsid	i
}
 80030b0:	bf00      	nop
				__disable_irq();
				Change_Shift();
 80030b2:	f7ff fc2d 	bl	8002910 <Change_Shift>
  __ASM volatile ("cpsie i" : : : "memory");
 80030b6:	b662      	cpsie	i
}
 80030b8:	bf00      	nop
				__enable_irq();
				ChargeSignal();
 80030ba:	f7ff fd9b 	bl	8002bf4 <ChargeSignal>
 80030be:	e5dd      	b.n	8002c7c <main+0x5c>
			}

		} else {
			//        --  -id
			if (message.status == CHARGED) {
 80030c0:	4b19      	ldr	r3, [pc, #100]	@ (8003128 <main+0x508>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d102      	bne.n	80030ce <main+0x4ae>
				copter_id = 0;
 80030c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003134 <main+0x514>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
			}
			// stop hrtim
			HRTIM_Stop();
 80030ce:	f7ff fb9b 	bl	8002808 <HRTIM_Stop>
	while (1) {
 80030d2:	e5d3      	b.n	8002c7c <main+0x5c>
 80030d4:	200053e0 	.word	0x200053e0
 80030d8:	0800ed1c 	.word	0x0800ed1c
 80030dc:	0800ed24 	.word	0x0800ed24
 80030e0:	200005b0 	.word	0x200005b0
 80030e4:	0800ed3c 	.word	0x0800ed3c
 80030e8:	0800ec58 	.word	0x0800ec58
 80030ec:	0800ed50 	.word	0x0800ed50
 80030f0:	0800ed68 	.word	0x0800ed68
 80030f4:	200005b8 	.word	0x200005b8
 80030f8:	0800ec14 	.word	0x0800ec14
 80030fc:	200005b4 	.word	0x200005b4
 8003100:	0800ebe0 	.word	0x0800ebe0
 8003104:	200005bc 	.word	0x200005bc
 8003108:	0800ec44 	.word	0x0800ec44
 800310c:	0800ed7c 	.word	0x0800ed7c
 8003110:	200005ac 	.word	0x200005ac
 8003114:	42960000 	.word	0x42960000
 8003118:	0800ed90 	.word	0x0800ed90
 800311c:	200005a8 	.word	0x200005a8
 8003120:	420c0000 	.word	0x420c0000
 8003124:	0800edbc 	.word	0x0800edbc
 8003128:	20000008 	.word	0x20000008
 800312c:	0800ede8 	.word	0x0800ede8
 8003130:	0800ee04 	.word	0x0800ee04
 8003134:	200005a4 	.word	0x200005a4

08003138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b094      	sub	sp, #80	@ 0x50
 800313c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800313e:	f107 0318 	add.w	r3, r7, #24
 8003142:	2238      	movs	r2, #56	@ 0x38
 8003144:	2100      	movs	r1, #0
 8003146:	4618      	mov	r0, r3
 8003148:	f007 ff1a 	bl	800af80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800314c:	1d3b      	adds	r3, r7, #4
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	605a      	str	r2, [r3, #4]
 8003154:	609a      	str	r2, [r3, #8]
 8003156:	60da      	str	r2, [r3, #12]
 8003158:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800315a:	2000      	movs	r0, #0
 800315c:	f004 f81e 	bl	800719c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003160:	2302      	movs	r3, #2
 8003162:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003164:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003168:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800316a:	2340      	movs	r3, #64	@ 0x40
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800316e:	2302      	movs	r3, #2
 8003170:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003172:	2302      	movs	r3, #2
 8003174:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003176:	2304      	movs	r3, #4
 8003178:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800317a:	2355      	movs	r3, #85	@ 0x55
 800317c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800317e:	2302      	movs	r3, #2
 8003180:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003182:	2302      	movs	r3, #2
 8003184:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003186:	2302      	movs	r3, #2
 8003188:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800318a:	f107 0318 	add.w	r3, r7, #24
 800318e:	4618      	mov	r0, r3
 8003190:	f004 f8b8 	bl	8007304 <HAL_RCC_OscConfig>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800319a:	f000 fbb3 	bl	8003904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800319e:	230f      	movs	r3, #15
 80031a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031a2:	2303      	movs	r3, #3
 80031a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031b2:	1d3b      	adds	r3, r7, #4
 80031b4:	2104      	movs	r1, #4
 80031b6:	4618      	mov	r0, r3
 80031b8:	f004 fbb6 	bl	8007928 <HAL_RCC_ClockConfig>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80031c2:	f000 fb9f 	bl	8003904 <Error_Handler>
  }
}
 80031c6:	bf00      	nop
 80031c8:	3750      	adds	r7, #80	@ 0x50
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b092      	sub	sp, #72	@ 0x48
 80031d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80031d6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	605a      	str	r2, [r3, #4]
 80031e0:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80031e2:	463b      	mov	r3, r7
 80031e4:	223c      	movs	r2, #60	@ 0x3c
 80031e6:	2100      	movs	r1, #0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f007 fec9 	bl	800af80 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80031ee:	4b3f      	ldr	r3, [pc, #252]	@ (80032ec <MX_ADC1_Init+0x11c>)
 80031f0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80031f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80031f6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ec <MX_ADC1_Init+0x11c>)
 80031f8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80031fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031fe:	4b3b      	ldr	r3, [pc, #236]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003200:	2200      	movs	r2, #0
 8003202:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003204:	4b39      	ldr	r3, [pc, #228]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003206:	2200      	movs	r2, #0
 8003208:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800320a:	4b38      	ldr	r3, [pc, #224]	@ (80032ec <MX_ADC1_Init+0x11c>)
 800320c:	2200      	movs	r2, #0
 800320e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003210:	4b36      	ldr	r3, [pc, #216]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003212:	2201      	movs	r2, #1
 8003214:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003216:	4b35      	ldr	r3, [pc, #212]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003218:	2204      	movs	r2, #4
 800321a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800321c:	4b33      	ldr	r3, [pc, #204]	@ (80032ec <MX_ADC1_Init+0x11c>)
 800321e:	2200      	movs	r2, #0
 8003220:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003222:	4b32      	ldr	r3, [pc, #200]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003224:	2200      	movs	r2, #0
 8003226:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003228:	4b30      	ldr	r3, [pc, #192]	@ (80032ec <MX_ADC1_Init+0x11c>)
 800322a:	2201      	movs	r2, #1
 800322c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800322e:	4b2f      	ldr	r3, [pc, #188]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003236:	4b2d      	ldr	r3, [pc, #180]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800323e:	4b2b      	ldr	r3, [pc, #172]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003240:	2200      	movs	r2, #0
 8003242:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003244:	4b29      	ldr	r3, [pc, #164]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800324c:	4827      	ldr	r0, [pc, #156]	@ (80032ec <MX_ADC1_Init+0x11c>)
 800324e:	f000 ff75 	bl	800413c <HAL_ADC_Init>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8003258:	f000 fb54 	bl	8003904 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800325c:	2300      	movs	r3, #0
 800325e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003260:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003264:	4619      	mov	r1, r3
 8003266:	4821      	ldr	r0, [pc, #132]	@ (80032ec <MX_ADC1_Init+0x11c>)
 8003268:	f002 fa72 	bl	8005750 <HAL_ADCEx_MultiModeConfigChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8003272:	f000 fb47 	bl	8003904 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8003276:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <MX_ADC1_Init+0x120>)
 8003278:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800327a:	2309      	movs	r3, #9
 800327c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800327e:	2304      	movs	r3, #4
 8003280:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8003282:	237f      	movs	r3, #127	@ 0x7f
 8003284:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8003286:	2304      	movs	r3, #4
 8003288:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800328e:	2302      	movs	r3, #2
 8003290:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8003298:	2300      	movs	r3, #0
 800329a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800329e:	2300      	movs	r3, #0
 80032a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80032a4:	2300      	movs	r3, #0
 80032a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 80032a8:	2300      	movs	r3, #0
 80032aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80032b2:	463b      	mov	r3, r7
 80032b4:	4619      	mov	r1, r3
 80032b6:	480d      	ldr	r0, [pc, #52]	@ (80032ec <MX_ADC1_Init+0x11c>)
 80032b8:	f001 fd1e 	bl	8004cf8 <HAL_ADCEx_InjectedConfigChannel>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80032c2:	f000 fb1f 	bl	8003904 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 80032c6:	4b0b      	ldr	r3, [pc, #44]	@ (80032f4 <MX_ADC1_Init+0x124>)
 80032c8:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80032ca:	f240 130f 	movw	r3, #271	@ 0x10f
 80032ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80032d0:	463b      	mov	r3, r7
 80032d2:	4619      	mov	r1, r3
 80032d4:	4805      	ldr	r0, [pc, #20]	@ (80032ec <MX_ADC1_Init+0x11c>)
 80032d6:	f001 fd0f 	bl	8004cf8 <HAL_ADCEx_InjectedConfigChannel>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80032e0:	f000 fb10 	bl	8003904 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80032e4:	bf00      	nop
 80032e6:	3748      	adds	r7, #72	@ 0x48
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000314 	.word	0x20000314
 80032f0:	04300002 	.word	0x04300002
 80032f4:	08600004 	.word	0x08600004

080032f8 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b0b8      	sub	sp, #224	@ 0xe0
 80032fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80032fe:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 800330c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003310:	2260      	movs	r2, #96	@ 0x60
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f007 fe33 	bl	800af80 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800331a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800331e:	2200      	movs	r2, #0
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	609a      	str	r2, [r3, #8]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8003326:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800332a:	2200      	movs	r2, #0
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	605a      	str	r2, [r3, #4]
 8003330:	609a      	str	r2, [r3, #8]
 8003332:	60da      	str	r2, [r3, #12]
 8003334:	611a      	str	r2, [r3, #16]
 8003336:	615a      	str	r2, [r3, #20]
 8003338:	619a      	str	r2, [r3, #24]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 800333a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800333e:	2224      	movs	r2, #36	@ 0x24
 8003340:	2100      	movs	r1, #0
 8003342:	4618      	mov	r0, r3
 8003344:	f007 fe1c 	bl	800af80 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	2220      	movs	r2, #32
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f007 fe16 	bl	800af80 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8003354:	4bc7      	ldr	r3, [pc, #796]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003356:	4ac8      	ldr	r2, [pc, #800]	@ (8003678 <MX_HRTIM1_Init+0x380>)
 8003358:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800335a:	4bc6      	ldr	r3, [pc, #792]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800335c:	2200      	movs	r2, #0
 800335e:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8003360:	4bc4      	ldr	r3, [pc, #784]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003362:	2200      	movs	r2, #0
 8003364:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8003366:	48c3      	ldr	r0, [pc, #780]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003368:	f002 fdbc 	bl	8005ee4 <HAL_HRTIM_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_HRTIM1_Init+0x7e>
  {
    Error_Handler();
 8003372:	f000 fac7 	bl	8003904 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8003376:	210c      	movs	r1, #12
 8003378:	48be      	ldr	r0, [pc, #760]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800337a:	f002 fe83 	bl	8006084 <HAL_HRTIM_DLLCalibrationStart>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_HRTIM1_Init+0x90>
  {
    Error_Handler();
 8003384:	f000 fabe 	bl	8003904 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8003388:	210a      	movs	r1, #10
 800338a:	48ba      	ldr	r0, [pc, #744]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800338c:	f002 fed2 	bl	8006134 <HAL_HRTIM_PollForDLLCalibration>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_HRTIM1_Init+0xa2>
  {
    Error_Handler();
 8003396:	f000 fab5 	bl	8003904 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0x675F;
 800339a:	f246 735f 	movw	r3, #26463	@ 0x675f
 800339e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL16;
 80033a8:	2301      	movs	r3, #1
 80033aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80033ae:	2308      	movs	r3, #8
 80033b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 80033b4:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80033b8:	461a      	mov	r2, r3
 80033ba:	2106      	movs	r1, #6
 80033bc:	48ad      	ldr	r0, [pc, #692]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 80033be:	f002 feed 	bl	800619c <HAL_HRTIM_TimeBaseConfig>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_HRTIM1_Init+0xd4>
  {
    Error_Handler();
 80033c8:	f000 fa9c 	bl	8003904 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 80033d0:	2300      	movs	r3, #0
 80033d2:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.DMASrcAddress = 0x0000;
 80033d4:	2300      	movs	r3, #0
 80033d6:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.DMADstAddress = 0x0000;
 80033d8:	2300      	movs	r3, #0
 80033da:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.DMASize = 0x1;
 80033dc:	2301      	movs	r3, #1
 80033de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80033e2:	2300      	movs	r3, #0
 80033e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 80033e8:	2300      	movs	r3, #0
 80033ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80033ee:	2300      	movs	r3, #0
 80033f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80033f4:	2300      	movs	r3, #0
 80033f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8003400:	2300      	movs	r3, #0
 8003402:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8003406:	2300      	movs	r3, #0
 8003408:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 800340c:	2300      	movs	r3, #0
 800340e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8003412:	2300      	movs	r3, #0
 8003414:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8003418:	2300      	movs	r3, #0
 800341a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 800341e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003422:	461a      	mov	r2, r3
 8003424:	2106      	movs	r1, #6
 8003426:	4893      	ldr	r0, [pc, #588]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003428:	f002 fee0 	bl	80061ec <HAL_HRTIM_WaveformTimerConfig>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <MX_HRTIM1_Init+0x13e>
  {
    Error_Handler();
 8003432:	f000 fa67 	bl	8003904 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0x0080;
 8003436:	2380      	movs	r3, #128	@ 0x80
 8003438:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800343a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800343e:	2201      	movs	r2, #1
 8003440:	2106      	movs	r1, #6
 8003442:	488c      	ldr	r0, [pc, #560]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003444:	f003 f812 	bl	800646c <HAL_HRTIM_WaveformCompareConfig>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_HRTIM1_Init+0x15a>
  {
    Error_Handler();
 800344e:	f000 fa59 	bl	8003904 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0x3E80;
 8003452:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8003456:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8003458:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800345c:	2202      	movs	r2, #2
 800345e:	2106      	movs	r1, #6
 8003460:	4884      	ldr	r0, [pc, #528]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003462:	f003 f803 	bl	800646c <HAL_HRTIM_WaveformCompareConfig>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <MX_HRTIM1_Init+0x178>
  {
    Error_Handler();
 800346c:	f000 fa4a 	bl	8003904 <Error_Handler>
  }
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT_RETRIGGERABLE;
 8003470:	2310      	movs	r3, #16
 8003472:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8003476:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 800347a:	461a      	mov	r2, r3
 800347c:	2100      	movs	r1, #0
 800347e:	487d      	ldr	r0, [pc, #500]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003480:	f002 fe8c 	bl	800619c <HAL_HRTIM_TimeBaseConfig>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <MX_HRTIM1_Init+0x196>
  {
    Error_Handler();
 800348a:	f000 fa3b 	bl	8003904 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 800348e:	2300      	movs	r3, #0
 8003490:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 8003492:	2300      	movs	r3, #0
 8003494:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8003496:	2300      	movs	r3, #0
 8003498:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 800349a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800349e:	461a      	mov	r2, r3
 80034a0:	2100      	movs	r1, #0
 80034a2:	4874      	ldr	r0, [pc, #464]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 80034a4:	f002 ff2f 	bl	8006306 <HAL_HRTIM_WaveformTimerControl>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <MX_HRTIM1_Init+0x1ba>
  {
    Error_Handler();
 80034ae:	f000 fa29 	bl	8003904 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80034b6:	2300      	movs	r3, #0
 80034b8:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80034c0:	2300      	movs	r3, #0
 80034c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80034c6:	2300      	movs	r3, #0
 80034c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 80034cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80034d4:	2300      	movs	r3, #0
 80034d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_MASTER;
 80034da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP1;
 80034e2:	2320      	movs	r3, #32
 80034e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80034e8:	2300      	movs	r3, #0
 80034ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80034ee:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80034f2:	461a      	mov	r2, r3
 80034f4:	2100      	movs	r1, #0
 80034f6:	485f      	ldr	r0, [pc, #380]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 80034f8:	f002 fe78 	bl	80061ec <HAL_HRTIM_WaveformTimerConfig>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <MX_HRTIM1_Init+0x20e>
  {
    Error_Handler();
 8003502:	f000 f9ff 	bl	8003904 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8003506:	2300      	movs	r3, #0
 8003508:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP2;
 800350c:	2340      	movs	r3, #64	@ 0x40
 800350e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8003512:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003516:	461a      	mov	r2, r3
 8003518:	2104      	movs	r1, #4
 800351a:	4856      	ldr	r0, [pc, #344]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800351c:	f002 fe66 	bl	80061ec <HAL_HRTIM_WaveformTimerConfig>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <MX_HRTIM1_Init+0x232>
  {
    Error_Handler();
 8003526:	f000 f9ed 	bl	8003904 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0xFFEF;
 800352a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800352e:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8003530:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003534:	2201      	movs	r2, #1
 8003536:	2100      	movs	r1, #0
 8003538:	484e      	ldr	r0, [pc, #312]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800353a:	f002 ff97 	bl	800646c <HAL_HRTIM_WaveformCompareConfig>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <MX_HRTIM1_Init+0x250>
  {
    Error_Handler();
 8003544:	f000 f9de 	bl	8003904 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_DIV1;
 8003548:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800354c:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = 0x04f;
 800354e:	234f      	movs	r3, #79	@ 0x4f
 8003550:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 8003552:	2300      	movs	r3, #0
 8003554:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 8003556:	2300      	movs	r3, #0
 8003558:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 800355a:	2300      	movs	r3, #0
 800355c:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = 0x04f;
 800355e:	234f      	movs	r3, #79	@ 0x4f
 8003560:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8003562:	2300      	movs	r3, #0
 8003564:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8003566:	2300      	movs	r3, #0
 8003568:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 800356a:	2300      	movs	r3, #0
 800356c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 800356e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003572:	461a      	mov	r2, r3
 8003574:	2100      	movs	r1, #0
 8003576:	483f      	ldr	r0, [pc, #252]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003578:	f002 fef8 	bl	800636c <HAL_HRTIM_DeadTimeConfig>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_HRTIM1_Init+0x28e>
  {
    Error_Handler();
 8003582:	f000 f9bf 	bl	8003904 <Error_Handler>
  }
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_NEGATIVE;
 8003586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800358a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_NEGATIVE;
 800358c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003590:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pDeadTimeCfg) != HAL_OK)
 8003592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003596:	461a      	mov	r2, r3
 8003598:	2104      	movs	r1, #4
 800359a:	4836      	ldr	r0, [pc, #216]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800359c:	f002 fee6 	bl	800636c <HAL_HRTIM_DeadTimeConfig>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <MX_HRTIM1_Init+0x2b2>
  {
    Error_Handler();
 80035a6:	f000 f9ad 	bl	8003904 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 80035ae:	2304      	movs	r3, #4
 80035b0:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 80035b2:	2308      	movs	r3, #8
 80035b4:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80035c6:	2300      	movs	r3, #0
 80035c8:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	2201      	movs	r2, #1
 80035ce:	2100      	movs	r1, #0
 80035d0:	4828      	ldr	r0, [pc, #160]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 80035d2:	f003 f8b9 	bl	8006748 <HAL_HRTIM_WaveformOutputConfig>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <MX_HRTIM1_Init+0x2e8>
  {
    Error_Handler();
 80035dc:	f000 f992 	bl	8003904 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 80035e0:	2302      	movs	r3, #2
 80035e2:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 80035e4:	1d3b      	adds	r3, r7, #4
 80035e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035ea:	2104      	movs	r1, #4
 80035ec:	4821      	ldr	r0, [pc, #132]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 80035ee:	f003 f8ab 	bl	8006748 <HAL_HRTIM_WaveformOutputConfig>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <MX_HRTIM1_Init+0x304>
  {
    Error_Handler();
 80035f8:	f000 f984 	bl	8003904 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80035fc:	2300      	movs	r3, #0
 80035fe:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8003600:	2300      	movs	r3, #0
 8003602:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8003608:	1d3b      	adds	r3, r7, #4
 800360a:	2202      	movs	r2, #2
 800360c:	2100      	movs	r1, #0
 800360e:	4819      	ldr	r0, [pc, #100]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003610:	f003 f89a 	bl	8006748 <HAL_HRTIM_WaveformOutputConfig>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <MX_HRTIM1_Init+0x326>
  {
    Error_Handler();
 800361a:	f000 f973 	bl	8003904 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 800361e:	2302      	movs	r3, #2
 8003620:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, &pOutputCfg) != HAL_OK)
 8003622:	1d3b      	adds	r3, r7, #4
 8003624:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003628:	2104      	movs	r1, #4
 800362a:	4812      	ldr	r0, [pc, #72]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800362c:	f003 f88c 	bl	8006748 <HAL_HRTIM_WaveformOutputConfig>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <MX_HRTIM1_Init+0x342>
  {
    Error_Handler();
 8003636:	f000 f965 	bl	8003904 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0x7CFF;
 800363a:	f647 43ff 	movw	r3, #31999	@ 0x7cff
 800363e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8003642:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8003646:	461a      	mov	r2, r3
 8003648:	2104      	movs	r1, #4
 800364a:	480a      	ldr	r0, [pc, #40]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 800364c:	f002 fda6 	bl	800619c <HAL_HRTIM_TimeBaseConfig>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <MX_HRTIM1_Init+0x362>
  {
    Error_Handler();
 8003656:	f000 f955 	bl	8003904 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 800365a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800365e:	461a      	mov	r2, r3
 8003660:	2104      	movs	r1, #4
 8003662:	4804      	ldr	r0, [pc, #16]	@ (8003674 <MX_HRTIM1_Init+0x37c>)
 8003664:	f002 fe4f 	bl	8006306 <HAL_HRTIM_WaveformTimerControl>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d006      	beq.n	800367c <MX_HRTIM1_Init+0x384>
  {
    Error_Handler();
 800366e:	f000 f949 	bl	8003904 <Error_Handler>
 8003672:	e003      	b.n	800367c <MX_HRTIM1_Init+0x384>
 8003674:	20000380 	.word	0x20000380
 8003678:	40016800 	.word	0x40016800
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800367c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003680:	2201      	movs	r2, #1
 8003682:	2104      	movs	r1, #4
 8003684:	4807      	ldr	r0, [pc, #28]	@ (80036a4 <MX_HRTIM1_Init+0x3ac>)
 8003686:	f002 fef1 	bl	800646c <HAL_HRTIM_WaveformCompareConfig>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <MX_HRTIM1_Init+0x39c>
  {
    Error_Handler();
 8003690:	f000 f938 	bl	8003904 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8003694:	4803      	ldr	r0, [pc, #12]	@ (80036a4 <MX_HRTIM1_Init+0x3ac>)
 8003696:	f000 f9db 	bl	8003a50 <HAL_HRTIM_MspPostInit>

}
 800369a:	bf00      	nop
 800369c:	37e0      	adds	r7, #224	@ 0xe0
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20000380 	.word	0x20000380

080036a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80036ac:	4b1b      	ldr	r3, [pc, #108]	@ (800371c <MX_SPI1_Init+0x74>)
 80036ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003720 <MX_SPI1_Init+0x78>)
 80036b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036b2:	4b1a      	ldr	r3, [pc, #104]	@ (800371c <MX_SPI1_Init+0x74>)
 80036b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80036b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036ba:	4b18      	ldr	r3, [pc, #96]	@ (800371c <MX_SPI1_Init+0x74>)
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036c0:	4b16      	ldr	r3, [pc, #88]	@ (800371c <MX_SPI1_Init+0x74>)
 80036c2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80036c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036c8:	4b14      	ldr	r3, [pc, #80]	@ (800371c <MX_SPI1_Init+0x74>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036ce:	4b13      	ldr	r3, [pc, #76]	@ (800371c <MX_SPI1_Init+0x74>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036d4:	4b11      	ldr	r3, [pc, #68]	@ (800371c <MX_SPI1_Init+0x74>)
 80036d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80036dc:	4b0f      	ldr	r3, [pc, #60]	@ (800371c <MX_SPI1_Init+0x74>)
 80036de:	2220      	movs	r2, #32
 80036e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036e2:	4b0e      	ldr	r3, [pc, #56]	@ (800371c <MX_SPI1_Init+0x74>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036e8:	4b0c      	ldr	r3, [pc, #48]	@ (800371c <MX_SPI1_Init+0x74>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036ee:	4b0b      	ldr	r3, [pc, #44]	@ (800371c <MX_SPI1_Init+0x74>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036f4:	4b09      	ldr	r3, [pc, #36]	@ (800371c <MX_SPI1_Init+0x74>)
 80036f6:	2207      	movs	r2, #7
 80036f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036fa:	4b08      	ldr	r3, [pc, #32]	@ (800371c <MX_SPI1_Init+0x74>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003700:	4b06      	ldr	r3, [pc, #24]	@ (800371c <MX_SPI1_Init+0x74>)
 8003702:	2208      	movs	r2, #8
 8003704:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003706:	4805      	ldr	r0, [pc, #20]	@ (800371c <MX_SPI1_Init+0x74>)
 8003708:	f004 fd78 	bl	80081fc <HAL_SPI_Init>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003712:	f000 f8f7 	bl	8003904 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003716:	bf00      	nop
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	2000047c 	.word	0x2000047c
 8003720:	40013000 	.word	0x40013000

08003724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003728:	4b22      	ldr	r3, [pc, #136]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 800372a:	4a23      	ldr	r2, [pc, #140]	@ (80037b8 <MX_USART2_UART_Init+0x94>)
 800372c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800372e:	4b21      	ldr	r3, [pc, #132]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003730:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003736:	4b1f      	ldr	r3, [pc, #124]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003738:	2200      	movs	r2, #0
 800373a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800373c:	4b1d      	ldr	r3, [pc, #116]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 800373e:	2200      	movs	r2, #0
 8003740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003742:	4b1c      	ldr	r3, [pc, #112]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003744:	2200      	movs	r2, #0
 8003746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003748:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 800374a:	220c      	movs	r2, #12
 800374c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800374e:	4b19      	ldr	r3, [pc, #100]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003750:	2200      	movs	r2, #0
 8003752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003754:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003756:	2200      	movs	r2, #0
 8003758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800375a:	4b16      	ldr	r3, [pc, #88]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 800375c:	2200      	movs	r2, #0
 800375e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003760:	4b14      	ldr	r3, [pc, #80]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003762:	2200      	movs	r2, #0
 8003764:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003766:	4b13      	ldr	r3, [pc, #76]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003768:	2200      	movs	r2, #0
 800376a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800376c:	4811      	ldr	r0, [pc, #68]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 800376e:	f005 fc7b 	bl	8009068 <HAL_UART_Init>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003778:	f000 f8c4 	bl	8003904 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800377c:	2100      	movs	r1, #0
 800377e:	480d      	ldr	r0, [pc, #52]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003780:	f006 faa4 	bl	8009ccc <HAL_UARTEx_SetTxFifoThreshold>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800378a:	f000 f8bb 	bl	8003904 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800378e:	2100      	movs	r1, #0
 8003790:	4808      	ldr	r0, [pc, #32]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 8003792:	f006 fad9 	bl	8009d48 <HAL_UARTEx_SetRxFifoThreshold>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800379c:	f000 f8b2 	bl	8003904 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80037a0:	4804      	ldr	r0, [pc, #16]	@ (80037b4 <MX_USART2_UART_Init+0x90>)
 80037a2:	f006 fa5a 	bl	8009c5a <HAL_UARTEx_DisableFifoMode>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80037ac:	f000 f8aa 	bl	8003904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80037b0:	bf00      	nop
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	200004e0 	.word	0x200004e0
 80037b8:	40004400 	.word	0x40004400

080037bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b08a      	sub	sp, #40	@ 0x28
 80037c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c2:	f107 0314 	add.w	r3, r7, #20
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	605a      	str	r2, [r3, #4]
 80037cc:	609a      	str	r2, [r3, #8]
 80037ce:	60da      	str	r2, [r3, #12]
 80037d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037d2:	4b49      	ldr	r3, [pc, #292]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d6:	4a48      	ldr	r2, [pc, #288]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037d8:	f043 0304 	orr.w	r3, r3, #4
 80037dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037de:	4b46      	ldr	r3, [pc, #280]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80037ea:	4b43      	ldr	r3, [pc, #268]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ee:	4a42      	ldr	r2, [pc, #264]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037f0:	f043 0320 	orr.w	r3, r3, #32
 80037f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037f6:	4b40      	ldr	r3, [pc, #256]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 80037f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003802:	4b3d      	ldr	r3, [pc, #244]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 8003804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003806:	4a3c      	ldr	r2, [pc, #240]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800380e:	4b3a      	ldr	r3, [pc, #232]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 8003810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800381a:	4b37      	ldr	r3, [pc, #220]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 800381c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381e:	4a36      	ldr	r2, [pc, #216]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 8003820:	f043 0302 	orr.w	r3, r3, #2
 8003824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003826:	4b34      	ldr	r3, [pc, #208]	@ (80038f8 <MX_GPIO_Init+0x13c>)
 8003828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	607b      	str	r3, [r7, #4]
 8003830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_SS_GPIO_Port, NRF_SS_Pin, GPIO_PIN_RESET);
 8003832:	2200      	movs	r2, #0
 8003834:	2110      	movs	r1, #16
 8003836:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800383a:	f002 fb23 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 800383e:	2200      	movs	r2, #0
 8003840:	2110      	movs	r1, #16
 8003842:	482e      	ldr	r0, [pc, #184]	@ (80038fc <MX_GPIO_Init+0x140>)
 8003844:	f002 fb1e 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_MCU_ON_Pin|LED_MCU_ERROR_Pin|LED_MCU_STATE_Pin, GPIO_PIN_RESET);
 8003848:	2200      	movs	r2, #0
 800384a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800384e:	482c      	ldr	r0, [pc, #176]	@ (8003900 <MX_GPIO_Init+0x144>)
 8003850:	f002 fb18 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRF_SS_Pin */
  GPIO_InitStruct.Pin = NRF_SS_Pin;
 8003854:	2310      	movs	r3, #16
 8003856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003858:	2301      	movs	r3, #1
 800385a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385c:	2300      	movs	r3, #0
 800385e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003860:	2300      	movs	r3, #0
 8003862:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_SS_GPIO_Port, &GPIO_InitStruct);
 8003864:	f107 0314 	add.w	r3, r7, #20
 8003868:	4619      	mov	r1, r3
 800386a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800386e:	f002 f987 	bl	8005b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8003872:	2310      	movs	r3, #16
 8003874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003876:	2301      	movs	r3, #1
 8003878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387e:	2300      	movs	r3, #0
 8003880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8003882:	f107 0314 	add.w	r3, r7, #20
 8003886:	4619      	mov	r1, r3
 8003888:	481c      	ldr	r0, [pc, #112]	@ (80038fc <MX_GPIO_Init+0x140>)
 800388a:	f002 f979 	bl	8005b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 800388e:	2304      	movs	r3, #4
 8003890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003892:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	4619      	mov	r1, r3
 80038a2:	4817      	ldr	r0, [pc, #92]	@ (8003900 <MX_GPIO_Init+0x144>)
 80038a4:	f002 f96c 	bl	8005b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : GERCON_IN_Pin BUTTON_STOP_Pin */
  GPIO_InitStruct.Pin = GERCON_IN_Pin|BUTTON_STOP_Pin;
 80038a8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80038ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038b2:	2301      	movs	r3, #1
 80038b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b6:	f107 0314 	add.w	r3, r7, #20
 80038ba:	4619      	mov	r1, r3
 80038bc:	4810      	ldr	r0, [pc, #64]	@ (8003900 <MX_GPIO_Init+0x144>)
 80038be:	f002 f95f 	bl	8005b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_MCU_ON_Pin LED_MCU_ERROR_Pin LED_MCU_STATE_Pin */
  GPIO_InitStruct.Pin = LED_MCU_ON_Pin|LED_MCU_ERROR_Pin|LED_MCU_STATE_Pin;
 80038c2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80038c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038c8:	2301      	movs	r3, #1
 80038ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038cc:	2300      	movs	r3, #0
 80038ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d0:	2300      	movs	r3, #0
 80038d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d4:	f107 0314 	add.w	r3, r7, #20
 80038d8:	4619      	mov	r1, r3
 80038da:	4809      	ldr	r0, [pc, #36]	@ (8003900 <MX_GPIO_Init+0x144>)
 80038dc:	f002 f950 	bl	8005b80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80038e0:	2200      	movs	r2, #0
 80038e2:	2100      	movs	r1, #0
 80038e4:	2008      	movs	r0, #8
 80038e6:	f002 f916 	bl	8005b16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80038ea:	2008      	movs	r0, #8
 80038ec:	f002 f92d 	bl	8005b4a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80038f0:	bf00      	nop
 80038f2:	3728      	adds	r7, #40	@ 0x28
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40021000 	.word	0x40021000
 80038fc:	48000800 	.word	0x48000800
 8003900:	48000400 	.word	0x48000400

08003904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003908:	b672      	cpsid	i
}
 800390a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 800390c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003910:	4802      	ldr	r0, [pc, #8]	@ (800391c <Error_Handler+0x18>)
 8003912:	f7fd fc14 	bl	800113e <GPIO_Set>
	while (1) {
 8003916:	bf00      	nop
 8003918:	e7fd      	b.n	8003916 <Error_Handler+0x12>
 800391a:	bf00      	nop
 800391c:	48000400 	.word	0x48000400

08003920 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003926:	4b0f      	ldr	r3, [pc, #60]	@ (8003964 <HAL_MspInit+0x44>)
 8003928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800392a:	4a0e      	ldr	r2, [pc, #56]	@ (8003964 <HAL_MspInit+0x44>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6613      	str	r3, [r2, #96]	@ 0x60
 8003932:	4b0c      	ldr	r3, [pc, #48]	@ (8003964 <HAL_MspInit+0x44>)
 8003934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	607b      	str	r3, [r7, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	4b09      	ldr	r3, [pc, #36]	@ (8003964 <HAL_MspInit+0x44>)
 8003940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003942:	4a08      	ldr	r2, [pc, #32]	@ (8003964 <HAL_MspInit+0x44>)
 8003944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003948:	6593      	str	r3, [r2, #88]	@ 0x58
 800394a:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <HAL_MspInit+0x44>)
 800394c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003956:	f003 fcc5 	bl	80072e4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800395a:	bf00      	nop
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40021000 	.word	0x40021000

08003968 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b09e      	sub	sp, #120	@ 0x78
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003970:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003974:	2200      	movs	r2, #0
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	609a      	str	r2, [r3, #8]
 800397c:	60da      	str	r2, [r3, #12]
 800397e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003980:	f107 0310 	add.w	r3, r7, #16
 8003984:	2254      	movs	r2, #84	@ 0x54
 8003986:	2100      	movs	r1, #0
 8003988:	4618      	mov	r0, r3
 800398a:	f007 faf9 	bl	800af80 <memset>
  if(hadc->Instance==ADC1)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003996:	d134      	bne.n	8003a02 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003998:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800399c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800399e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80039a2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039a4:	f107 0310 	add.w	r3, r7, #16
 80039a8:	4618      	mov	r0, r3
 80039aa:	f004 f9d9 	bl	8007d60 <HAL_RCCEx_PeriphCLKConfig>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80039b4:	f7ff ffa6 	bl	8003904 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80039b8:	4b14      	ldr	r3, [pc, #80]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039bc:	4a13      	ldr	r2, [pc, #76]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039c4:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039d0:	4b0e      	ldr	r3, [pc, #56]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039d4:	4a0d      	ldr	r2, [pc, #52]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039dc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_ADC_MspInit+0xa4>)
 80039de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CURRENT_IN_Pin|VOLTAGE_IN_Pin;
 80039e8:	2303      	movs	r3, #3
 80039ea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039ec:	2303      	movs	r3, #3
 80039ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f0:	2300      	movs	r3, #0
 80039f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80039f8:	4619      	mov	r1, r3
 80039fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039fe:	f002 f8bf 	bl	8005b80 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003a02:	bf00      	nop
 8003a04:	3778      	adds	r7, #120	@ 0x78
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000

08003a10 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a48 <HAL_HRTIM_MspInit+0x38>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10b      	bne.n	8003a3a <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8003a22:	4b0a      	ldr	r3, [pc, #40]	@ (8003a4c <HAL_HRTIM_MspInit+0x3c>)
 8003a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a26:	4a09      	ldr	r2, [pc, #36]	@ (8003a4c <HAL_HRTIM_MspInit+0x3c>)
 8003a28:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a2e:	4b07      	ldr	r3, [pc, #28]	@ (8003a4c <HAL_HRTIM_MspInit+0x3c>)
 8003a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	40016800 	.word	0x40016800
 8003a4c:	40021000 	.word	0x40021000

08003a50 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	@ 0x28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a58:	f107 0314 	add.w	r3, r7, #20
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	605a      	str	r2, [r3, #4]
 8003a62:	609a      	str	r2, [r3, #8]
 8003a64:	60da      	str	r2, [r3, #12]
 8003a66:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a20      	ldr	r2, [pc, #128]	@ (8003af0 <HAL_HRTIM_MspPostInit+0xa0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d13a      	bne.n	8003ae8 <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a72:	4b20      	ldr	r3, [pc, #128]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a76:	4a1f      	ldr	r2, [pc, #124]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a78:	f043 0304 	orr.w	r3, r3, #4
 8003a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a82:	f003 0304 	and.w	r3, r3, #4
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8e:	4a19      	ldr	r2, [pc, #100]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a96:	4b17      	ldr	r3, [pc, #92]	@ (8003af4 <HAL_HRTIM_MspPostInit+0xa4>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> HRTIM1_CHE1
    PC9     ------> HRTIM1_CHE2
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003aa2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ab8:	f107 0314 	add.w	r3, r7, #20
 8003abc:	4619      	mov	r1, r3
 8003abe:	480e      	ldr	r0, [pc, #56]	@ (8003af8 <HAL_HRTIM_MspPostInit+0xa8>)
 8003ac0:	f002 f85e 	bl	8005b80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003ac4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aca:	2302      	movs	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8003ad6:	230d      	movs	r3, #13
 8003ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ada:	f107 0314 	add.w	r3, r7, #20
 8003ade:	4619      	mov	r1, r3
 8003ae0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ae4:	f002 f84c 	bl	8005b80 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8003ae8:	bf00      	nop
 8003aea:	3728      	adds	r7, #40	@ 0x28
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40016800 	.word	0x40016800
 8003af4:	40021000 	.word	0x40021000
 8003af8:	48000800 	.word	0x48000800

08003afc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b08a      	sub	sp, #40	@ 0x28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b04:	f107 0314 	add.w	r3, r7, #20
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	605a      	str	r2, [r3, #4]
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a17      	ldr	r2, [pc, #92]	@ (8003b78 <HAL_SPI_MspInit+0x7c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d128      	bne.n	8003b70 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b1e:	4b17      	ldr	r3, [pc, #92]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b22:	4a16      	ldr	r2, [pc, #88]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b28:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b2a:	4b14      	ldr	r3, [pc, #80]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b32:	613b      	str	r3, [r7, #16]
 8003b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b36:	4b11      	ldr	r3, [pc, #68]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b3a:	4a10      	ldr	r2, [pc, #64]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b42:	4b0e      	ldr	r3, [pc, #56]	@ (8003b7c <HAL_SPI_MspInit+0x80>)
 8003b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 8003b4e:	23e0      	movs	r3, #224	@ 0xe0
 8003b50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b52:	2302      	movs	r3, #2
 8003b54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b5e:	2305      	movs	r3, #5
 8003b60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b62:	f107 0314 	add.w	r3, r7, #20
 8003b66:	4619      	mov	r1, r3
 8003b68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b6c:	f002 f808 	bl	8005b80 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003b70:	bf00      	nop
 8003b72:	3728      	adds	r7, #40	@ 0x28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40013000 	.word	0x40013000
 8003b7c:	40021000 	.word	0x40021000

08003b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b09e      	sub	sp, #120	@ 0x78
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	605a      	str	r2, [r3, #4]
 8003b92:	609a      	str	r2, [r3, #8]
 8003b94:	60da      	str	r2, [r3, #12]
 8003b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b98:	f107 0310 	add.w	r3, r7, #16
 8003b9c:	2254      	movs	r2, #84	@ 0x54
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f007 f9ed 	bl	800af80 <memset>
  if(huart->Instance==USART2)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1f      	ldr	r2, [pc, #124]	@ (8003c28 <HAL_UART_MspInit+0xa8>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d136      	bne.n	8003c1e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bb8:	f107 0310 	add.w	r3, r7, #16
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f004 f8cf 	bl	8007d60 <HAL_RCCEx_PeriphCLKConfig>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003bc8:	f7ff fe9c 	bl	8003904 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003bcc:	4b17      	ldr	r3, [pc, #92]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd0:	4a16      	ldr	r2, [pc, #88]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bd8:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003be4:	4b11      	ldr	r3, [pc, #68]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be8:	4a10      	ldr	r2, [pc, #64]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8003c2c <HAL_UART_MspInit+0xac>)
 8003bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003bfc:	230c      	movs	r3, #12
 8003bfe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c00:	2302      	movs	r3, #2
 8003c02:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c0c:	2307      	movs	r3, #7
 8003c0e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003c14:	4619      	mov	r1, r3
 8003c16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c1a:	f001 ffb1 	bl	8005b80 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003c1e:	bf00      	nop
 8003c20:	3778      	adds	r7, #120	@ 0x78
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40004400 	.word	0x40004400
 8003c2c:	40021000 	.word	0x40021000

08003c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c34:	bf00      	nop
 8003c36:	e7fd      	b.n	8003c34 <NMI_Handler+0x4>

08003c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c3c:	bf00      	nop
 8003c3e:	e7fd      	b.n	8003c3c <HardFault_Handler+0x4>

08003c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c44:	bf00      	nop
 8003c46:	e7fd      	b.n	8003c44 <MemManage_Handler+0x4>

08003c48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c4c:	bf00      	nop
 8003c4e:	e7fd      	b.n	8003c4c <BusFault_Handler+0x4>

08003c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c54:	bf00      	nop
 8003c56:	e7fd      	b.n	8003c54 <UsageFault_Handler+0x4>

08003c58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c5c:	bf00      	nop
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c6a:	bf00      	nop
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c78:	bf00      	nop
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c86:	f000 f95d 	bl	8003f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF_IRQ_Pin);
 8003c92:	2004      	movs	r0, #4
 8003c94:	f002 f90e 	bl	8005eb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003c98:	bf00      	nop
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  return 1;
 8003ca0:	2301      	movs	r3, #1
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <_kill>:

int _kill(int pid, int sig)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003cb6:	f007 f9b5 	bl	800b024 <__errno>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2216      	movs	r2, #22
 8003cbe:	601a      	str	r2, [r3, #0]
  return -1;
 8003cc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <_exit>:

void _exit (int status)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ffe7 	bl	8003cac <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cde:	bf00      	nop
 8003ce0:	e7fd      	b.n	8003cde <_exit+0x12>

08003ce2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b086      	sub	sp, #24
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e00a      	b.n	8003d0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cf4:	f3af 8000 	nop.w
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	1c5a      	adds	r2, r3, #1
 8003cfe:	60ba      	str	r2, [r7, #8]
 8003d00:	b2ca      	uxtb	r2, r1
 8003d02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	3301      	adds	r3, #1
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	dbf0      	blt.n	8003cf4 <_read+0x12>
  }

  return len;
 8003d12:	687b      	ldr	r3, [r7, #4]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	e009      	b.n	8003d42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	60ba      	str	r2, [r7, #8]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fb56 	bl	80023e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	dbf1      	blt.n	8003d2e <_write+0x12>
	  //ITM_SendChar(*ptr++);
  }
  return len;
 8003d4a:	687b      	ldr	r3, [r7, #4]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3718      	adds	r7, #24
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <_close>:

int _close(int file)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d7c:	605a      	str	r2, [r3, #4]
  return 0;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <_isatty>:

int _isatty(int file)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d94:	2301      	movs	r3, #1
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003da2:	b480      	push	{r7}
 8003da4:	b085      	sub	sp, #20
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dc4:	4a14      	ldr	r2, [pc, #80]	@ (8003e18 <_sbrk+0x5c>)
 8003dc6:	4b15      	ldr	r3, [pc, #84]	@ (8003e1c <_sbrk+0x60>)
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dd0:	4b13      	ldr	r3, [pc, #76]	@ (8003e20 <_sbrk+0x64>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d102      	bne.n	8003dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dd8:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <_sbrk+0x64>)
 8003dda:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <_sbrk+0x68>)
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dde:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <_sbrk+0x64>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4413      	add	r3, r2
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d207      	bcs.n	8003dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dec:	f007 f91a 	bl	800b024 <__errno>
 8003df0:	4603      	mov	r3, r0
 8003df2:	220c      	movs	r2, #12
 8003df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003df6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfa:	e009      	b.n	8003e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dfc:	4b08      	ldr	r3, [pc, #32]	@ (8003e20 <_sbrk+0x64>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e02:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <_sbrk+0x64>)
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4413      	add	r3, r2
 8003e0a:	4a05      	ldr	r2, [pc, #20]	@ (8003e20 <_sbrk+0x64>)
 8003e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20020000 	.word	0x20020000
 8003e1c:	00000400 	.word	0x00000400
 8003e20:	2000a200 	.word	0x2000a200
 8003e24:	2000a358 	.word	0x2000a358

08003e28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003e2c:	4b06      	ldr	r3, [pc, #24]	@ (8003e48 <SystemInit+0x20>)
 8003e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e32:	4a05      	ldr	r2, [pc, #20]	@ (8003e48 <SystemInit+0x20>)
 8003e34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003e4c:	480d      	ldr	r0, [pc, #52]	@ (8003e84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003e4e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e50:	f7ff ffea 	bl	8003e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e54:	480c      	ldr	r0, [pc, #48]	@ (8003e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8003e56:	490d      	ldr	r1, [pc, #52]	@ (8003e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e58:	4a0d      	ldr	r2, [pc, #52]	@ (8003e90 <LoopForever+0xe>)
  movs r3, #0
 8003e5a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003e5c:	e002      	b.n	8003e64 <LoopCopyDataInit>

08003e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e62:	3304      	adds	r3, #4

08003e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e68:	d3f9      	bcc.n	8003e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8003e98 <LoopForever+0x16>)
  movs r3, #0
 8003e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e70:	e001      	b.n	8003e76 <LoopFillZerobss>

08003e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e74:	3204      	adds	r2, #4

08003e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e78:	d3fb      	bcc.n	8003e72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e7a:	f007 f8d9 	bl	800b030 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e7e:	f7fe fecf 	bl	8002c20 <main>

08003e82 <LoopForever>:

LoopForever:
    b LoopForever
 8003e82:	e7fe      	b.n	8003e82 <LoopForever>
  ldr   r0, =_estack
 8003e84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e8c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003e90:	0800f29c 	.word	0x0800f29c
  ldr r2, =_sbss
 8003e94:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003e98:	2000a354 	.word	0x2000a354

08003e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003e9c:	e7fe      	b.n	8003e9c <ADC1_2_IRQHandler>

08003e9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ea8:	2003      	movs	r0, #3
 8003eaa:	f001 fe29 	bl	8005b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003eae:	2001      	movs	r0, #1
 8003eb0:	f000 f80e 	bl	8003ed0 <HAL_InitTick>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	71fb      	strb	r3, [r7, #7]
 8003ebe:	e001      	b.n	8003ec4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ec0:	f7ff fd2e 	bl	8003920 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ec4:	79fb      	ldrb	r3, [r7, #7]

}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
	...

08003ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003edc:	4b16      	ldr	r3, [pc, #88]	@ (8003f38 <HAL_InitTick+0x68>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d022      	beq.n	8003f2a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003ee4:	4b15      	ldr	r3, [pc, #84]	@ (8003f3c <HAL_InitTick+0x6c>)
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	4b13      	ldr	r3, [pc, #76]	@ (8003f38 <HAL_InitTick+0x68>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f001 fe34 	bl	8005b66 <HAL_SYSTICK_Config>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10f      	bne.n	8003f24 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b0f      	cmp	r3, #15
 8003f08:	d809      	bhi.n	8003f1e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f12:	f001 fe00 	bl	8005b16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f16:	4a0a      	ldr	r2, [pc, #40]	@ (8003f40 <HAL_InitTick+0x70>)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6013      	str	r3, [r2, #0]
 8003f1c:	e007      	b.n	8003f2e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	73fb      	strb	r3, [r7, #15]
 8003f22:	e004      	b.n	8003f2e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
 8003f28:	e001      	b.n	8003f2e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	20000020 	.word	0x20000020
 8003f3c:	20000018 	.word	0x20000018
 8003f40:	2000001c 	.word	0x2000001c

08003f44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <HAL_IncTick+0x1c>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <HAL_IncTick+0x20>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4413      	add	r3, r2
 8003f52:	4a03      	ldr	r2, [pc, #12]	@ (8003f60 <HAL_IncTick+0x1c>)
 8003f54:	6013      	str	r3, [r2, #0]
}
 8003f56:	bf00      	nop
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	2000a204 	.word	0x2000a204
 8003f64:	20000020 	.word	0x20000020

08003f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f6c:	4b03      	ldr	r3, [pc, #12]	@ (8003f7c <HAL_GetTick+0x14>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	2000a204 	.word	0x2000a204

08003f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f88:	f7ff ffee 	bl	8003f68 <HAL_GetTick>
 8003f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f98:	d004      	beq.n	8003fa4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f9a:	4b09      	ldr	r3, [pc, #36]	@ (8003fc0 <HAL_Delay+0x40>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fa4:	bf00      	nop
 8003fa6:	f7ff ffdf 	bl	8003f68 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d8f7      	bhi.n	8003fa6 <HAL_Delay+0x26>
  {
  }
}
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	20000020 	.word	0x20000020

08003fc4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	609a      	str	r2, [r3, #8]
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004016:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6093      	str	r3, [r2, #8]
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr

0800402a <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800403a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800403e:	d101      	bne.n	8004044 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004040:	2301      	movs	r3, #1
 8004042:	e000      	b.n	8004046 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004052:	b480      	push	{r7}
 8004054:	b083      	sub	sp, #12
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004062:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004066:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800407a:	b480      	push	{r7}
 800407c:	b083      	sub	sp, #12
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800408a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800408e:	d101      	bne.n	8004094 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004090:	2301      	movs	r3, #1
 8004092:	e000      	b.n	8004096 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr

080040a2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040b6:	f043 0201 	orr.w	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d101      	bne.n	80040e2 <LL_ADC_IsEnabled+0x18>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <LL_ADC_IsEnabled+0x1a>
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	2b04      	cmp	r3, #4
 8004102:	d101      	bne.n	8004108 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004104:	2301      	movs	r3, #1
 8004106:	e000      	b.n	800410a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr

08004116 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004116:	b480      	push	{r7}
 8004118:	b083      	sub	sp, #12
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b08      	cmp	r3, #8
 8004128:	d101      	bne.n	800412e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800413c:	b590      	push	{r4, r7, lr}
 800413e:	b089      	sub	sp, #36	@ 0x24
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004148:	2300      	movs	r3, #0
 800414a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e1a9      	b.n	80044aa <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004160:	2b00      	cmp	r3, #0
 8004162:	d109      	bne.n	8004178 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f7ff fbff 	bl	8003968 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff ff54 	bl	800402a <LL_ADC_IsDeepPowerDownEnabled>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d004      	beq.n	8004192 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff ff3a 	bl	8004006 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff ff6f 	bl	800407a <LL_ADC_IsInternalRegulatorEnabled>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d115      	bne.n	80041ce <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff ff53 	bl	8004052 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041ac:	4b9c      	ldr	r3, [pc, #624]	@ (8004420 <HAL_ADC_Init+0x2e4>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	099b      	lsrs	r3, r3, #6
 80041b2:	4a9c      	ldr	r2, [pc, #624]	@ (8004424 <HAL_ADC_Init+0x2e8>)
 80041b4:	fba2 2303 	umull	r2, r3, r2, r3
 80041b8:	099b      	lsrs	r3, r3, #6
 80041ba:	3301      	adds	r3, #1
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041c0:	e002      	b.n	80041c8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	3b01      	subs	r3, #1
 80041c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f9      	bne.n	80041c2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff ff51 	bl	800407a <LL_ADC_IsInternalRegulatorEnabled>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10d      	bne.n	80041fa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e2:	f043 0210 	orr.w	r2, r3, #16
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ee:	f043 0201 	orr.w	r2, r3, #1
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff ff76 	bl	80040f0 <LL_ADC_REG_IsConversionOngoing>
 8004204:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	2b00      	cmp	r3, #0
 8004210:	f040 8142 	bne.w	8004498 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2b00      	cmp	r3, #0
 8004218:	f040 813e 	bne.w	8004498 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004220:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004224:	f043 0202 	orr.w	r2, r3, #2
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff ff4a 	bl	80040ca <LL_ADC_IsEnabled>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d141      	bne.n	80042c0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004244:	d004      	beq.n	8004250 <HAL_ADC_Init+0x114>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a77      	ldr	r2, [pc, #476]	@ (8004428 <HAL_ADC_Init+0x2ec>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d10f      	bne.n	8004270 <HAL_ADC_Init+0x134>
 8004250:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004254:	f7ff ff39 	bl	80040ca <LL_ADC_IsEnabled>
 8004258:	4604      	mov	r4, r0
 800425a:	4873      	ldr	r0, [pc, #460]	@ (8004428 <HAL_ADC_Init+0x2ec>)
 800425c:	f7ff ff35 	bl	80040ca <LL_ADC_IsEnabled>
 8004260:	4603      	mov	r3, r0
 8004262:	4323      	orrs	r3, r4
 8004264:	2b00      	cmp	r3, #0
 8004266:	bf0c      	ite	eq
 8004268:	2301      	moveq	r3, #1
 800426a:	2300      	movne	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	e012      	b.n	8004296 <HAL_ADC_Init+0x15a>
 8004270:	486e      	ldr	r0, [pc, #440]	@ (800442c <HAL_ADC_Init+0x2f0>)
 8004272:	f7ff ff2a 	bl	80040ca <LL_ADC_IsEnabled>
 8004276:	4604      	mov	r4, r0
 8004278:	486d      	ldr	r0, [pc, #436]	@ (8004430 <HAL_ADC_Init+0x2f4>)
 800427a:	f7ff ff26 	bl	80040ca <LL_ADC_IsEnabled>
 800427e:	4603      	mov	r3, r0
 8004280:	431c      	orrs	r4, r3
 8004282:	486c      	ldr	r0, [pc, #432]	@ (8004434 <HAL_ADC_Init+0x2f8>)
 8004284:	f7ff ff21 	bl	80040ca <LL_ADC_IsEnabled>
 8004288:	4603      	mov	r3, r0
 800428a:	4323      	orrs	r3, r4
 800428c:	2b00      	cmp	r3, #0
 800428e:	bf0c      	ite	eq
 8004290:	2301      	moveq	r3, #1
 8004292:	2300      	movne	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d012      	beq.n	80042c0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042a2:	d004      	beq.n	80042ae <HAL_ADC_Init+0x172>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a5f      	ldr	r2, [pc, #380]	@ (8004428 <HAL_ADC_Init+0x2ec>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d101      	bne.n	80042b2 <HAL_ADC_Init+0x176>
 80042ae:	4a62      	ldr	r2, [pc, #392]	@ (8004438 <HAL_ADC_Init+0x2fc>)
 80042b0:	e000      	b.n	80042b4 <HAL_ADC_Init+0x178>
 80042b2:	4a62      	ldr	r2, [pc, #392]	@ (800443c <HAL_ADC_Init+0x300>)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	4619      	mov	r1, r3
 80042ba:	4610      	mov	r0, r2
 80042bc:	f7ff fe82 	bl	8003fc4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	7f5b      	ldrb	r3, [r3, #29]
 80042c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80042d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80042d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d106      	bne.n	80042fc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f2:	3b01      	subs	r3, #1
 80042f4:	045b      	lsls	r3, r3, #17
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	2b00      	cmp	r3, #0
 8004302:	d009      	beq.n	8004318 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004308:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004310:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4313      	orrs	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	4b48      	ldr	r3, [pc, #288]	@ (8004440 <HAL_ADC_Init+0x304>)
 8004320:	4013      	ands	r3, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6812      	ldr	r2, [r2, #0]
 8004326:	69b9      	ldr	r1, [r7, #24]
 8004328:	430b      	orrs	r3, r1
 800432a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff fee5 	bl	8004116 <LL_ADC_INJ_IsConversionOngoing>
 800434c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d17f      	bne.n	8004454 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d17c      	bne.n	8004454 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800435e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004366:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004368:	4313      	orrs	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004376:	f023 0302 	bic.w	r3, r3, #2
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	69b9      	ldr	r1, [r7, #24]
 8004380:	430b      	orrs	r3, r1
 8004382:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d017      	beq.n	80043bc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691a      	ldr	r2, [r3, #16]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800439a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80043a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80043a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6911      	ldr	r1, [r2, #16]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	430b      	orrs	r3, r1
 80043b6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80043ba:	e013      	b.n	80043e4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	691a      	ldr	r2, [r3, #16]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80043ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6812      	ldr	r2, [r2, #0]
 80043d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80043dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80043e0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d12a      	bne.n	8004444 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80043f8:	f023 0304 	bic.w	r3, r3, #4
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004404:	4311      	orrs	r1, r2
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800440a:	4311      	orrs	r1, r2
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004410:	430a      	orrs	r2, r1
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0201 	orr.w	r2, r2, #1
 800441c:	611a      	str	r2, [r3, #16]
 800441e:	e019      	b.n	8004454 <HAL_ADC_Init+0x318>
 8004420:	20000018 	.word	0x20000018
 8004424:	053e2d63 	.word	0x053e2d63
 8004428:	50000100 	.word	0x50000100
 800442c:	50000400 	.word	0x50000400
 8004430:	50000500 	.word	0x50000500
 8004434:	50000600 	.word	0x50000600
 8004438:	50000300 	.word	0x50000300
 800443c:	50000700 	.word	0x50000700
 8004440:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0201 	bic.w	r2, r2, #1
 8004452:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d10c      	bne.n	8004476 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004462:	f023 010f 	bic.w	r1, r3, #15
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	1e5a      	subs	r2, r3, #1
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30
 8004474:	e007      	b.n	8004486 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 020f 	bic.w	r2, r2, #15
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448a:	f023 0303 	bic.w	r3, r3, #3
 800448e:	f043 0201 	orr.w	r2, r3, #1
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004496:	e007      	b.n	80044a8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800449c:	f043 0210 	orr.w	r2, r3, #16
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80044a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3724      	adds	r7, #36	@ 0x24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd90      	pop	{r4, r7, pc}
 80044b2:	bf00      	nop

080044b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044bc:	2300      	movs	r3, #0
 80044be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7ff fe00 	bl	80040ca <LL_ADC_IsEnabled>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d176      	bne.n	80045be <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <ADC_Enable+0x114>)
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00d      	beq.n	80044fa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e2:	f043 0210 	orr.w	r2, r3, #16
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ee:	f043 0201 	orr.w	r2, r3, #1
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e062      	b.n	80045c0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff fdcf 	bl	80040a2 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800450c:	d004      	beq.n	8004518 <ADC_Enable+0x64>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a2e      	ldr	r2, [pc, #184]	@ (80045cc <ADC_Enable+0x118>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d101      	bne.n	800451c <ADC_Enable+0x68>
 8004518:	4b2d      	ldr	r3, [pc, #180]	@ (80045d0 <ADC_Enable+0x11c>)
 800451a:	e000      	b.n	800451e <ADC_Enable+0x6a>
 800451c:	4b2d      	ldr	r3, [pc, #180]	@ (80045d4 <ADC_Enable+0x120>)
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff fd63 	bl	8003fea <LL_ADC_GetCommonPathInternalCh>
 8004524:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004526:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800452a:	2b00      	cmp	r3, #0
 800452c:	d013      	beq.n	8004556 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800452e:	4b2a      	ldr	r3, [pc, #168]	@ (80045d8 <ADC_Enable+0x124>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	099b      	lsrs	r3, r3, #6
 8004534:	4a29      	ldr	r2, [pc, #164]	@ (80045dc <ADC_Enable+0x128>)
 8004536:	fba2 2303 	umull	r2, r3, r2, r3
 800453a:	099b      	lsrs	r3, r3, #6
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	4613      	mov	r3, r2
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004548:	e002      	b.n	8004550 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	3b01      	subs	r3, #1
 800454e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f9      	bne.n	800454a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004556:	f7ff fd07 	bl	8003f68 <HAL_GetTick>
 800455a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800455c:	e028      	b.n	80045b0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f7ff fdb1 	bl	80040ca <LL_ADC_IsEnabled>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d104      	bne.n	8004578 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fd95 	bl	80040a2 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004578:	f7ff fcf6 	bl	8003f68 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d914      	bls.n	80045b0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b01      	cmp	r3, #1
 8004592:	d00d      	beq.n	80045b0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	f043 0210 	orr.w	r2, r3, #16
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a4:	f043 0201 	orr.w	r2, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e007      	b.n	80045c0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d1cf      	bne.n	800455e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	8000003f 	.word	0x8000003f
 80045cc:	50000100 	.word	0x50000100
 80045d0:	50000300 	.word	0x50000300
 80045d4:	50000700 	.word	0x50000700
 80045d8:	20000018 	.word	0x20000018
 80045dc:	053e2d63 	.word	0x053e2d63

080045e0 <LL_ADC_SetCommonPathInternalCh>:
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	431a      	orrs	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	609a      	str	r2, [r3, #8]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <LL_ADC_GetCommonPathInternalCh>:
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004616:	4618      	mov	r0, r3
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <LL_ADC_SetOffset>:
{
 8004624:	b480      	push	{r7}
 8004626:	b087      	sub	sp, #28
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	3360      	adds	r3, #96	@ 0x60
 8004636:	461a      	mov	r2, r3
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	4b08      	ldr	r3, [pc, #32]	@ (8004668 <LL_ADC_SetOffset+0x44>)
 8004646:	4013      	ands	r3, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	430a      	orrs	r2, r1
 8004652:	4313      	orrs	r3, r2
 8004654:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	601a      	str	r2, [r3, #0]
}
 800465c:	bf00      	nop
 800465e:	371c      	adds	r7, #28
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	03fff000 	.word	0x03fff000

0800466c <LL_ADC_GetOffsetChannel>:
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3360      	adds	r3, #96	@ 0x60
 800467a:	461a      	mov	r2, r3
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800468c:	4618      	mov	r0, r3
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <LL_ADC_SetOffsetState>:
{
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	3360      	adds	r3, #96	@ 0x60
 80046a8:	461a      	mov	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	431a      	orrs	r2, r3
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	601a      	str	r2, [r3, #0]
}
 80046c2:	bf00      	nop
 80046c4:	371c      	adds	r7, #28
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <LL_ADC_SetOffsetSign>:
{
 80046ce:	b480      	push	{r7}
 80046d0:	b087      	sub	sp, #28
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3360      	adds	r3, #96	@ 0x60
 80046de:	461a      	mov	r2, r3
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	601a      	str	r2, [r3, #0]
}
 80046f8:	bf00      	nop
 80046fa:	371c      	adds	r7, #28
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <LL_ADC_SetOffsetSaturation>:
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	3360      	adds	r3, #96	@ 0x60
 8004714:	461a      	mov	r2, r3
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	431a      	orrs	r2, r3
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	601a      	str	r2, [r3, #0]
}
 800472e:	bf00      	nop
 8004730:	371c      	adds	r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	615a      	str	r2, [r3, #20]
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004774:	2301      	movs	r3, #1
 8004776:	e000      	b.n	800477a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004792:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr

080047ac <LL_ADC_INJ_GetTrigAuto>:
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80047bc:	4618      	mov	r0, r3
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <LL_ADC_SetChannelSamplingTime>:
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	3314      	adds	r3, #20
 80047d8:	461a      	mov	r2, r3
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	0e5b      	lsrs	r3, r3, #25
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	4413      	add	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	0d1b      	lsrs	r3, r3, #20
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	2107      	movs	r1, #7
 80047f6:	fa01 f303 	lsl.w	r3, r1, r3
 80047fa:	43db      	mvns	r3, r3
 80047fc:	401a      	ands	r2, r3
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	0d1b      	lsrs	r3, r3, #20
 8004802:	f003 031f 	and.w	r3, r3, #31
 8004806:	6879      	ldr	r1, [r7, #4]
 8004808:	fa01 f303 	lsl.w	r3, r1, r3
 800480c:	431a      	orrs	r2, r3
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	601a      	str	r2, [r3, #0]
}
 8004812:	bf00      	nop
 8004814:	371c      	adds	r7, #28
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
	...

08004820 <LL_ADC_SetChannelSingleDiff>:
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004838:	43db      	mvns	r3, r3
 800483a:	401a      	ands	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f003 0318 	and.w	r3, r3, #24
 8004842:	4908      	ldr	r1, [pc, #32]	@ (8004864 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004844:	40d9      	lsrs	r1, r3
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	400b      	ands	r3, r1
 800484a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800484e:	431a      	orrs	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004856:	bf00      	nop
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	0007ffff 	.word	0x0007ffff

08004868 <LL_ADC_GetMultimode>:
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f003 031f 	and.w	r3, r3, #31
}
 8004878:	4618      	mov	r0, r3
 800487a:	370c      	adds	r7, #12
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <LL_ADC_IsEnabled>:
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <LL_ADC_IsEnabled+0x18>
 8004898:	2301      	movs	r3, #1
 800489a:	e000      	b.n	800489e <LL_ADC_IsEnabled+0x1a>
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr

080048aa <LL_ADC_REG_IsConversionOngoing>:
{
 80048aa:	b480      	push	{r7}
 80048ac:	b083      	sub	sp, #12
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d101      	bne.n	80048c2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <LL_ADC_INJ_StartConversion>:
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048e4:	f043 0208 	orr.w	r2, r3, #8
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	609a      	str	r2, [r3, #8]
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <LL_ADC_INJ_IsConversionOngoing>:
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b08      	cmp	r3, #8
 800490a:	d101      	bne.n	8004910 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004930:	d004      	beq.n	800493c <HAL_ADCEx_InjectedStart+0x1c>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a5d      	ldr	r2, [pc, #372]	@ (8004aac <HAL_ADCEx_InjectedStart+0x18c>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d101      	bne.n	8004940 <HAL_ADCEx_InjectedStart+0x20>
 800493c:	4b5c      	ldr	r3, [pc, #368]	@ (8004ab0 <HAL_ADCEx_InjectedStart+0x190>)
 800493e:	e000      	b.n	8004942 <HAL_ADCEx_InjectedStart+0x22>
 8004940:	4b5c      	ldr	r3, [pc, #368]	@ (8004ab4 <HAL_ADCEx_InjectedStart+0x194>)
 8004942:	4618      	mov	r0, r3
 8004944:	f7ff ff90 	bl	8004868 <LL_ADC_GetMultimode>
 8004948:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff ffd2 	bl	80048f8 <LL_ADC_INJ_IsConversionOngoing>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <HAL_ADCEx_InjectedStart+0x3e>
  {
    return HAL_BUSY;
 800495a:	2302      	movs	r3, #2
 800495c:	e0a2      	b.n	8004aa4 <HAL_ADCEx_InjectedStart+0x184>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004968:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004970:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10a      	bne.n	800498e <HAL_ADCEx_InjectedStart+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d107      	bne.n	800498e <HAL_ADCEx_InjectedStart+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004982:	f043 0220 	orr.w	r2, r3, #32
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e08a      	b.n	8004aa4 <HAL_ADCEx_InjectedStart+0x184>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004994:	2b01      	cmp	r3, #1
 8004996:	d101      	bne.n	800499c <HAL_ADCEx_InjectedStart+0x7c>
 8004998:	2302      	movs	r3, #2
 800499a:	e083      	b.n	8004aa4 <HAL_ADCEx_InjectedStart+0x184>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7ff fd85 	bl	80044b4 <ADC_Enable>
 80049aa:	4603      	mov	r3, r0
 80049ac:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d172      	bne.n	8004a9a <HAL_ADCEx_InjectedStart+0x17a>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d006      	beq.n	80049ce <HAL_ADCEx_InjectedStart+0xae>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c4:	f023 0208 	bic.w	r2, r3, #8
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	661a      	str	r2, [r3, #96]	@ 0x60
 80049cc:	e002      	b.n	80049d4 <HAL_ADCEx_InjectedStart+0xb4>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80049dc:	f023 0301 	bic.w	r3, r3, #1
 80049e0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a2f      	ldr	r2, [pc, #188]	@ (8004aac <HAL_ADCEx_InjectedStart+0x18c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d009      	beq.n	8004a06 <HAL_ADCEx_InjectedStart+0xe6>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a30      	ldr	r2, [pc, #192]	@ (8004ab8 <HAL_ADCEx_InjectedStart+0x198>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d002      	beq.n	8004a02 <HAL_ADCEx_InjectedStart+0xe2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	e003      	b.n	8004a0a <HAL_ADCEx_InjectedStart+0xea>
 8004a02:	4b2e      	ldr	r3, [pc, #184]	@ (8004abc <HAL_ADCEx_InjectedStart+0x19c>)
 8004a04:	e001      	b.n	8004a0a <HAL_ADCEx_InjectedStart+0xea>
 8004a06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6812      	ldr	r2, [r2, #0]
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d002      	beq.n	8004a18 <HAL_ADCEx_InjectedStart+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d105      	bne.n	8004a24 <HAL_ADCEx_InjectedStart+0x104>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2260      	movs	r2, #96	@ 0x60
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a1c      	ldr	r2, [pc, #112]	@ (8004aac <HAL_ADCEx_InjectedStart+0x18c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d009      	beq.n	8004a52 <HAL_ADCEx_InjectedStart+0x132>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab8 <HAL_ADCEx_InjectedStart+0x198>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d002      	beq.n	8004a4e <HAL_ADCEx_InjectedStart+0x12e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	e003      	b.n	8004a56 <HAL_ADCEx_InjectedStart+0x136>
 8004a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004abc <HAL_ADCEx_InjectedStart+0x19c>)
 8004a50:	e001      	b.n	8004a56 <HAL_ADCEx_InjectedStart+0x136>
 8004a52:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	6812      	ldr	r2, [r2, #0]
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d008      	beq.n	8004a70 <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	2b06      	cmp	r3, #6
 8004a68:	d002      	beq.n	8004a70 <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2b07      	cmp	r3, #7
 8004a6e:	d10d      	bne.n	8004a8c <HAL_ADCEx_InjectedStart+0x16c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7ff fe99 	bl	80047ac <LL_ADC_INJ_GetTrigAuto>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d110      	bne.n	8004aa2 <HAL_ADCEx_InjectedStart+0x182>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7ff ff23 	bl	80048d0 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004a8a:	e00a      	b.n	8004aa2 <HAL_ADCEx_InjectedStart+0x182>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a90:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a98:	e003      	b.n	8004aa2 <HAL_ADCEx_InjectedStart+0x182>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	50000100 	.word	0x50000100
 8004ab0:	50000300 	.word	0x50000300
 8004ab4:	50000700 	.word	0x50000700
 8004ab8:	50000500 	.word	0x50000500
 8004abc:	50000400 	.word	0x50000400

08004ac0 <HAL_ADCEx_InjectedPollForConversion>:
  * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
  *         checked and cleared depending on AUTDLY bit status.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b08a      	sub	sp, #40	@ 0x28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ad2:	d004      	beq.n	8004ade <HAL_ADCEx_InjectedPollForConversion+0x1e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a66      	ldr	r2, [pc, #408]	@ (8004c74 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d101      	bne.n	8004ae2 <HAL_ADCEx_InjectedPollForConversion+0x22>
 8004ade:	4b66      	ldr	r3, [pc, #408]	@ (8004c78 <HAL_ADCEx_InjectedPollForConversion+0x1b8>)
 8004ae0:	e000      	b.n	8004ae4 <HAL_ADCEx_InjectedPollForConversion+0x24>
 8004ae2:	4b66      	ldr	r3, [pc, #408]	@ (8004c7c <HAL_ADCEx_InjectedPollForConversion+0x1bc>)
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff febf 	bl	8004868 <LL_ADC_GetMultimode>
 8004aea:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of sequence selected */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d102      	bne.n	8004afa <HAL_ADCEx_InjectedPollForConversion+0x3a>
  {
    tmp_flag_end = ADC_FLAG_JEOS;
 8004af4:	2340      	movs	r3, #64	@ 0x40
 8004af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af8:	e001      	b.n	8004afe <HAL_ADCEx_InjectedPollForConversion+0x3e>
  }
  else /* end of conversion selected */
  {
    tmp_flag_end = ADC_FLAG_JEOC;
 8004afa:	2320      	movs	r3, #32
 8004afc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004afe:	f7ff fa33 	bl	8003f68 <HAL_GetTick>
 8004b02:	61b8      	str	r0, [r7, #24]

  /* Wait until End of Conversion or Sequence flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b04:	e021      	b.n	8004b4a <HAL_ADCEx_InjectedPollForConversion+0x8a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0c:	d01d      	beq.n	8004b4a <HAL_ADCEx_InjectedPollForConversion+0x8a>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004b0e:	f7ff fa2b 	bl	8003f68 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d302      	bcc.n	8004b24 <HAL_ADCEx_InjectedPollForConversion+0x64>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d112      	bne.n	8004b4a <HAL_ADCEx_InjectedPollForConversion+0x8a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10b      	bne.n	8004b4a <HAL_ADCEx_InjectedPollForConversion+0x8a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b36:	f043 0204 	orr.w	r2, r3, #4
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e090      	b.n	8004c6c <HAL_ADCEx_InjectedPollForConversion+0x1ac>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0d6      	beq.n	8004b06 <HAL_ADCEx_InjectedPollForConversion+0x46>
      }
    }
  }

  /* Retrieve ADC configuration */
  tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff fe12 	bl	8004786 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004b62:	6178      	str	r0, [r7, #20]
  tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff fdf9 	bl	8004760 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b6e:	6138      	str	r0, [r7, #16]
  /* Get relevant register CFGR in ADC instance of ADC master or slave  */
  /* in function of multimode state (for devices with multimode         */
  /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a3f      	ldr	r2, [pc, #252]	@ (8004c74 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d009      	beq.n	8004b8e <HAL_ADCEx_InjectedPollForConversion+0xce>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a40      	ldr	r2, [pc, #256]	@ (8004c80 <HAL_ADCEx_InjectedPollForConversion+0x1c0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d002      	beq.n	8004b8a <HAL_ADCEx_InjectedPollForConversion+0xca>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	e003      	b.n	8004b92 <HAL_ADCEx_InjectedPollForConversion+0xd2>
 8004b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c84 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 8004b8c:	e001      	b.n	8004b92 <HAL_ADCEx_InjectedPollForConversion+0xd2>
 8004b8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d008      	beq.n	8004bac <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d005      	beq.n	8004bac <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	2b06      	cmp	r3, #6
 8004ba4:	d002      	beq.n	8004bac <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	2b07      	cmp	r3, #7
 8004baa:	d104      	bne.n	8004bb6 <HAL_ADCEx_InjectedPollForConversion+0xf6>
     )
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	623b      	str	r3, [r7, #32]
 8004bb4:	e014      	b.n	8004be0 <HAL_ADCEx_InjectedPollForConversion+0x120>
  }
  else
  {
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a2e      	ldr	r2, [pc, #184]	@ (8004c74 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d009      	beq.n	8004bd4 <HAL_ADCEx_InjectedPollForConversion+0x114>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c80 <HAL_ADCEx_InjectedPollForConversion+0x1c0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d002      	beq.n	8004bd0 <HAL_ADCEx_InjectedPollForConversion+0x110>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	e003      	b.n	8004bd8 <HAL_ADCEx_InjectedPollForConversion+0x118>
 8004bd0:	4b2c      	ldr	r3, [pc, #176]	@ (8004c84 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 8004bd2:	e001      	b.n	8004bd8 <HAL_ADCEx_InjectedPollForConversion+0x118>
 8004bd4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004bd8:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	623b      	str	r3, [r7, #32]
#else
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10c      	bne.n	8004c0c <HAL_ADCEx_InjectedPollForConversion+0x14c>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d125      	bne.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d022      	beq.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
        (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d11d      	bne.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c16:	2b40      	cmp	r3, #64	@ 0x40
 8004c18:	d116      	bne.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
      /* when the last context has been fully processed, JSQR is reset      */
      /* by the hardware. Even if no injected conversion is planned to come */
      /* (queue empty, triggers are ignored), it can start again            */
      /* immediately after setting a new context (JADSTART is still set).   */
      /* Therefore, state of HAL ADC injected group is kept to busy.        */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d111      	bne.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	65da      	str	r2, [r3, #92]	@ 0x5c

        if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <HAL_ADCEx_InjectedPollForConversion+0x188>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c40:	f043 0201 	orr.w	r2, r3, #1
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }
  }

  /* Clear polled flag */
  if (tmp_flag_end == ADC_FLAG_JEOS)
 8004c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4a:	2b40      	cmp	r3, #64	@ 0x40
 8004c4c:	d109      	bne.n	8004c62 <HAL_ADCEx_InjectedPollForConversion+0x1a2>
  {
    /* Clear end of sequence JEOS flag of injected group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
    /* For injected groups, no new conversion will start before JEOS is       */
    /* cleared.                                                               */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004c4e:	6a3b      	ldr	r3, [r7, #32]
 8004c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d108      	bne.n	8004c6a <HAL_ADCEx_InjectedPollForConversion+0x1aa>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2260      	movs	r2, #96	@ 0x60
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	e003      	b.n	8004c6a <HAL_ADCEx_InjectedPollForConversion+0x1aa>
    }
  }
  else
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2220      	movs	r2, #32
 8004c68:	601a      	str	r2, [r3, #0]
  }

  /* Return API HAL status */
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3728      	adds	r7, #40	@ 0x28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	50000100 	.word	0x50000100
 8004c78:	50000300 	.word	0x50000300
 8004c7c:	50000700 	.word	0x50000700
 8004c80:	50000500 	.word	0x50000500
 8004c84:	50000400 	.word	0x50000400

08004c88 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	f240 321b 	movw	r2, #795	@ 0x31b
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00e      	beq.n	8004cba <HAL_ADCEx_InjectedGetValue+0x32>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 8004ca2:	d21c      	bcs.n	8004cde <HAL_ADCEx_InjectedGetValue+0x56>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	f240 120f 	movw	r2, #271	@ 0x10f
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d011      	beq.n	8004cd2 <HAL_ADCEx_InjectedGetValue+0x4a>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	f240 2215 	movw	r2, #533	@ 0x215
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d006      	beq.n	8004cc6 <HAL_ADCEx_InjectedGetValue+0x3e>
 8004cb8:	e011      	b.n	8004cde <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cc2:	60fb      	str	r3, [r7, #12]
      break;
 8004cc4:	e011      	b.n	8004cea <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cce:	60fb      	str	r3, [r7, #12]
      break;
 8004cd0:	e00b      	b.n	8004cea <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cda:	60fb      	str	r3, [r7, #12]
      break;
 8004cdc:	e005      	b.n	8004cea <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce6:	60fb      	str	r3, [r7, #12]
      break;
 8004ce8:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b0b6      	sub	sp, #216	@ 0xd8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d02:	2300      	movs	r3, #0
 8004d04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d102      	bne.n	8004d22 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	f000 bcfd 	b.w	800571c <HAL_ADCEx_InjectedConfigChannel+0xa24>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d130      	bne.n	8004d9c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b09      	cmp	r3, #9
 8004d40:	d179      	bne.n	8004e36 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d010      	beq.n	8004d6c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	0e9b      	lsrs	r3, r3, #26
 8004d50:	025b      	lsls	r3, r3, #9
 8004d52:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004d5e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d6a:	e007      	b.n	8004d7c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	0e9b      	lsrs	r3, r3, #26
 8004d72:	025b      	lsls	r3, r3, #9
 8004d74:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004d78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d82:	4b84      	ldr	r3, [pc, #528]	@ (8004f94 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d98:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004d9a:	e04c      	b.n	8004e36 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d11d      	bne.n	8004de0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6a1a      	ldr	r2, [r3, #32]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d00d      	beq.n	8004dd6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004dc8:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004dd4:	e004      	b.n	8004de0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	0e9b      	lsrs	r3, r3, #26
 8004de6:	f003 021f 	and.w	r2, r3, #31
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e04:	1e5a      	subs	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e0e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10a      	bne.n	8004e36 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e26:	4b5b      	ldr	r3, [pc, #364]	@ (8004f94 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6812      	ldr	r2, [r2, #0]
 8004e32:	430b      	orrs	r3, r1
 8004e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fd5c 	bl	80048f8 <LL_ADC_INJ_IsConversionOngoing>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d124      	bne.n	8004e90 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d112      	bne.n	8004e76 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004e60:	055a      	lsls	r2, r3, #21
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e68:	051b      	lsls	r3, r3, #20
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	60da      	str	r2, [r3, #12]
 8004e74:	e00c      	b.n	8004e90 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004e86:	055a      	lsls	r2, r3, #21
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fd08 	bl	80048aa <LL_ADC_REG_IsConversionOngoing>
 8004e9a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7ff fd28 	bl	80048f8 <LL_ADC_INJ_IsConversionOngoing>
 8004ea8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004eac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f040 822e 	bne.w	8005312 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004eb6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f040 8229 	bne.w	8005312 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d116      	bne.n	8004efe <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d108      	bne.n	8004eec <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004ee8:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004eea:	e01f      	b.n	8004f2c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68da      	ldr	r2, [r3, #12]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004efa:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004efc:	e016      	b.n	8004f2c <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d109      	bne.n	8004f1c <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004f1a:	e007      	b.n	8004f2c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004f2a:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d110      	bne.n	8004f58 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f48:	430b      	orrs	r3, r1
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f042 0202 	orr.w	r2, r2, #2
 8004f54:	611a      	str	r2, [r3, #16]
 8004f56:	e007      	b.n	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	691a      	ldr	r2, [r3, #16]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0202 	bic.w	r2, r2, #2
 8004f66:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f70:	d112      	bne.n	8004f98 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	f7ff fc23 	bl	80047c8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7ff fbd5 	bl	800473a <LL_ADC_SetSamplingTimeCommonConfig>
 8004f90:	e011      	b.n	8004fb6 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004f92:	bf00      	nop
 8004f94:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6818      	ldr	r0, [r3, #0]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	f7ff fc0f 	bl	80047c8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2100      	movs	r1, #0
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff fbc2 	bl	800473a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695a      	ldr	r2, [r3, #20]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	08db      	lsrs	r3, r3, #3
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fcc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d022      	beq.n	800501e <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	6919      	ldr	r1, [r3, #16]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fe8:	f7ff fb1c 	bl	8004624 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	6919      	ldr	r1, [r3, #16]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	f7ff fb68 	bl	80046ce <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6818      	ldr	r0, [r3, #0]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800500a:	2b01      	cmp	r3, #1
 800500c:	d102      	bne.n	8005014 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800500e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005012:	e000      	b.n	8005016 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005014:	2300      	movs	r3, #0
 8005016:	461a      	mov	r2, r3
 8005018:	f7ff fb74 	bl	8004704 <LL_ADC_SetOffsetSaturation>
 800501c:	e179      	b.n	8005312 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff fb21 	bl	800466c <LL_ADC_GetOffsetChannel>
 800502a:	4603      	mov	r3, r0
 800502c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10a      	bne.n	800504a <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2100      	movs	r1, #0
 800503a:	4618      	mov	r0, r3
 800503c:	f7ff fb16 	bl	800466c <LL_ADC_GetOffsetChannel>
 8005040:	4603      	mov	r3, r0
 8005042:	0e9b      	lsrs	r3, r3, #26
 8005044:	f003 021f 	and.w	r2, r3, #31
 8005048:	e01e      	b.n	8005088 <HAL_ADCEx_InjectedConfigChannel+0x390>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2100      	movs	r1, #0
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fb0b 	bl	800466c <LL_ADC_GetOffsetChannel>
 8005056:	4603      	mov	r3, r0
 8005058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005060:	fa93 f3a3 	rbit	r3, r3
 8005064:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005068:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800506c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005070:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8005078:	2320      	movs	r3, #32
 800507a:	e004      	b.n	8005086 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 800507c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005080:	fab3 f383 	clz	r3, r3
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005090:	2b00      	cmp	r3, #0
 8005092:	d105      	bne.n	80050a0 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	0e9b      	lsrs	r3, r3, #26
 800509a:	f003 031f 	and.w	r3, r3, #31
 800509e:	e018      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050ac:	fa93 f3a3 	rbit	r3, r3
 80050b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80050b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80050b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80050bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80050c4:	2320      	movs	r3, #32
 80050c6:	e004      	b.n	80050d2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80050c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80050cc:	fab3 f383 	clz	r3, r3
 80050d0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d106      	bne.n	80050e4 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2200      	movs	r2, #0
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff fada 	bl	8004698 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2101      	movs	r1, #1
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7ff fabe 	bl	800466c <LL_ADC_GetOffsetChannel>
 80050f0:	4603      	mov	r3, r0
 80050f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10a      	bne.n	8005110 <HAL_ADCEx_InjectedConfigChannel+0x418>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2101      	movs	r1, #1
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff fab3 	bl	800466c <LL_ADC_GetOffsetChannel>
 8005106:	4603      	mov	r3, r0
 8005108:	0e9b      	lsrs	r3, r3, #26
 800510a:	f003 021f 	and.w	r2, r3, #31
 800510e:	e01e      	b.n	800514e <HAL_ADCEx_InjectedConfigChannel+0x456>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2101      	movs	r1, #1
 8005116:	4618      	mov	r0, r3
 8005118:	f7ff faa8 	bl	800466c <LL_ADC_GetOffsetChannel>
 800511c:	4603      	mov	r3, r0
 800511e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005126:	fa93 f3a3 	rbit	r3, r3
 800512a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800512e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005132:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800513e:	2320      	movs	r3, #32
 8005140:	e004      	b.n	800514c <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8005142:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005146:	fab3 f383 	clz	r3, r3
 800514a:	b2db      	uxtb	r3, r3
 800514c:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005156:	2b00      	cmp	r3, #0
 8005158:	d105      	bne.n	8005166 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	0e9b      	lsrs	r3, r3, #26
 8005160:	f003 031f 	and.w	r3, r3, #31
 8005164:	e018      	b.n	8005198 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005172:	fa93 f3a3 	rbit	r3, r3
 8005176:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800517a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800517e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005182:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800518a:	2320      	movs	r3, #32
 800518c:	e004      	b.n	8005198 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800518e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005192:	fab3 f383 	clz	r3, r3
 8005196:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005198:	429a      	cmp	r2, r3
 800519a:	d106      	bne.n	80051aa <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2200      	movs	r2, #0
 80051a2:	2101      	movs	r1, #1
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7ff fa77 	bl	8004698 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2102      	movs	r1, #2
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7ff fa5b 	bl	800466c <LL_ADC_GetOffsetChannel>
 80051b6:	4603      	mov	r3, r0
 80051b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2102      	movs	r1, #2
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7ff fa50 	bl	800466c <LL_ADC_GetOffsetChannel>
 80051cc:	4603      	mov	r3, r0
 80051ce:	0e9b      	lsrs	r3, r3, #26
 80051d0:	f003 021f 	and.w	r2, r3, #31
 80051d4:	e01e      	b.n	8005214 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2102      	movs	r1, #2
 80051dc:	4618      	mov	r0, r3
 80051de:	f7ff fa45 	bl	800466c <LL_ADC_GetOffsetChannel>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051ec:	fa93 f3a3 	rbit	r3, r3
 80051f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80051f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80051fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005204:	2320      	movs	r3, #32
 8005206:	e004      	b.n	8005212 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005208:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800520c:	fab3 f383 	clz	r3, r3
 8005210:	b2db      	uxtb	r3, r3
 8005212:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800521c:	2b00      	cmp	r3, #0
 800521e:	d105      	bne.n	800522c <HAL_ADCEx_InjectedConfigChannel+0x534>
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	0e9b      	lsrs	r3, r3, #26
 8005226:	f003 031f 	and.w	r3, r3, #31
 800522a:	e014      	b.n	8005256 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005232:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005234:	fa93 f3a3 	rbit	r3, r3
 8005238:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800523a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800523c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8005240:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8005248:	2320      	movs	r3, #32
 800524a:	e004      	b.n	8005256 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 800524c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005250:	fab3 f383 	clz	r3, r3
 8005254:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005256:	429a      	cmp	r2, r3
 8005258:	d106      	bne.n	8005268 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2200      	movs	r2, #0
 8005260:	2102      	movs	r1, #2
 8005262:	4618      	mov	r0, r3
 8005264:	f7ff fa18 	bl	8004698 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2103      	movs	r1, #3
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff f9fc 	bl	800466c <LL_ADC_GetOffsetChannel>
 8005274:	4603      	mov	r3, r0
 8005276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10a      	bne.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2103      	movs	r1, #3
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff f9f1 	bl	800466c <LL_ADC_GetOffsetChannel>
 800528a:	4603      	mov	r3, r0
 800528c:	0e9b      	lsrs	r3, r3, #26
 800528e:	f003 021f 	and.w	r2, r3, #31
 8005292:	e017      	b.n	80052c4 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2103      	movs	r1, #3
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff f9e6 	bl	800466c <LL_ADC_GetOffsetChannel>
 80052a0:	4603      	mov	r3, r0
 80052a2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052a6:	fa93 f3a3 	rbit	r3, r3
 80052aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80052ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052ae:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80052b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 80052b6:	2320      	movs	r3, #32
 80052b8:	e003      	b.n	80052c2 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80052ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052bc:	fab3 f383 	clz	r3, r3
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d105      	bne.n	80052dc <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	0e9b      	lsrs	r3, r3, #26
 80052d6:	f003 031f 	and.w	r3, r3, #31
 80052da:	e011      	b.n	8005300 <HAL_ADCEx_InjectedConfigChannel+0x608>
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052e4:	fa93 f3a3 	rbit	r3, r3
 80052e8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80052ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052ec:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80052ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80052f4:	2320      	movs	r3, #32
 80052f6:	e003      	b.n	8005300 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80052f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052fa:	fab3 f383 	clz	r3, r3
 80052fe:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005300:	429a      	cmp	r2, r3
 8005302:	d106      	bne.n	8005312 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2200      	movs	r2, #0
 800530a:	2103      	movs	r1, #3
 800530c:	4618      	mov	r0, r3
 800530e:	f7ff f9c3 	bl	8004698 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4618      	mov	r0, r3
 8005318:	f7ff fab4 	bl	8004884 <LL_ADC_IsEnabled>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	f040 813d 	bne.w	800559e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	6819      	ldr	r1, [r3, #0]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	461a      	mov	r2, r3
 8005332:	f7ff fa75 	bl	8004820 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	4aa2      	ldr	r2, [pc, #648]	@ (80055c4 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 800533c:	4293      	cmp	r3, r2
 800533e:	f040 812e 	bne.w	800559e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10b      	bne.n	800536a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	0e9b      	lsrs	r3, r3, #26
 8005358:	3301      	adds	r3, #1
 800535a:	f003 031f 	and.w	r3, r3, #31
 800535e:	2b09      	cmp	r3, #9
 8005360:	bf94      	ite	ls
 8005362:	2301      	movls	r3, #1
 8005364:	2300      	movhi	r3, #0
 8005366:	b2db      	uxtb	r3, r3
 8005368:	e019      	b.n	800539e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005372:	fa93 f3a3 	rbit	r3, r3
 8005376:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800537a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800537c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8005382:	2320      	movs	r3, #32
 8005384:	e003      	b.n	800538e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8005386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005388:	fab3 f383 	clz	r3, r3
 800538c:	b2db      	uxtb	r3, r3
 800538e:	3301      	adds	r3, #1
 8005390:	f003 031f 	and.w	r3, r3, #31
 8005394:	2b09      	cmp	r3, #9
 8005396:	bf94      	ite	ls
 8005398:	2301      	movls	r3, #1
 800539a:	2300      	movhi	r3, #0
 800539c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d079      	beq.n	8005496 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d107      	bne.n	80053be <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	0e9b      	lsrs	r3, r3, #26
 80053b4:	3301      	adds	r3, #1
 80053b6:	069b      	lsls	r3, r3, #26
 80053b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80053bc:	e015      	b.n	80053ea <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053c6:	fa93 f3a3 	rbit	r3, r3
 80053ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80053cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053ce:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80053d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d101      	bne.n	80053da <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80053d6:	2320      	movs	r3, #32
 80053d8:	e003      	b.n	80053e2 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80053da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053dc:	fab3 f383 	clz	r3, r3
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	3301      	adds	r3, #1
 80053e4:	069b      	lsls	r3, r3, #26
 80053e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <HAL_ADCEx_InjectedConfigChannel+0x712>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	0e9b      	lsrs	r3, r3, #26
 80053fc:	3301      	adds	r3, #1
 80053fe:	f003 031f 	and.w	r3, r3, #31
 8005402:	2101      	movs	r1, #1
 8005404:	fa01 f303 	lsl.w	r3, r1, r3
 8005408:	e017      	b.n	800543a <HAL_ADCEx_InjectedConfigChannel+0x742>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005412:	fa93 f3a3 	rbit	r3, r3
 8005416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800541a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800541c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8005422:	2320      	movs	r3, #32
 8005424:	e003      	b.n	800542e <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8005426:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005428:	fab3 f383 	clz	r3, r3
 800542c:	b2db      	uxtb	r3, r3
 800542e:	3301      	adds	r3, #1
 8005430:	f003 031f 	and.w	r3, r3, #31
 8005434:	2101      	movs	r1, #1
 8005436:	fa01 f303 	lsl.w	r3, r1, r3
 800543a:	ea42 0103 	orr.w	r1, r2, r3
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10a      	bne.n	8005460 <HAL_ADCEx_InjectedConfigChannel+0x768>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	0e9b      	lsrs	r3, r3, #26
 8005450:	3301      	adds	r3, #1
 8005452:	f003 021f 	and.w	r2, r3, #31
 8005456:	4613      	mov	r3, r2
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	4413      	add	r3, r2
 800545c:	051b      	lsls	r3, r3, #20
 800545e:	e018      	b.n	8005492 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005468:	fa93 f3a3 	rbit	r3, r3
 800546c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005470:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8005478:	2320      	movs	r3, #32
 800547a:	e003      	b.n	8005484 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 800547c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547e:	fab3 f383 	clz	r3, r3
 8005482:	b2db      	uxtb	r3, r3
 8005484:	3301      	adds	r3, #1
 8005486:	f003 021f 	and.w	r2, r3, #31
 800548a:	4613      	mov	r3, r2
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	4413      	add	r3, r2
 8005490:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005492:	430b      	orrs	r3, r1
 8005494:	e07e      	b.n	8005594 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d107      	bne.n	80054b2 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	0e9b      	lsrs	r3, r3, #26
 80054a8:	3301      	adds	r3, #1
 80054aa:	069b      	lsls	r3, r3, #26
 80054ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054b0:	e015      	b.n	80054de <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	fa93 f3a3 	rbit	r3, r3
 80054be:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80054c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80054ca:	2320      	movs	r3, #32
 80054cc:	e003      	b.n	80054d6 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80054ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d0:	fab3 f383 	clz	r3, r3
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	3301      	adds	r3, #1
 80054d8:	069b      	lsls	r3, r3, #26
 80054da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d109      	bne.n	80054fe <HAL_ADCEx_InjectedConfigChannel+0x806>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	0e9b      	lsrs	r3, r3, #26
 80054f0:	3301      	adds	r3, #1
 80054f2:	f003 031f 	and.w	r3, r3, #31
 80054f6:	2101      	movs	r1, #1
 80054f8:	fa01 f303 	lsl.w	r3, r1, r3
 80054fc:	e017      	b.n	800552e <HAL_ADCEx_InjectedConfigChannel+0x836>
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	fa93 f3a3 	rbit	r3, r3
 800550a:	61bb      	str	r3, [r7, #24]
  return result;
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005510:	6a3b      	ldr	r3, [r7, #32]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8005516:	2320      	movs	r3, #32
 8005518:	e003      	b.n	8005522 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	fab3 f383 	clz	r3, r3
 8005520:	b2db      	uxtb	r3, r3
 8005522:	3301      	adds	r3, #1
 8005524:	f003 031f 	and.w	r3, r3, #31
 8005528:	2101      	movs	r1, #1
 800552a:	fa01 f303 	lsl.w	r3, r1, r3
 800552e:	ea42 0103 	orr.w	r1, r2, r3
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10d      	bne.n	800555a <HAL_ADCEx_InjectedConfigChannel+0x862>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	0e9b      	lsrs	r3, r3, #26
 8005544:	3301      	adds	r3, #1
 8005546:	f003 021f 	and.w	r2, r3, #31
 800554a:	4613      	mov	r3, r2
 800554c:	005b      	lsls	r3, r3, #1
 800554e:	4413      	add	r3, r2
 8005550:	3b1e      	subs	r3, #30
 8005552:	051b      	lsls	r3, r3, #20
 8005554:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005558:	e01b      	b.n	8005592 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	fa93 f3a3 	rbit	r3, r3
 8005566:	60fb      	str	r3, [r7, #12]
  return result;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8005572:	2320      	movs	r3, #32
 8005574:	e003      	b.n	800557e <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	fab3 f383 	clz	r3, r3
 800557c:	b2db      	uxtb	r3, r3
 800557e:	3301      	adds	r3, #1
 8005580:	f003 021f 	and.w	r2, r3, #31
 8005584:	4613      	mov	r3, r2
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	4413      	add	r3, r2
 800558a:	3b1e      	subs	r3, #30
 800558c:	051b      	lsls	r3, r3, #20
 800558e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005592:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005598:	4619      	mov	r1, r3
 800559a:	f7ff f915 	bl	80047c8 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4b09      	ldr	r3, [pc, #36]	@ (80055c8 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f000 80b2 	beq.w	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055b4:	d004      	beq.n	80055c0 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a04      	ldr	r2, [pc, #16]	@ (80055cc <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d109      	bne.n	80055d4 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 80055c0:	4b03      	ldr	r3, [pc, #12]	@ (80055d0 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 80055c2:	e008      	b.n	80055d6 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 80055c4:	407f0000 	.word	0x407f0000
 80055c8:	80080000 	.word	0x80080000
 80055cc:	50000100 	.word	0x50000100
 80055d0:	50000300 	.word	0x50000300
 80055d4:	4b53      	ldr	r3, [pc, #332]	@ (8005724 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff f815 	bl	8004606 <LL_ADC_GetCommonPathInternalCh>
 80055dc:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a50      	ldr	r2, [pc, #320]	@ (8005728 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d004      	beq.n	80055f4 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a4f      	ldr	r2, [pc, #316]	@ (800572c <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d139      	bne.n	8005668 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80055f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d133      	bne.n	8005668 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005608:	d004      	beq.n	8005614 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a48      	ldr	r2, [pc, #288]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d17a      	bne.n	800570a <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800561c:	d004      	beq.n	8005628 <HAL_ADCEx_InjectedConfigChannel+0x930>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a44      	ldr	r2, [pc, #272]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d101      	bne.n	800562c <HAL_ADCEx_InjectedConfigChannel+0x934>
 8005628:	4a43      	ldr	r2, [pc, #268]	@ (8005738 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800562a:	e000      	b.n	800562e <HAL_ADCEx_InjectedConfigChannel+0x936>
 800562c:	4a3d      	ldr	r2, [pc, #244]	@ (8005724 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800562e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005632:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005636:	4619      	mov	r1, r3
 8005638:	4610      	mov	r0, r2
 800563a:	f7fe ffd1 	bl	80045e0 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800563e:	4b3f      	ldr	r3, [pc, #252]	@ (800573c <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	099b      	lsrs	r3, r3, #6
 8005644:	4a3e      	ldr	r2, [pc, #248]	@ (8005740 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 8005646:	fba2 2303 	umull	r2, r3, r2, r3
 800564a:	099a      	lsrs	r2, r3, #6
 800564c:	4613      	mov	r3, r2
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	4413      	add	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005656:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005658:	e002      	b.n	8005660 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	3b01      	subs	r3, #1
 800565e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1f9      	bne.n	800565a <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005666:	e050      	b.n	800570a <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a35      	ldr	r2, [pc, #212]	@ (8005744 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d125      	bne.n	80056be <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005672:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005676:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d11f      	bne.n	80056be <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a2c      	ldr	r2, [pc, #176]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d104      	bne.n	8005692 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a2e      	ldr	r2, [pc, #184]	@ (8005748 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d03d      	beq.n	800570e <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800569a:	d004      	beq.n	80056a6 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a24      	ldr	r2, [pc, #144]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d101      	bne.n	80056aa <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 80056a6:	4a24      	ldr	r2, [pc, #144]	@ (8005738 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80056a8:	e000      	b.n	80056ac <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 80056aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005724 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80056ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056b4:	4619      	mov	r1, r3
 80056b6:	4610      	mov	r0, r2
 80056b8:	f7fe ff92 	bl	80045e0 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056bc:	e027      	b.n	800570e <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a22      	ldr	r2, [pc, #136]	@ (800574c <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d123      	bne.n	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80056c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d11d      	bne.n	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a16      	ldr	r2, [pc, #88]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d018      	beq.n	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056e6:	d004      	beq.n	80056f2 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a11      	ldr	r2, [pc, #68]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d101      	bne.n	80056f6 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 80056f2:	4a11      	ldr	r2, [pc, #68]	@ (8005738 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80056f4:	e000      	b.n	80056f8 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 80056f6:	4a0b      	ldr	r2, [pc, #44]	@ (8005724 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80056f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005700:	4619      	mov	r1, r3
 8005702:	4610      	mov	r0, r2
 8005704:	f7fe ff6c 	bl	80045e0 <LL_ADC_SetCommonPathInternalCh>
 8005708:	e002      	b.n	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800570a:	bf00      	nop
 800570c:	e000      	b.n	8005710 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800570e:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005718:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800571c:	4618      	mov	r0, r3
 800571e:	37d8      	adds	r7, #216	@ 0xd8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	50000700 	.word	0x50000700
 8005728:	c3210000 	.word	0xc3210000
 800572c:	90c00010 	.word	0x90c00010
 8005730:	50000600 	.word	0x50000600
 8005734:	50000100 	.word	0x50000100
 8005738:	50000300 	.word	0x50000300
 800573c:	20000018 	.word	0x20000018
 8005740:	053e2d63 	.word	0x053e2d63
 8005744:	c7520000 	.word	0xc7520000
 8005748:	50000500 	.word	0x50000500
 800574c:	cb840000 	.word	0xcb840000

08005750 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005750:	b590      	push	{r4, r7, lr}
 8005752:	b0a1      	sub	sp, #132	@ 0x84
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005766:	2b01      	cmp	r3, #1
 8005768:	d101      	bne.n	800576e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800576a:	2302      	movs	r3, #2
 800576c:	e0e7      	b.n	800593e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005776:	2300      	movs	r3, #0
 8005778:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800577a:	2300      	movs	r3, #0
 800577c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005786:	d102      	bne.n	800578e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005788:	4b6f      	ldr	r3, [pc, #444]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800578a:	60bb      	str	r3, [r7, #8]
 800578c:	e009      	b.n	80057a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a6e      	ldr	r2, [pc, #440]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d102      	bne.n	800579e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005798:	4b6d      	ldr	r3, [pc, #436]	@ (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800579a:	60bb      	str	r3, [r7, #8]
 800579c:	e001      	b.n	80057a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800579e:	2300      	movs	r3, #0
 80057a0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10b      	bne.n	80057c0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ac:	f043 0220 	orr.w	r2, r3, #32
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0be      	b.n	800593e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff f871 	bl	80048aa <LL_ADC_REG_IsConversionOngoing>
 80057c8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff f86b 	bl	80048aa <LL_ADC_REG_IsConversionOngoing>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f040 80a0 	bne.w	800591c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80057dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f040 809c 	bne.w	800591c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057ec:	d004      	beq.n	80057f8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a55      	ldr	r2, [pc, #340]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d101      	bne.n	80057fc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80057f8:	4b56      	ldr	r3, [pc, #344]	@ (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80057fa:	e000      	b.n	80057fe <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80057fc:	4b56      	ldr	r3, [pc, #344]	@ (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80057fe:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d04b      	beq.n	80058a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005808:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	6859      	ldr	r1, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800581a:	035b      	lsls	r3, r3, #13
 800581c:	430b      	orrs	r3, r1
 800581e:	431a      	orrs	r2, r3
 8005820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005822:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800582c:	d004      	beq.n	8005838 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a45      	ldr	r2, [pc, #276]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d10f      	bne.n	8005858 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005838:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800583c:	f7ff f822 	bl	8004884 <LL_ADC_IsEnabled>
 8005840:	4604      	mov	r4, r0
 8005842:	4841      	ldr	r0, [pc, #260]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005844:	f7ff f81e 	bl	8004884 <LL_ADC_IsEnabled>
 8005848:	4603      	mov	r3, r0
 800584a:	4323      	orrs	r3, r4
 800584c:	2b00      	cmp	r3, #0
 800584e:	bf0c      	ite	eq
 8005850:	2301      	moveq	r3, #1
 8005852:	2300      	movne	r3, #0
 8005854:	b2db      	uxtb	r3, r3
 8005856:	e012      	b.n	800587e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005858:	483c      	ldr	r0, [pc, #240]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800585a:	f7ff f813 	bl	8004884 <LL_ADC_IsEnabled>
 800585e:	4604      	mov	r4, r0
 8005860:	483b      	ldr	r0, [pc, #236]	@ (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005862:	f7ff f80f 	bl	8004884 <LL_ADC_IsEnabled>
 8005866:	4603      	mov	r3, r0
 8005868:	431c      	orrs	r4, r3
 800586a:	483c      	ldr	r0, [pc, #240]	@ (800595c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800586c:	f7ff f80a 	bl	8004884 <LL_ADC_IsEnabled>
 8005870:	4603      	mov	r3, r0
 8005872:	4323      	orrs	r3, r4
 8005874:	2b00      	cmp	r3, #0
 8005876:	bf0c      	ite	eq
 8005878:	2301      	moveq	r3, #1
 800587a:	2300      	movne	r3, #0
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d056      	beq.n	8005930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005882:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800588a:	f023 030f 	bic.w	r3, r3, #15
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	6811      	ldr	r1, [r2, #0]
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	6892      	ldr	r2, [r2, #8]
 8005896:	430a      	orrs	r2, r1
 8005898:	431a      	orrs	r2, r3
 800589a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800589e:	e047      	b.n	8005930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80058a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058b4:	d004      	beq.n	80058c0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a23      	ldr	r2, [pc, #140]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d10f      	bne.n	80058e0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80058c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80058c4:	f7fe ffde 	bl	8004884 <LL_ADC_IsEnabled>
 80058c8:	4604      	mov	r4, r0
 80058ca:	481f      	ldr	r0, [pc, #124]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058cc:	f7fe ffda 	bl	8004884 <LL_ADC_IsEnabled>
 80058d0:	4603      	mov	r3, r0
 80058d2:	4323      	orrs	r3, r4
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	bf0c      	ite	eq
 80058d8:	2301      	moveq	r3, #1
 80058da:	2300      	movne	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	e012      	b.n	8005906 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80058e0:	481a      	ldr	r0, [pc, #104]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80058e2:	f7fe ffcf 	bl	8004884 <LL_ADC_IsEnabled>
 80058e6:	4604      	mov	r4, r0
 80058e8:	4819      	ldr	r0, [pc, #100]	@ (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80058ea:	f7fe ffcb 	bl	8004884 <LL_ADC_IsEnabled>
 80058ee:	4603      	mov	r3, r0
 80058f0:	431c      	orrs	r4, r3
 80058f2:	481a      	ldr	r0, [pc, #104]	@ (800595c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80058f4:	f7fe ffc6 	bl	8004884 <LL_ADC_IsEnabled>
 80058f8:	4603      	mov	r3, r0
 80058fa:	4323      	orrs	r3, r4
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	bf0c      	ite	eq
 8005900:	2301      	moveq	r3, #1
 8005902:	2300      	movne	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d012      	beq.n	8005930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800590a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005912:	f023 030f 	bic.w	r3, r3, #15
 8005916:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005918:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800591a:	e009      	b.n	8005930 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005920:	f043 0220 	orr.w	r2, r3, #32
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800592e:	e000      	b.n	8005932 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005930:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800593a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800593e:	4618      	mov	r0, r3
 8005940:	3784      	adds	r7, #132	@ 0x84
 8005942:	46bd      	mov	sp, r7
 8005944:	bd90      	pop	{r4, r7, pc}
 8005946:	bf00      	nop
 8005948:	50000100 	.word	0x50000100
 800594c:	50000400 	.word	0x50000400
 8005950:	50000500 	.word	0x50000500
 8005954:	50000300 	.word	0x50000300
 8005958:	50000700 	.word	0x50000700
 800595c:	50000600 	.word	0x50000600

08005960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f003 0307 	and.w	r3, r3, #7
 800596e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005970:	4b0c      	ldr	r3, [pc, #48]	@ (80059a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800597c:	4013      	ands	r3, r2
 800597e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005988:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800598c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005992:	4a04      	ldr	r2, [pc, #16]	@ (80059a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	60d3      	str	r3, [r2, #12]
}
 8005998:	bf00      	nop
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	e000ed00 	.word	0xe000ed00

080059a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059ac:	4b04      	ldr	r3, [pc, #16]	@ (80059c0 <__NVIC_GetPriorityGrouping+0x18>)
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	0a1b      	lsrs	r3, r3, #8
 80059b2:	f003 0307 	and.w	r3, r3, #7
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	e000ed00 	.word	0xe000ed00

080059c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	4603      	mov	r3, r0
 80059cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	db0b      	blt.n	80059ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	f003 021f 	and.w	r2, r3, #31
 80059dc:	4907      	ldr	r1, [pc, #28]	@ (80059fc <__NVIC_EnableIRQ+0x38>)
 80059de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	2001      	movs	r0, #1
 80059e6:	fa00 f202 	lsl.w	r2, r0, r2
 80059ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	e000e100 	.word	0xe000e100

08005a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	4603      	mov	r3, r0
 8005a08:	6039      	str	r1, [r7, #0]
 8005a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	db0a      	blt.n	8005a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	490c      	ldr	r1, [pc, #48]	@ (8005a4c <__NVIC_SetPriority+0x4c>)
 8005a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1e:	0112      	lsls	r2, r2, #4
 8005a20:	b2d2      	uxtb	r2, r2
 8005a22:	440b      	add	r3, r1
 8005a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a28:	e00a      	b.n	8005a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	4908      	ldr	r1, [pc, #32]	@ (8005a50 <__NVIC_SetPriority+0x50>)
 8005a30:	79fb      	ldrb	r3, [r7, #7]
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	3b04      	subs	r3, #4
 8005a38:	0112      	lsls	r2, r2, #4
 8005a3a:	b2d2      	uxtb	r2, r2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	761a      	strb	r2, [r3, #24]
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	e000e100 	.word	0xe000e100
 8005a50:	e000ed00 	.word	0xe000ed00

08005a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b089      	sub	sp, #36	@ 0x24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f003 0307 	and.w	r3, r3, #7
 8005a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	f1c3 0307 	rsb	r3, r3, #7
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	bf28      	it	cs
 8005a72:	2304      	movcs	r3, #4
 8005a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	3304      	adds	r3, #4
 8005a7a:	2b06      	cmp	r3, #6
 8005a7c:	d902      	bls.n	8005a84 <NVIC_EncodePriority+0x30>
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	3b03      	subs	r3, #3
 8005a82:	e000      	b.n	8005a86 <NVIC_EncodePriority+0x32>
 8005a84:	2300      	movs	r3, #0
 8005a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a88:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a92:	43da      	mvns	r2, r3
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	401a      	ands	r2, r3
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa6:	43d9      	mvns	r1, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aac:	4313      	orrs	r3, r2
         );
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3724      	adds	r7, #36	@ 0x24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
	...

08005abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005acc:	d301      	bcc.n	8005ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e00f      	b.n	8005af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8005afc <SysTick_Config+0x40>)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ada:	210f      	movs	r1, #15
 8005adc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae0:	f7ff ff8e 	bl	8005a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ae4:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <SysTick_Config+0x40>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005aea:	4b04      	ldr	r3, [pc, #16]	@ (8005afc <SysTick_Config+0x40>)
 8005aec:	2207      	movs	r2, #7
 8005aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3708      	adds	r7, #8
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	e000e010 	.word	0xe000e010

08005b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f7ff ff29 	bl	8005960 <__NVIC_SetPriorityGrouping>
}
 8005b0e:	bf00      	nop
 8005b10:	3708      	adds	r7, #8
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b086      	sub	sp, #24
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	60b9      	str	r1, [r7, #8]
 8005b20:	607a      	str	r2, [r7, #4]
 8005b22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b24:	f7ff ff40 	bl	80059a8 <__NVIC_GetPriorityGrouping>
 8005b28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	6978      	ldr	r0, [r7, #20]
 8005b30:	f7ff ff90 	bl	8005a54 <NVIC_EncodePriority>
 8005b34:	4602      	mov	r2, r0
 8005b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b3a:	4611      	mov	r1, r2
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7ff ff5f 	bl	8005a00 <__NVIC_SetPriority>
}
 8005b42:	bf00      	nop
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b082      	sub	sp, #8
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	4603      	mov	r3, r0
 8005b52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7ff ff33 	bl	80059c4 <__NVIC_EnableIRQ>
}
 8005b5e:	bf00      	nop
 8005b60:	3708      	adds	r7, #8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b082      	sub	sp, #8
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff ffa4 	bl	8005abc <SysTick_Config>
 8005b74:	4603      	mov	r3, r0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
	...

08005b80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005b8e:	e15a      	b.n	8005e46 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	2101      	movs	r1, #1
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f000 814c 	beq.w	8005e40 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f003 0303 	and.w	r3, r3, #3
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d005      	beq.n	8005bc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d130      	bne.n	8005c22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	005b      	lsls	r3, r3, #1
 8005bca:	2203      	movs	r2, #3
 8005bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	68da      	ldr	r2, [r3, #12]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	fa02 f303 	lsl.w	r3, r2, r3
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfe:	43db      	mvns	r3, r3
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4013      	ands	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	091b      	lsrs	r3, r3, #4
 8005c0c:	f003 0201 	and.w	r2, r3, #1
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	fa02 f303 	lsl.w	r3, r2, r3
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	f003 0303 	and.w	r3, r3, #3
 8005c2a:	2b03      	cmp	r3, #3
 8005c2c:	d017      	beq.n	8005c5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	2203      	movs	r2, #3
 8005c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3e:	43db      	mvns	r3, r3
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	4013      	ands	r3, r2
 8005c44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f003 0303 	and.w	r3, r3, #3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d123      	bne.n	8005cb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	08da      	lsrs	r2, r3, #3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	3208      	adds	r2, #8
 8005c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f003 0307 	and.w	r3, r3, #7
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	220f      	movs	r2, #15
 8005c82:	fa02 f303 	lsl.w	r3, r2, r3
 8005c86:	43db      	mvns	r3, r3
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	08da      	lsrs	r2, r3, #3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	3208      	adds	r2, #8
 8005cac:	6939      	ldr	r1, [r7, #16]
 8005cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	2203      	movs	r2, #3
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f003 0203 	and.w	r2, r3, #3
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	005b      	lsls	r3, r3, #1
 8005cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 80a6 	beq.w	8005e40 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cf4:	4b5b      	ldr	r3, [pc, #364]	@ (8005e64 <HAL_GPIO_Init+0x2e4>)
 8005cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf8:	4a5a      	ldr	r2, [pc, #360]	@ (8005e64 <HAL_GPIO_Init+0x2e4>)
 8005cfa:	f043 0301 	orr.w	r3, r3, #1
 8005cfe:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d00:	4b58      	ldr	r3, [pc, #352]	@ (8005e64 <HAL_GPIO_Init+0x2e4>)
 8005d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d04:	f003 0301 	and.w	r3, r3, #1
 8005d08:	60bb      	str	r3, [r7, #8]
 8005d0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d0c:	4a56      	ldr	r2, [pc, #344]	@ (8005e68 <HAL_GPIO_Init+0x2e8>)
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	089b      	lsrs	r3, r3, #2
 8005d12:	3302      	adds	r3, #2
 8005d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f003 0303 	and.w	r3, r3, #3
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	220f      	movs	r2, #15
 8005d24:	fa02 f303 	lsl.w	r3, r2, r3
 8005d28:	43db      	mvns	r3, r3
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005d36:	d01f      	beq.n	8005d78 <HAL_GPIO_Init+0x1f8>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a4c      	ldr	r2, [pc, #304]	@ (8005e6c <HAL_GPIO_Init+0x2ec>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d019      	beq.n	8005d74 <HAL_GPIO_Init+0x1f4>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a4b      	ldr	r2, [pc, #300]	@ (8005e70 <HAL_GPIO_Init+0x2f0>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d013      	beq.n	8005d70 <HAL_GPIO_Init+0x1f0>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a4a      	ldr	r2, [pc, #296]	@ (8005e74 <HAL_GPIO_Init+0x2f4>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d00d      	beq.n	8005d6c <HAL_GPIO_Init+0x1ec>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a49      	ldr	r2, [pc, #292]	@ (8005e78 <HAL_GPIO_Init+0x2f8>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d007      	beq.n	8005d68 <HAL_GPIO_Init+0x1e8>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a48      	ldr	r2, [pc, #288]	@ (8005e7c <HAL_GPIO_Init+0x2fc>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d101      	bne.n	8005d64 <HAL_GPIO_Init+0x1e4>
 8005d60:	2305      	movs	r3, #5
 8005d62:	e00a      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d64:	2306      	movs	r3, #6
 8005d66:	e008      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d68:	2304      	movs	r3, #4
 8005d6a:	e006      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e004      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d70:	2302      	movs	r3, #2
 8005d72:	e002      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d74:	2301      	movs	r3, #1
 8005d76:	e000      	b.n	8005d7a <HAL_GPIO_Init+0x1fa>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	f002 0203 	and.w	r2, r2, #3
 8005d80:	0092      	lsls	r2, r2, #2
 8005d82:	4093      	lsls	r3, r2
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d8a:	4937      	ldr	r1, [pc, #220]	@ (8005e68 <HAL_GPIO_Init+0x2e8>)
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	089b      	lsrs	r3, r3, #2
 8005d90:	3302      	adds	r3, #2
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d98:	4b39      	ldr	r3, [pc, #228]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	43db      	mvns	r3, r3
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	4013      	ands	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dbc:	4a30      	ldr	r2, [pc, #192]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	43db      	mvns	r3, r3
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4013      	ands	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d003      	beq.n	8005de6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005de6:	4a26      	ldr	r2, [pc, #152]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005dec:	4b24      	ldr	r3, [pc, #144]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	43db      	mvns	r3, r3
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4013      	ands	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d003      	beq.n	8005e10 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e10:	4a1b      	ldr	r2, [pc, #108]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005e16:	4b1a      	ldr	r3, [pc, #104]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	43db      	mvns	r3, r3
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	4013      	ands	r3, r2
 8005e24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e3a:	4a11      	ldr	r2, [pc, #68]	@ (8005e80 <HAL_GPIO_Init+0x300>)
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	3301      	adds	r3, #1
 8005e44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f47f ae9d 	bne.w	8005b90 <HAL_GPIO_Init+0x10>
  }
}
 8005e56:	bf00      	nop
 8005e58:	bf00      	nop
 8005e5a:	371c      	adds	r7, #28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	40021000 	.word	0x40021000
 8005e68:	40010000 	.word	0x40010000
 8005e6c:	48000400 	.word	0x48000400
 8005e70:	48000800 	.word	0x48000800
 8005e74:	48000c00 	.word	0x48000c00
 8005e78:	48001000 	.word	0x48001000
 8005e7c:	48001400 	.word	0x48001400
 8005e80:	40010400 	.word	0x40010400

08005e84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	807b      	strh	r3, [r7, #2]
 8005e90:	4613      	mov	r3, r2
 8005e92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e94:	787b      	ldrb	r3, [r7, #1]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e9a:	887a      	ldrh	r2, [r7, #2]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ea0:	e002      	b.n	8005ea8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ea2:	887a      	ldrh	r2, [r7, #2]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	4603      	mov	r3, r0
 8005ebc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ebe:	4b08      	ldr	r3, [pc, #32]	@ (8005ee0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ec0:	695a      	ldr	r2, [r3, #20]
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d006      	beq.n	8005ed8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eca:	4a05      	ldr	r2, [pc, #20]	@ (8005ee0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ecc:	88fb      	ldrh	r3, [r7, #6]
 8005ece:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ed0:	88fb      	ldrh	r3, [r7, #6]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7fc fb48 	bl	8002568 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ed8:	bf00      	nop
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	40010400 	.word	0x40010400

08005ee4 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e0be      	b.n	8006074 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d02e      	beq.n	8005fa0 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a4d      	ldr	r2, [pc, #308]	@ (800607c <HAL_HRTIM_Init+0x198>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d10b      	bne.n	8005f64 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8005f4c:	4b4c      	ldr	r3, [pc, #304]	@ (8006080 <HAL_HRTIM_Init+0x19c>)
 8005f4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f50:	4a4b      	ldr	r2, [pc, #300]	@ (8006080 <HAL_HRTIM_Init+0x19c>)
 8005f52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f56:	6613      	str	r3, [r2, #96]	@ 0x60
 8005f58:	4b49      	ldr	r3, [pc, #292]	@ (8006080 <HAL_HRTIM_Init+0x19c>)
 8005f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005f72:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005f88:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f7fd fd35 	bl	8003a10 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d012      	beq.n	8005fd8 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fc0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	75fb      	strb	r3, [r7, #23]
 8005fec:	e03e      	b.n	800606c <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8005fee:	7dfa      	ldrb	r2, [r7, #23]
 8005ff0:	6879      	ldr	r1, [r7, #4]
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	1a9b      	subs	r3, r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	440b      	add	r3, r1
 8005ffc:	3318      	adds	r3, #24
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8006002:	7dfa      	ldrb	r2, [r7, #23]
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	4613      	mov	r3, r2
 8006008:	00db      	lsls	r3, r3, #3
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	440b      	add	r3, r1
 8006010:	331c      	adds	r3, #28
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8006016:	7dfa      	ldrb	r2, [r7, #23]
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4613      	mov	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	3320      	adds	r3, #32
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800602a:	7dfa      	ldrb	r2, [r7, #23]
 800602c:	6879      	ldr	r1, [r7, #4]
 800602e:	4613      	mov	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	1a9b      	subs	r3, r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	440b      	add	r3, r1
 8006038:	3324      	adds	r3, #36	@ 0x24
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800603e:	7dfa      	ldrb	r2, [r7, #23]
 8006040:	6879      	ldr	r1, [r7, #4]
 8006042:	4613      	mov	r3, r2
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	1a9b      	subs	r3, r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	440b      	add	r3, r1
 800604c:	3328      	adds	r3, #40	@ 0x28
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8006052:	7dfa      	ldrb	r2, [r7, #23]
 8006054:	6879      	ldr	r1, [r7, #4]
 8006056:	4613      	mov	r3, r2
 8006058:	00db      	lsls	r3, r3, #3
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	3330      	adds	r3, #48	@ 0x30
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8006066:	7dfb      	ldrb	r3, [r7, #23]
 8006068:	3301      	adds	r3, #1
 800606a:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 800606c:	7dfb      	ldrb	r3, [r7, #23]
 800606e:	2b06      	cmp	r3, #6
 8006070:	d9bd      	bls.n	8005fee <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	40016800 	.word	0x40016800
 8006080:	40021000 	.word	0x40021000

08006084 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006094:	2b01      	cmp	r3, #1
 8006096:	d101      	bne.n	800609c <HAL_HRTIM_DLLCalibrationStart+0x18>
 8006098:	2302      	movs	r3, #2
 800609a:	e045      	b.n	8006128 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b2:	d114      	bne.n	80060de <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0202 	bic.w	r2, r2, #2
 80060c4:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f042 0201 	orr.w	r2, r2, #1
 80060d8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80060dc:	e01f      	b.n	800611e <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f042 0202 	orr.w	r2, r2, #2
 80060ee:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80060fa:	f023 010c 	bic.w	r1, r3, #12
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	430a      	orrs	r2, r1
 8006106:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0201 	orr.w	r2, r2, #1
 800611a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 800613e:	f7fd ff13 	bl	8003f68 <HAL_GetTick>
 8006142:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8006144:	e014      	b.n	8006170 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614c:	d010      	beq.n	8006170 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 800614e:	f7fd ff0b 	bl	8003f68 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <HAL_HRTIM_PollForDLLCalibration+0x30>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d105      	bne.n	8006170 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2207      	movs	r2, #7
 8006168:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e011      	b.n	8006194 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8006178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800617c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006180:	d1e1      	bne.n	8006146 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d101      	bne.n	80061b8 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80061b4:	2302      	movs	r3, #2
 80061b6:	e015      	b.n	80061e4 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b06      	cmp	r3, #6
 80061c4:	d104      	bne.n	80061d0 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80061c6:	6879      	ldr	r1, [r7, #4]
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 fb9f 	bl	800690c <HRTIM_MasterBase_Config>
 80061ce:	e004      	b.n	80061da <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	68b9      	ldr	r1, [r7, #8]
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fbc8 	bl	800696a <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d101      	bne.n	8006208 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8006204:	2302      	movs	r3, #2
 8006206:	e07a      	b.n	80062fe <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8006212:	2302      	movs	r3, #2
 8006214:	e073      	b.n	80062fe <HAL_HRTIM_WaveformTimerConfig+0x112>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2202      	movs	r2, #2
 8006222:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	2b06      	cmp	r3, #6
 800622a:	d104      	bne.n	8006236 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800622c:	6879      	ldr	r1, [r7, #4]
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 fbdb 	bl	80069ea <HRTIM_MasterWaveform_Config>
 8006234:	e004      	b.n	8006240 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 fc72 	bl	8006b24 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6819      	ldr	r1, [r3, #0]
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	4613      	mov	r3, r2
 800624a:	00db      	lsls	r3, r3, #3
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4403      	add	r3, r0
 8006252:	3320      	adds	r3, #32
 8006254:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6859      	ldr	r1, [r3, #4]
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	4613      	mov	r3, r2
 8006260:	00db      	lsls	r3, r3, #3
 8006262:	1a9b      	subs	r3, r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	4403      	add	r3, r0
 8006268:	3324      	adds	r3, #36	@ 0x24
 800626a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6899      	ldr	r1, [r3, #8]
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	68ba      	ldr	r2, [r7, #8]
 8006274:	4613      	mov	r3, r2
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	1a9b      	subs	r3, r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4403      	add	r3, r0
 800627e:	3328      	adds	r3, #40	@ 0x28
 8006280:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68d9      	ldr	r1, [r3, #12]
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	4613      	mov	r3, r2
 800628c:	00db      	lsls	r3, r3, #3
 800628e:	1a9b      	subs	r3, r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4403      	add	r3, r0
 8006294:	332c      	adds	r3, #44	@ 0x2c
 8006296:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6919      	ldr	r1, [r3, #16]
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	4613      	mov	r3, r2
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	1a9b      	subs	r3, r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4403      	add	r3, r0
 80062aa:	3330      	adds	r3, #48	@ 0x30
 80062ac:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80062ae:	68b9      	ldr	r1, [r7, #8]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 ff05 	bl	80070c0 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2b06      	cmp	r3, #6
 80062ba:	d017      	beq.n	80062ec <HAL_HRTIM_WaveformTimerConfig+0x100>
   && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d113      	bne.n	80062ec <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	3301      	adds	r3, #1
 80062cc:	01db      	lsls	r3, r3, #7
 80062ce:	4413      	add	r3, r2
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062da:	025b      	lsls	r3, r3, #9
 80062dc:	68f9      	ldr	r1, [r7, #12]
 80062de:	6809      	ldr	r1, [r1, #0]
 80062e0:	431a      	orrs	r2, r3
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	3301      	adds	r3, #1
 80062e6:	01db      	lsls	r3, r3, #7
 80062e8:	440b      	add	r3, r1
 80062ea:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCtlTypeDef * pTimerCtl)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b084      	sub	sp, #16
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	607a      	str	r2, [r7, #4]
    assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
    assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
    assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
    assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

    if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d101      	bne.n	8006322 <HAL_HRTIM_WaveformTimerControl+0x1c>
    {
       return HAL_BUSY;
 800631e:	2302      	movs	r3, #2
 8006320:	e020      	b.n	8006364 <HAL_HRTIM_WaveformTimerControl+0x5e>
    }

    /* Process Locked */
    __HAL_LOCK(hhrtim);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_HRTIM_WaveformTimerControl+0x2a>
 800632c:	2302      	movs	r3, #2
 800632e:	e019      	b.n	8006364 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2202      	movs	r2, #2
 800633c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	68b9      	ldr	r1, [r7, #8]
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 fd73 	bl	8006e30 <HRTIM_TimingUnitWaveform_Control>

    /* Force a software update */
    HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	f000 feb7 	bl	80070c0 <HRTIM_ForceRegistersUpdate>

    hhrtim->State = HAL_HRTIM_STATE_READY;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    /* Process Unlocked */
    __HAL_UNLOCK(hhrtim);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d101      	bne.n	8006388 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8006384:	2302      	movs	r3, #2
 8006386:	e067      	b.n	8006458 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800638e:	2b01      	cmp	r3, #1
 8006390:	d101      	bne.n	8006396 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8006392:	2302      	movs	r3, #2
 8006394:	e060      	b.n	8006458 <HAL_HRTIM_DeadTimeConfig+0xec>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2202      	movs	r2, #2
 80063a2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80063ae:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	041a      	lsls	r2, r3, #16
 80063ee:	4b1d      	ldr	r3, [pc, #116]	@ (8006464 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 80063f0:	4013      	ands	r3, r2
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	4313      	orrs	r3, r2
 8006404:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	4313      	orrs	r3, r2
 8006412:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	4313      	orrs	r3, r2
 8006420:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	01db      	lsls	r3, r3, #7
 800642a:	4413      	add	r3, r2
 800642c:	33b8      	adds	r3, #184	@ 0xb8
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b0d      	ldr	r3, [pc, #52]	@ (8006468 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8006432:	4013      	ands	r3, r2
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	6811      	ldr	r1, [r2, #0]
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	431a      	orrs	r2, r3
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	01db      	lsls	r3, r3, #7
 8006440:	440b      	add	r3, r1
 8006442:	33b8      	adds	r3, #184	@ 0xb8
 8006444:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	371c      	adds	r7, #28
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr
 8006464:	01ff0000 	.word	0x01ff0000
 8006468:	3c002000 	.word	0x3c002000

0800646c <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 800646c:	b480      	push	{r7}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
 8006478:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d101      	bne.n	800648a <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8006486:	2302      	movs	r3, #2
 8006488:	e157      	b.n	800673a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8006494:	2302      	movs	r3, #2
 8006496:	e150      	b.n	800673a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	2b06      	cmp	r3, #6
 80064ac:	d140      	bne.n	8006530 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	2b07      	cmp	r3, #7
 80064b4:	d82a      	bhi.n	800650c <HAL_HRTIM_WaveformCompareConfig+0xa0>
 80064b6:	a201      	add	r2, pc, #4	@ (adr r2, 80064bc <HAL_HRTIM_WaveformCompareConfig+0x50>)
 80064b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064bc:	080064dd 	.word	0x080064dd
 80064c0:	080064e9 	.word	0x080064e9
 80064c4:	0800650d 	.word	0x0800650d
 80064c8:	080064f5 	.word	0x080064f5
 80064cc:	0800650d 	.word	0x0800650d
 80064d0:	0800650d 	.word	0x0800650d
 80064d4:	0800650d 	.word	0x0800650d
 80064d8:	08006501 	.word	0x08006501
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	6812      	ldr	r2, [r2, #0]
 80064e4:	61da      	str	r2, [r3, #28]
        break;
 80064e6:	e01a      	b.n	800651e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	6812      	ldr	r2, [r2, #0]
 80064f0:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 80064f2:	e014      	b.n	800651e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	683a      	ldr	r2, [r7, #0]
 80064fa:	6812      	ldr	r2, [r2, #0]
 80064fc:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 80064fe:	e00e      	b.n	800651e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 800650a:	e008      	b.n	800651e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2207      	movs	r2, #7
 8006510:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800651c:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b07      	cmp	r3, #7
 8006528:	f040 80fe 	bne.w	8006728 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e104      	b.n	800673a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	3b01      	subs	r3, #1
 8006534:	2b07      	cmp	r3, #7
 8006536:	f200 80e3 	bhi.w	8006700 <HAL_HRTIM_WaveformCompareConfig+0x294>
 800653a:	a201      	add	r2, pc, #4	@ (adr r2, 8006540 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 800653c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006540:	08006561 	.word	0x08006561
 8006544:	08006575 	.word	0x08006575
 8006548:	08006701 	.word	0x08006701
 800654c:	08006631 	.word	0x08006631
 8006550:	08006701 	.word	0x08006701
 8006554:	08006701 	.word	0x08006701
 8006558:	08006701 	.word	0x08006701
 800655c:	08006645 	.word	0x08006645
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6819      	ldr	r1, [r3, #0]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	01db      	lsls	r3, r3, #7
 800656c:	440b      	add	r3, r1
 800656e:	339c      	adds	r3, #156	@ 0x9c
 8006570:	601a      	str	r2, [r3, #0]
        break;
 8006572:	e0d1      	b.n	8006718 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6819      	ldr	r1, [r3, #0]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	01db      	lsls	r3, r3, #7
 8006580:	440b      	add	r3, r1
 8006582:	33a4      	adds	r3, #164	@ 0xa4
 8006584:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d03f      	beq.n	800660e <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	3301      	adds	r3, #1
 8006596:	01db      	lsls	r3, r3, #7
 8006598:	4413      	add	r3, r2
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	6811      	ldr	r1, [r2, #0]
 80065a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	3301      	adds	r3, #1
 80065a8:	01db      	lsls	r3, r3, #7
 80065aa:	440b      	add	r3, r1
 80065ac:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	3301      	adds	r3, #1
 80065b6:	01db      	lsls	r3, r3, #7
 80065b8:	4413      	add	r3, r2
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	68f9      	ldr	r1, [r7, #12]
 80065c2:	6809      	ldr	r1, [r1, #0]
 80065c4:	431a      	orrs	r2, r3
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	3301      	adds	r3, #1
 80065ca:	01db      	lsls	r3, r3, #7
 80065cc:	440b      	add	r3, r1
 80065ce:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065d8:	d109      	bne.n	80065ee <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6819      	ldr	r1, [r3, #0]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	689a      	ldr	r2, [r3, #8]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	01db      	lsls	r3, r3, #7
 80065e6:	440b      	add	r3, r1
 80065e8:	339c      	adds	r3, #156	@ 0x9c
 80065ea:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 80065ec:	e091      	b.n	8006712 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80065f6:	f040 808c 	bne.w	8006712 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6819      	ldr	r1, [r3, #0]
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	689a      	ldr	r2, [r3, #8]
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	01db      	lsls	r3, r3, #7
 8006606:	440b      	add	r3, r1
 8006608:	33a8      	adds	r3, #168	@ 0xa8
 800660a:	601a      	str	r2, [r3, #0]
         break;
 800660c:	e081      	b.n	8006712 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	3301      	adds	r3, #1
 8006616:	01db      	lsls	r3, r3, #7
 8006618:	4413      	add	r3, r2
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68fa      	ldr	r2, [r7, #12]
 800661e:	6811      	ldr	r1, [r2, #0]
 8006620:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	3301      	adds	r3, #1
 8006628:	01db      	lsls	r3, r3, #7
 800662a:	440b      	add	r3, r1
 800662c:	601a      	str	r2, [r3, #0]
         break;
 800662e:	e070      	b.n	8006712 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6819      	ldr	r1, [r3, #0]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	01db      	lsls	r3, r3, #7
 800663c:	440b      	add	r3, r1
 800663e:	33a8      	adds	r3, #168	@ 0xa8
 8006640:	601a      	str	r2, [r3, #0]
        break;
 8006642:	e069      	b.n	8006718 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6819      	ldr	r1, [r3, #0]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	01db      	lsls	r3, r3, #7
 8006650:	440b      	add	r3, r1
 8006652:	33ac      	adds	r3, #172	@ 0xac
 8006654:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d03f      	beq.n	80066de <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	3301      	adds	r3, #1
 8006666:	01db      	lsls	r3, r3, #7
 8006668:	4413      	add	r3, r2
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	6811      	ldr	r1, [r2, #0]
 8006670:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	3301      	adds	r3, #1
 8006678:	01db      	lsls	r3, r3, #7
 800667a:	440b      	add	r3, r1
 800667c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	3301      	adds	r3, #1
 8006686:	01db      	lsls	r3, r3, #7
 8006688:	4413      	add	r3, r2
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	68f9      	ldr	r1, [r7, #12]
 8006694:	6809      	ldr	r1, [r1, #0]
 8006696:	431a      	orrs	r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	3301      	adds	r3, #1
 800669c:	01db      	lsls	r3, r3, #7
 800669e:	440b      	add	r3, r1
 80066a0:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066aa:	d109      	bne.n	80066c0 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6819      	ldr	r1, [r3, #0]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	01db      	lsls	r3, r3, #7
 80066b8:	440b      	add	r3, r1
 80066ba:	339c      	adds	r3, #156	@ 0x9c
 80066bc:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 80066be:	e02a      	b.n	8006716 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066c8:	d125      	bne.n	8006716 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6819      	ldr	r1, [r3, #0]
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	01db      	lsls	r3, r3, #7
 80066d6:	440b      	add	r3, r1
 80066d8:	33a8      	adds	r3, #168	@ 0xa8
 80066da:	601a      	str	r2, [r3, #0]
         break;
 80066dc:	e01b      	b.n	8006716 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	3301      	adds	r3, #1
 80066e6:	01db      	lsls	r3, r3, #7
 80066e8:	4413      	add	r3, r2
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	6811      	ldr	r1, [r2, #0]
 80066f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	3301      	adds	r3, #1
 80066f8:	01db      	lsls	r3, r3, #7
 80066fa:	440b      	add	r3, r1
 80066fc:	601a      	str	r2, [r3, #0]
         break;
 80066fe:	e00a      	b.n	8006716 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2207      	movs	r2, #7
 8006704:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 8006710:	e002      	b.n	8006718 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8006712:	bf00      	nop
 8006714:	e000      	b.n	8006718 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8006716:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b07      	cmp	r3, #7
 8006722:	d101      	bne.n	8006728 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e008      	b.n	800673a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3714      	adds	r7, #20
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop

08006748 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	607a      	str	r2, [r7, #4]
 8006754:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b02      	cmp	r3, #2
 8006760:	d101      	bne.n	8006766 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8006762:	2302      	movs	r3, #2
 8006764:	e01d      	b.n	80067a2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800676c:	2b01      	cmp	r3, #1
 800676e:	d101      	bne.n	8006774 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8006770:	2302      	movs	r3, #2
 8006772:	e016      	b.n	80067a2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2202      	movs	r2, #2
 8006780:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	68b9      	ldr	r1, [r7, #8]
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fbb0 	bl	8006ef0 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b083      	sub	sp, #12
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d101      	bne.n	80067c2 <HAL_HRTIM_WaveformOutputStart+0x18>
 80067be:	2302      	movs	r3, #2
 80067c0:	e01a      	b.n	80067f8 <HAL_HRTIM_WaveformOutputStart+0x4e>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2202      	movs	r2, #2
 80067ce:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	430a      	orrs	r2, r1
 80067e2:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006814:	2b01      	cmp	r3, #1
 8006816:	d101      	bne.n	800681c <HAL_HRTIM_WaveformOutputStop+0x18>
 8006818:	2302      	movs	r3, #2
 800681a:	e01a      	b.n	8006852 <HAL_HRTIM_WaveformOutputStop+0x4e>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2202      	movs	r2, #2
 8006828:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f8d3 1398 	ldr.w	r1, [r3, #920]	@ 0x398
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	f8c3 2398 	str.w	r2, [r3, #920]	@ 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800686e:	2b01      	cmp	r3, #1
 8006870:	d101      	bne.n	8006876 <HAL_HRTIM_WaveformCountStart+0x18>
 8006872:	2302      	movs	r3, #2
 8006874:	e018      	b.n	80068a8 <HAL_HRTIM_WaveformCountStart+0x4a>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2202      	movs	r2, #2
 8006882:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6819      	ldr	r1, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	430a      	orrs	r2, r1
 8006894:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_HRTIM_WaveformCountStop>:
  * @retval HAL status
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t Timers)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_HRTIM_WaveformCountStop+0x18>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e019      	b.n	8006900 <HAL_HRTIM_WaveformCountStop+0x4c>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2202      	movs	r2, #2
 80068d8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	6819      	ldr	r1, [r3, #0]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	43da      	mvns	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	400a      	ands	r2, r1
 80068ec:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f023 0307 	bic.w	r3, r3, #7
 8006924:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0318 	bic.w	r3, r3, #24
 8006936:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	6812      	ldr	r2, [r2, #0]
 8006952:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	6852      	ldr	r2, [r2, #4]
 800695c:	619a      	str	r2, [r3, #24]
}
 800695e:	bf00      	nop
 8006960:	3714      	adds	r7, #20
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr

0800696a <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800696a:	b480      	push	{r7}
 800696c:	b087      	sub	sp, #28
 800696e:	af00      	add	r7, sp, #0
 8006970:	60f8      	str	r0, [r7, #12]
 8006972:	60b9      	str	r1, [r7, #8]
 8006974:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	3301      	adds	r3, #1
 800697e:	01db      	lsls	r3, r3, #7
 8006980:	4413      	add	r3, r2
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	f023 0307 	bic.w	r3, r3, #7
 800698c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f023 0318 	bic.w	r3, r3, #24
 800699e:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	3301      	adds	r3, #1
 80069b2:	01db      	lsls	r3, r3, #7
 80069b4:	4413      	add	r3, r2
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6819      	ldr	r1, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	01db      	lsls	r3, r3, #7
 80069c6:	440b      	add	r3, r1
 80069c8:	3394      	adds	r3, #148	@ 0x94
 80069ca:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6819      	ldr	r1, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	01db      	lsls	r3, r3, #7
 80069d8:	440b      	add	r3, r1
 80069da:	3398      	adds	r3, #152	@ 0x98
 80069dc:	601a      	str	r2, [r3, #0]
}
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b085      	sub	sp, #20
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8006a04:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f023 0320 	bic.w	r3, r3, #32
 8006a0c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a1e:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	695b      	ldr	r3, [r3, #20]
 8006a24:	2b20      	cmp	r3, #32
 8006a26:	d003      	beq.n	8006a30 <HRTIM_MasterWaveform_Config+0x46>
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d108      	bne.n	8006a42 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a36:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f043 0320 	orr.w	r3, r3, #32
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e021      	b.n	8006a86 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	d108      	bne.n	8006a5c <HRTIM_MasterWaveform_Config+0x72>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a50:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	e014      	b.n	8006a86 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d108      	bne.n	8006a76 <HRTIM_MasterWaveform_Config+0x8c>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a6a:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	e007      	b.n	8006a86 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
        hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f023 0320 	bic.w	r3, r3, #32
 8006a7c:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a84:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a8c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	69db      	ldr	r3, [r3, #28]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a9e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006ab0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8006ac2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006ad4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006ae8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006afa:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8006b18:	bf00      	nop
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b08b      	sub	sp, #44	@ 0x2c
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	3301      	adds	r3, #1
 8006b38:	01db      	lsls	r3, r3, #7
 8006b3a:	4413      	add	r3, r2
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	6811      	ldr	r1, [r2, #0]
 8006b42:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	01db      	lsls	r3, r3, #7
 8006b4c:	440b      	add	r3, r1
 8006b4e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	3301      	adds	r3, #1
 8006b58:	01db      	lsls	r3, r3, #7
 8006b5a:	4413      	add	r3, r2
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	01db      	lsls	r3, r3, #7
 8006b68:	4413      	add	r3, r2
 8006b6a:	33e8      	adds	r3, #232	@ 0xe8
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	01db      	lsls	r3, r3, #7
 8006b78:	4413      	add	r3, r2
 8006b7a:	33e4      	adds	r3, #228	@ 0xe4
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8006b88:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	f023 0320 	bic.w	r3, r3, #32
 8006b90:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	2b20      	cmp	r3, #32
 8006ba2:	d003      	beq.n	8006bac <HRTIM_TimingUnitWaveform_Config+0x88>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d108      	bne.n	8006bbe <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8006bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bae:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8006bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	f043 0320 	orr.w	r3, r3, #32
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bbc:	e021      	b.n	8006c02 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d108      	bne.n	8006bd8 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bcc:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd6:	e014      	b.n	8006c02 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d108      	bne.n	8006bf2 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8006be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006be6:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8006be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bf0:	e007      	b.n	8006c02 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
        hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	f023 0320 	bic.w	r3, r3, #32
 8006bf8:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfc:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8006c00:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c08:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	69db      	ldr	r3, [r3, #28]
 8006c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c10:	4313      	orrs	r3, r2
 8006c12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a1b      	ldr	r3, [r3, #32]
 8006c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c22:	4313      	orrs	r3, r2
 8006c24:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c34:	4313      	orrs	r3, r2
 8006c36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8006c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8006c3e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c46:	4313      	orrs	r3, r2
 8006c48:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006c50:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006c62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c6c:	d103      	bne.n	8006c76 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c74:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8006c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c84:	4313      	orrs	r3, r2
 8006c86:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8006c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c96:	4313      	orrs	r3, r2
 8006c98:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8006ca0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cac:	4313      	orrs	r3, r2
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006cb6:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cc0:	69ba      	ldr	r2, [r7, #24]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ccc:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	61bb      	str	r3, [r7, #24]

    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8006cd8:	6a3b      	ldr	r3, [r7, #32]
 8006cda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cde:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce4:	6a3a      	ldr	r2, [r7, #32]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cee:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8006cf2:	d004      	beq.n	8006cfe <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf8:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8006cfc:	d103      	bne.n	8006d06 <HRTIM_TimingUnitWaveform_Config+0x1e2>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d02:	2b40      	cmp	r3, #64	@ 0x40
 8006d04:	d108      	bne.n	8006d18 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8006d0c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d12:	6a3a      	ldr	r2, [r7, #32]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8006d18:	6a3b      	ldr	r3, [r7, #32]
 8006d1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d1e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d24:	6a3a      	ldr	r2, [r7, #32]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d2e:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2b05      	cmp	r3, #5
 8006d34:	d850      	bhi.n	8006dd8 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8006d36:	a201      	add	r2, pc, #4	@ (adr r2, 8006d3c <HRTIM_TimingUnitWaveform_Config+0x218>)
 8006d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d3c:	08006d55 	.word	0x08006d55
 8006d40:	08006d6b 	.word	0x08006d6b
 8006d44:	08006d81 	.word	0x08006d81
 8006d48:	08006d97 	.word	0x08006d97
 8006d4c:	08006dad 	.word	0x08006dad
 8006d50:	08006dc3 	.word	0x08006dc3
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d5a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	69fa      	ldr	r2, [r7, #28]
 8006d64:	4313      	orrs	r3, r2
 8006d66:	61fb      	str	r3, [r7, #28]
      break;
 8006d68:	e037      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d70:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	69fa      	ldr	r2, [r7, #28]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	61fb      	str	r3, [r7, #28]
      break;
 8006d7e:	e02c      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006d86:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8c:	00db      	lsls	r3, r3, #3
 8006d8e:	69fa      	ldr	r2, [r7, #28]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	61fb      	str	r3, [r7, #28]
      break;
 8006d94:	e021      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006d9c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	69fa      	ldr	r2, [r7, #28]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	61fb      	str	r3, [r7, #28]
      break;
 8006daa:	e016      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006db2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db8:	015b      	lsls	r3, r3, #5
 8006dba:	69fa      	ldr	r2, [r7, #28]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	61fb      	str	r3, [r7, #28]
      break;
 8006dc0:	e00b      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006dc8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 6U);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dce:	019b      	lsls	r3, r3, #6
 8006dd0:	69fa      	ldr	r2, [r7, #28]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	61fb      	str	r3, [r7, #28]
      break;
 8006dd6:	e000      	b.n	8006dda <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  default:
    break;
 8006dd8:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	3301      	adds	r3, #1
 8006de2:	01db      	lsls	r3, r3, #7
 8006de4:	4413      	add	r3, r2
 8006de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006de8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	01db      	lsls	r3, r3, #7
 8006df2:	4413      	add	r3, r2
 8006df4:	33e8      	adds	r3, #232	@ 0xe8
 8006df6:	69ba      	ldr	r2, [r7, #24]
 8006df8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	01db      	lsls	r3, r3, #7
 8006e02:	4413      	add	r3, r2
 8006e04:	33e4      	adds	r3, #228	@ 0xe4
 8006e06:	6a3a      	ldr	r2, [r7, #32]
 8006e08:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	01db      	lsls	r3, r3, #7
 8006e12:	4413      	add	r3, r2
 8006e14:	33d4      	adds	r3, #212	@ 0xd4
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8006e24:	bf00      	nop
 8006e26:	372c      	adds	r7, #44	@ 0x2c
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef * pTimerCtl)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
   uint32_t hrtim_timcr2;

   /* Configure timing unit (Timer A to Timer F) */
   hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	01db      	lsls	r3, r3, #7
 8006e44:	4413      	add	r3, r2
 8006e46:	33ec      	adds	r3, #236	@ 0xec
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	617b      	str	r3, [r7, #20]

   /* Set the UpDown counting Mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f023 0310 	bic.w	r3, r3, #16
 8006e52:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	011b      	lsls	r3, r3, #4
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]

   /* Set the TrigHalf Mode : requires the counter to be disabled */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006e66:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	617b      	str	r3, [r7, #20]

   /* define the compare event operating mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e78:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	617b      	str	r3, [r7, #20]

   /* define the compare event operating mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e8a:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]

   if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d11a      	bne.n	8006ed4 <HRTIM_TimingUnitWaveform_Control+0xa4>
   {
      /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	f023 0304 	bic.w	r3, r3, #4
 8006ea4:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]

      /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	f023 0302 	bic.w	r3, r3, #2
 8006eb6:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]

      /* Enable the DualChannel DAC trigger */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f023 0301 	bic.w	r3, r3, #1
 8006ec8:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]
   }
   /* Update the HRTIM registers */
   hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	01db      	lsls	r3, r3, #7
 8006edc:	4413      	add	r3, r2
 8006ede:	33ec      	adds	r3, #236	@ 0xec
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	601a      	str	r2, [r3, #0]

}
 8006ee4:	bf00      	nop
 8006ee6:	371c      	adds	r7, #28
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b089      	sub	sp, #36	@ 0x24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
 8006efc:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8006efe:	2300      	movs	r3, #0
 8006f00:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	01db      	lsls	r3, r3, #7
 8006f0a:	4413      	add	r3, r2
 8006f0c:	33e4      	adds	r3, #228	@ 0xe4
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	01db      	lsls	r3, r3, #7
 8006f1a:	4413      	add	r3, r2
 8006f1c:	33b8      	adds	r3, #184	@ 0xb8
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	617b      	str	r3, [r7, #20]

  switch (Output)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f28:	d05d      	beq.n	8006fe6 <HRTIM_OutputConfig+0xf6>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f30:	d86e      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f38:	d042      	beq.n	8006fc0 <HRTIM_OutputConfig+0xd0>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f40:	d866      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f48:	d04d      	beq.n	8006fe6 <HRTIM_OutputConfig+0xf6>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f50:	d85e      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f58:	d032      	beq.n	8006fc0 <HRTIM_OutputConfig+0xd0>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f60:	d856      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2b80      	cmp	r3, #128	@ 0x80
 8006f66:	d03e      	beq.n	8006fe6 <HRTIM_OutputConfig+0xf6>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b80      	cmp	r3, #128	@ 0x80
 8006f6c:	d850      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b40      	cmp	r3, #64	@ 0x40
 8006f72:	d025      	beq.n	8006fc0 <HRTIM_OutputConfig+0xd0>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b40      	cmp	r3, #64	@ 0x40
 8006f78:	d84a      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d01f      	beq.n	8006fc0 <HRTIM_OutputConfig+0xd0>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d044      	beq.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b20      	cmp	r3, #32
 8006f8a:	d841      	bhi.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d33e      	bcc.n	8007010 <HRTIM_OutputConfig+0x120>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3b02      	subs	r3, #2
 8006f96:	2201      	movs	r2, #1
 8006f98:	409a      	lsls	r2, r3
 8006f9a:	4b48      	ldr	r3, [pc, #288]	@ (80070bc <HRTIM_OutputConfig+0x1cc>)
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	bf14      	ite	ne
 8006fa2:	2301      	movne	r3, #1
 8006fa4:	2300      	moveq	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d11c      	bne.n	8006fe6 <HRTIM_OutputConfig+0xf6>
 8006fac:	f244 0304 	movw	r3, #16388	@ 0x4004
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	bf14      	ite	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	2300      	moveq	r3, #0
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d027      	beq.n	8007010 <HRTIM_OutputConfig+0x120>
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
  case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6819      	ldr	r1, [r3, #0]
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	01db      	lsls	r3, r3, #7
 8006fcc:	440b      	add	r3, r1
 8006fce:	33bc      	adds	r3, #188	@ 0xbc
 8006fd0:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6819      	ldr	r1, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	689a      	ldr	r2, [r3, #8]
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	01db      	lsls	r3, r3, #7
 8006fde:	440b      	add	r3, r1
 8006fe0:	33c0      	adds	r3, #192	@ 0xc0
 8006fe2:	601a      	str	r2, [r3, #0]
      break;
 8006fe4:	e015      	b.n	8007012 <HRTIM_OutputConfig+0x122>
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
  case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6819      	ldr	r1, [r3, #0]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	01db      	lsls	r3, r3, #7
 8006ff2:	440b      	add	r3, r1
 8006ff4:	33c4      	adds	r3, #196	@ 0xc4
 8006ff6:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6819      	ldr	r1, [r3, #0]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	01db      	lsls	r3, r3, #7
 8007004:	440b      	add	r3, r1
 8007006:	33c8      	adds	r3, #200	@ 0xc8
 8007008:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800700a:	2310      	movs	r3, #16
 800700c:	61bb      	str	r3, [r7, #24]
      break;
 800700e:	e000      	b.n	8007012 <HRTIM_OutputConfig+0x122>
    }

  default:
    break;
 8007010:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8007012:	22fe      	movs	r2, #254	@ 0xfe
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800701a:	43db      	mvns	r3, r3
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	4013      	ands	r3, r2
 8007020:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	fa02 f303 	lsl.w	r3, r2, r3
 800702c:	69fa      	ldr	r2, [r7, #28]
 800702e:	4313      	orrs	r3, r2
 8007030:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	68da      	ldr	r2, [r3, #12]
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	fa02 f303 	lsl.w	r3, r2, r3
 800703c:	69fa      	ldr	r2, [r7, #28]
 800703e:	4313      	orrs	r3, r2
 8007040:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	691a      	ldr	r2, [r3, #16]
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	fa02 f303 	lsl.w	r3, r2, r3
 800704c:	69fa      	ldr	r2, [r7, #28]
 800704e:	4313      	orrs	r3, r2
 8007050:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	695a      	ldr	r2, [r3, #20]
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	fa02 f303 	lsl.w	r3, r2, r3
 800705c:	69fa      	ldr	r2, [r7, #28]
 800705e:	4313      	orrs	r3, r2
 8007060:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	699a      	ldr	r2, [r3, #24]
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	69fa      	ldr	r2, [r7, #28]
 800706e:	4313      	orrs	r3, r2
 8007070:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	2b08      	cmp	r3, #8
 8007078:	d111      	bne.n	800709e <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10c      	bne.n	800709e <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800708a:	2b00      	cmp	r3, #0
 800708c:	d107      	bne.n	800709e <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	69da      	ldr	r2, [r3, #28]
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	fa02 f303 	lsl.w	r3, r2, r3
 8007098:	69fa      	ldr	r2, [r7, #28]
 800709a:	4313      	orrs	r3, r2
 800709c:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	01db      	lsls	r3, r3, #7
 80070a6:	4413      	add	r3, r2
 80070a8:	33e4      	adds	r3, #228	@ 0xe4
 80070aa:	69fa      	ldr	r2, [r7, #28]
 80070ac:	601a      	str	r2, [r3, #0]
}
 80070ae:	bf00      	nop
 80070b0:	3724      	adds	r7, #36	@ 0x24
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	40000041 	.word	0x40000041

080070c0 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b06      	cmp	r3, #6
 80070ce:	d85e      	bhi.n	800718e <HRTIM_ForceRegistersUpdate+0xce>
 80070d0:	a201      	add	r2, pc, #4	@ (adr r2, 80070d8 <HRTIM_ForceRegistersUpdate+0x18>)
 80070d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d6:	bf00      	nop
 80070d8:	0800710b 	.word	0x0800710b
 80070dc:	08007121 	.word	0x08007121
 80070e0:	08007137 	.word	0x08007137
 80070e4:	0800714d 	.word	0x0800714d
 80070e8:	08007163 	.word	0x08007163
 80070ec:	08007179 	.word	0x08007179
 80070f0:	080070f5 	.word	0x080070f5
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f042 0201 	orr.w	r2, r2, #1
 8007104:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007108:	e042      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0202 	orr.w	r2, r2, #2
 800711a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800711e:	e037      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0204 	orr.w	r2, r2, #4
 8007130:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007134:	e02c      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f042 0208 	orr.w	r2, r2, #8
 8007146:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800714a:	e021      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f042 0210 	orr.w	r2, r2, #16
 800715c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007160:	e016      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f042 0220 	orr.w	r2, r2, #32
 8007172:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007176:	e00b      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007188:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800718c:	e000      	b.n	8007190 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  default:
    break;
 800718e:	bf00      	nop
  }
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d141      	bne.n	800722e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071aa:	4b4b      	ldr	r3, [pc, #300]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071b6:	d131      	bne.n	800721c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071b8:	4b47      	ldr	r3, [pc, #284]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071be:	4a46      	ldr	r2, [pc, #280]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071c8:	4b43      	ldr	r3, [pc, #268]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071d0:	4a41      	ldr	r2, [pc, #260]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071d8:	4b40      	ldr	r3, [pc, #256]	@ (80072dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2232      	movs	r2, #50	@ 0x32
 80071de:	fb02 f303 	mul.w	r3, r2, r3
 80071e2:	4a3f      	ldr	r2, [pc, #252]	@ (80072e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80071e4:	fba2 2303 	umull	r2, r3, r2, r3
 80071e8:	0c9b      	lsrs	r3, r3, #18
 80071ea:	3301      	adds	r3, #1
 80071ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071ee:	e002      	b.n	80071f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071f6:	4b38      	ldr	r3, [pc, #224]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007202:	d102      	bne.n	800720a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f2      	bne.n	80071f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800720a:	4b33      	ldr	r3, [pc, #204]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007216:	d158      	bne.n	80072ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e057      	b.n	80072cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800721c:	4b2e      	ldr	r3, [pc, #184]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800721e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007222:	4a2d      	ldr	r2, [pc, #180]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007224:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007228:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800722c:	e04d      	b.n	80072ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007234:	d141      	bne.n	80072ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007236:	4b28      	ldr	r3, [pc, #160]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800723e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007242:	d131      	bne.n	80072a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007244:	4b24      	ldr	r3, [pc, #144]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800724a:	4a23      	ldr	r2, [pc, #140]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800724c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007250:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007254:	4b20      	ldr	r3, [pc, #128]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800725c:	4a1e      	ldr	r2, [pc, #120]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800725e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007264:	4b1d      	ldr	r3, [pc, #116]	@ (80072dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2232      	movs	r2, #50	@ 0x32
 800726a:	fb02 f303 	mul.w	r3, r2, r3
 800726e:	4a1c      	ldr	r2, [pc, #112]	@ (80072e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007270:	fba2 2303 	umull	r2, r3, r2, r3
 8007274:	0c9b      	lsrs	r3, r3, #18
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800727a:	e002      	b.n	8007282 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	3b01      	subs	r3, #1
 8007280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007282:	4b15      	ldr	r3, [pc, #84]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800728a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800728e:	d102      	bne.n	8007296 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d1f2      	bne.n	800727c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007296:	4b10      	ldr	r3, [pc, #64]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800729e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a2:	d112      	bne.n	80072ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e011      	b.n	80072cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80072a8:	4b0b      	ldr	r3, [pc, #44]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072ae:	4a0a      	ldr	r2, [pc, #40]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80072b8:	e007      	b.n	80072ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80072ba:	4b07      	ldr	r3, [pc, #28]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80072c2:	4a05      	ldr	r2, [pc, #20]	@ (80072d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80072c8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	40007000 	.word	0x40007000
 80072dc:	20000018 	.word	0x20000018
 80072e0:	431bde83 	.word	0x431bde83

080072e4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80072e4:	b480      	push	{r7}
 80072e6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80072e8:	4b05      	ldr	r3, [pc, #20]	@ (8007300 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	4a04      	ldr	r2, [pc, #16]	@ (8007300 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80072ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072f2:	6093      	str	r3, [r2, #8]
}
 80072f4:	bf00      	nop
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40007000 	.word	0x40007000

08007304 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b088      	sub	sp, #32
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e2fe      	b.n	8007914 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d075      	beq.n	800740e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007322:	4b97      	ldr	r3, [pc, #604]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 030c 	and.w	r3, r3, #12
 800732a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800732c:	4b94      	ldr	r3, [pc, #592]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f003 0303 	and.w	r3, r3, #3
 8007334:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	2b0c      	cmp	r3, #12
 800733a:	d102      	bne.n	8007342 <HAL_RCC_OscConfig+0x3e>
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	2b03      	cmp	r3, #3
 8007340:	d002      	beq.n	8007348 <HAL_RCC_OscConfig+0x44>
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	2b08      	cmp	r3, #8
 8007346:	d10b      	bne.n	8007360 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007348:	4b8d      	ldr	r3, [pc, #564]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d05b      	beq.n	800740c <HAL_RCC_OscConfig+0x108>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d157      	bne.n	800740c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e2d9      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007368:	d106      	bne.n	8007378 <HAL_RCC_OscConfig+0x74>
 800736a:	4b85      	ldr	r3, [pc, #532]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a84      	ldr	r2, [pc, #528]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007374:	6013      	str	r3, [r2, #0]
 8007376:	e01d      	b.n	80073b4 <HAL_RCC_OscConfig+0xb0>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007380:	d10c      	bne.n	800739c <HAL_RCC_OscConfig+0x98>
 8007382:	4b7f      	ldr	r3, [pc, #508]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a7e      	ldr	r2, [pc, #504]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	4b7c      	ldr	r3, [pc, #496]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a7b      	ldr	r2, [pc, #492]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007398:	6013      	str	r3, [r2, #0]
 800739a:	e00b      	b.n	80073b4 <HAL_RCC_OscConfig+0xb0>
 800739c:	4b78      	ldr	r3, [pc, #480]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a77      	ldr	r2, [pc, #476]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80073a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	4b75      	ldr	r3, [pc, #468]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a74      	ldr	r2, [pc, #464]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80073ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d013      	beq.n	80073e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073bc:	f7fc fdd4 	bl	8003f68 <HAL_GetTick>
 80073c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073c2:	e008      	b.n	80073d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073c4:	f7fc fdd0 	bl	8003f68 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	2b64      	cmp	r3, #100	@ 0x64
 80073d0:	d901      	bls.n	80073d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073d2:	2303      	movs	r3, #3
 80073d4:	e29e      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073d6:	4b6a      	ldr	r3, [pc, #424]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0f0      	beq.n	80073c4 <HAL_RCC_OscConfig+0xc0>
 80073e2:	e014      	b.n	800740e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e4:	f7fc fdc0 	bl	8003f68 <HAL_GetTick>
 80073e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073ea:	e008      	b.n	80073fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073ec:	f7fc fdbc 	bl	8003f68 <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	2b64      	cmp	r3, #100	@ 0x64
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e28a      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80073fe:	4b60      	ldr	r3, [pc, #384]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1f0      	bne.n	80073ec <HAL_RCC_OscConfig+0xe8>
 800740a:	e000      	b.n	800740e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800740c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	2b00      	cmp	r3, #0
 8007418:	d075      	beq.n	8007506 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800741a:	4b59      	ldr	r3, [pc, #356]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	f003 030c 	and.w	r3, r3, #12
 8007422:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007424:	4b56      	ldr	r3, [pc, #344]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f003 0303 	and.w	r3, r3, #3
 800742c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	2b0c      	cmp	r3, #12
 8007432:	d102      	bne.n	800743a <HAL_RCC_OscConfig+0x136>
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	2b02      	cmp	r3, #2
 8007438:	d002      	beq.n	8007440 <HAL_RCC_OscConfig+0x13c>
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	2b04      	cmp	r3, #4
 800743e:	d11f      	bne.n	8007480 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007440:	4b4f      	ldr	r3, [pc, #316]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007448:	2b00      	cmp	r3, #0
 800744a:	d005      	beq.n	8007458 <HAL_RCC_OscConfig+0x154>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e25d      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007458:	4b49      	ldr	r3, [pc, #292]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	061b      	lsls	r3, r3, #24
 8007466:	4946      	ldr	r1, [pc, #280]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007468:	4313      	orrs	r3, r2
 800746a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800746c:	4b45      	ldr	r3, [pc, #276]	@ (8007584 <HAL_RCC_OscConfig+0x280>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4618      	mov	r0, r3
 8007472:	f7fc fd2d 	bl	8003ed0 <HAL_InitTick>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d043      	beq.n	8007504 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e249      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d023      	beq.n	80074d0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007488:	4b3d      	ldr	r3, [pc, #244]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a3c      	ldr	r2, [pc, #240]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800748e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007494:	f7fc fd68 	bl	8003f68 <HAL_GetTick>
 8007498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800749a:	e008      	b.n	80074ae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800749c:	f7fc fd64 	bl	8003f68 <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d901      	bls.n	80074ae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e232      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074ae:	4b34      	ldr	r3, [pc, #208]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d0f0      	beq.n	800749c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ba:	4b31      	ldr	r3, [pc, #196]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	061b      	lsls	r3, r3, #24
 80074c8:	492d      	ldr	r1, [pc, #180]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	604b      	str	r3, [r1, #4]
 80074ce:	e01a      	b.n	8007506 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074d0:	4b2b      	ldr	r3, [pc, #172]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a2a      	ldr	r2, [pc, #168]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074dc:	f7fc fd44 	bl	8003f68 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074e4:	f7fc fd40 	bl	8003f68 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e20e      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074f6:	4b22      	ldr	r3, [pc, #136]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f0      	bne.n	80074e4 <HAL_RCC_OscConfig+0x1e0>
 8007502:	e000      	b.n	8007506 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007504:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0308 	and.w	r3, r3, #8
 800750e:	2b00      	cmp	r3, #0
 8007510:	d041      	beq.n	8007596 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d01c      	beq.n	8007554 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800751a:	4b19      	ldr	r3, [pc, #100]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800751c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007520:	4a17      	ldr	r2, [pc, #92]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007522:	f043 0301 	orr.w	r3, r3, #1
 8007526:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800752a:	f7fc fd1d 	bl	8003f68 <HAL_GetTick>
 800752e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007530:	e008      	b.n	8007544 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007532:	f7fc fd19 	bl	8003f68 <HAL_GetTick>
 8007536:	4602      	mov	r2, r0
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	2b02      	cmp	r3, #2
 800753e:	d901      	bls.n	8007544 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	e1e7      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007544:	4b0e      	ldr	r3, [pc, #56]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800754a:	f003 0302 	and.w	r3, r3, #2
 800754e:	2b00      	cmp	r3, #0
 8007550:	d0ef      	beq.n	8007532 <HAL_RCC_OscConfig+0x22e>
 8007552:	e020      	b.n	8007596 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007554:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 8007556:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800755a:	4a09      	ldr	r2, [pc, #36]	@ (8007580 <HAL_RCC_OscConfig+0x27c>)
 800755c:	f023 0301 	bic.w	r3, r3, #1
 8007560:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007564:	f7fc fd00 	bl	8003f68 <HAL_GetTick>
 8007568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800756a:	e00d      	b.n	8007588 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800756c:	f7fc fcfc 	bl	8003f68 <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	2b02      	cmp	r3, #2
 8007578:	d906      	bls.n	8007588 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800757a:	2303      	movs	r3, #3
 800757c:	e1ca      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
 800757e:	bf00      	nop
 8007580:	40021000 	.word	0x40021000
 8007584:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007588:	4b8c      	ldr	r3, [pc, #560]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800758a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1ea      	bne.n	800756c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0304 	and.w	r3, r3, #4
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f000 80a6 	beq.w	80076f0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075a4:	2300      	movs	r3, #0
 80075a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80075a8:	4b84      	ldr	r3, [pc, #528]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80075aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <HAL_RCC_OscConfig+0x2b4>
 80075b4:	2301      	movs	r3, #1
 80075b6:	e000      	b.n	80075ba <HAL_RCC_OscConfig+0x2b6>
 80075b8:	2300      	movs	r3, #0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075be:	4b7f      	ldr	r3, [pc, #508]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80075c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c2:	4a7e      	ldr	r2, [pc, #504]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80075c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80075ca:	4b7c      	ldr	r3, [pc, #496]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80075cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80075d6:	2301      	movs	r3, #1
 80075d8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075da:	4b79      	ldr	r3, [pc, #484]	@ (80077c0 <HAL_RCC_OscConfig+0x4bc>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d118      	bne.n	8007618 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075e6:	4b76      	ldr	r3, [pc, #472]	@ (80077c0 <HAL_RCC_OscConfig+0x4bc>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a75      	ldr	r2, [pc, #468]	@ (80077c0 <HAL_RCC_OscConfig+0x4bc>)
 80075ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075f2:	f7fc fcb9 	bl	8003f68 <HAL_GetTick>
 80075f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075f8:	e008      	b.n	800760c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075fa:	f7fc fcb5 	bl	8003f68 <HAL_GetTick>
 80075fe:	4602      	mov	r2, r0
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	1ad3      	subs	r3, r2, r3
 8007604:	2b02      	cmp	r3, #2
 8007606:	d901      	bls.n	800760c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e183      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800760c:	4b6c      	ldr	r3, [pc, #432]	@ (80077c0 <HAL_RCC_OscConfig+0x4bc>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0f0      	beq.n	80075fa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d108      	bne.n	8007632 <HAL_RCC_OscConfig+0x32e>
 8007620:	4b66      	ldr	r3, [pc, #408]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007626:	4a65      	ldr	r2, [pc, #404]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007628:	f043 0301 	orr.w	r3, r3, #1
 800762c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007630:	e024      	b.n	800767c <HAL_RCC_OscConfig+0x378>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	2b05      	cmp	r3, #5
 8007638:	d110      	bne.n	800765c <HAL_RCC_OscConfig+0x358>
 800763a:	4b60      	ldr	r3, [pc, #384]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800763c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007640:	4a5e      	ldr	r2, [pc, #376]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007642:	f043 0304 	orr.w	r3, r3, #4
 8007646:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800764a:	4b5c      	ldr	r3, [pc, #368]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800764c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007650:	4a5a      	ldr	r2, [pc, #360]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007652:	f043 0301 	orr.w	r3, r3, #1
 8007656:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800765a:	e00f      	b.n	800767c <HAL_RCC_OscConfig+0x378>
 800765c:	4b57      	ldr	r3, [pc, #348]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800765e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007662:	4a56      	ldr	r2, [pc, #344]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007664:	f023 0301 	bic.w	r3, r3, #1
 8007668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800766c:	4b53      	ldr	r3, [pc, #332]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800766e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007672:	4a52      	ldr	r2, [pc, #328]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007674:	f023 0304 	bic.w	r3, r3, #4
 8007678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d016      	beq.n	80076b2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007684:	f7fc fc70 	bl	8003f68 <HAL_GetTick>
 8007688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800768a:	e00a      	b.n	80076a2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800768c:	f7fc fc6c 	bl	8003f68 <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800769a:	4293      	cmp	r3, r2
 800769c:	d901      	bls.n	80076a2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e138      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076a2:	4b46      	ldr	r3, [pc, #280]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80076a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a8:	f003 0302 	and.w	r3, r3, #2
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d0ed      	beq.n	800768c <HAL_RCC_OscConfig+0x388>
 80076b0:	e015      	b.n	80076de <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076b2:	f7fc fc59 	bl	8003f68 <HAL_GetTick>
 80076b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076b8:	e00a      	b.n	80076d0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076ba:	f7fc fc55 	bl	8003f68 <HAL_GetTick>
 80076be:	4602      	mov	r2, r0
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d901      	bls.n	80076d0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e121      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076d0:	4b3a      	ldr	r3, [pc, #232]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80076d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1ed      	bne.n	80076ba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076de:	7ffb      	ldrb	r3, [r7, #31]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d105      	bne.n	80076f0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076e4:	4b35      	ldr	r3, [pc, #212]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80076e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076e8:	4a34      	ldr	r2, [pc, #208]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 80076ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0320 	and.w	r3, r3, #32
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d03c      	beq.n	8007776 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d01c      	beq.n	800773e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007704:	4b2d      	ldr	r3, [pc, #180]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007706:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800770a:	4a2c      	ldr	r2, [pc, #176]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800770c:	f043 0301 	orr.w	r3, r3, #1
 8007710:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007714:	f7fc fc28 	bl	8003f68 <HAL_GetTick>
 8007718:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800771a:	e008      	b.n	800772e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800771c:	f7fc fc24 	bl	8003f68 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b02      	cmp	r3, #2
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e0f2      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800772e:	4b23      	ldr	r3, [pc, #140]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007730:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d0ef      	beq.n	800771c <HAL_RCC_OscConfig+0x418>
 800773c:	e01b      	b.n	8007776 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800773e:	4b1f      	ldr	r3, [pc, #124]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007740:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007744:	4a1d      	ldr	r2, [pc, #116]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007746:	f023 0301 	bic.w	r3, r3, #1
 800774a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800774e:	f7fc fc0b 	bl	8003f68 <HAL_GetTick>
 8007752:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007754:	e008      	b.n	8007768 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007756:	f7fc fc07 	bl	8003f68 <HAL_GetTick>
 800775a:	4602      	mov	r2, r0
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	2b02      	cmp	r3, #2
 8007762:	d901      	bls.n	8007768 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	e0d5      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007768:	4b14      	ldr	r3, [pc, #80]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800776a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1ef      	bne.n	8007756 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 80c9 	beq.w	8007912 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007780:	4b0e      	ldr	r3, [pc, #56]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f003 030c 	and.w	r3, r3, #12
 8007788:	2b0c      	cmp	r3, #12
 800778a:	f000 8083 	beq.w	8007894 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	69db      	ldr	r3, [r3, #28]
 8007792:	2b02      	cmp	r3, #2
 8007794:	d15e      	bne.n	8007854 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007796:	4b09      	ldr	r3, [pc, #36]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a08      	ldr	r2, [pc, #32]	@ (80077bc <HAL_RCC_OscConfig+0x4b8>)
 800779c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a2:	f7fc fbe1 	bl	8003f68 <HAL_GetTick>
 80077a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077a8:	e00c      	b.n	80077c4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077aa:	f7fc fbdd 	bl	8003f68 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d905      	bls.n	80077c4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e0ab      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
 80077bc:	40021000 	.word	0x40021000
 80077c0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077c4:	4b55      	ldr	r3, [pc, #340]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1ec      	bne.n	80077aa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077d0:	4b52      	ldr	r3, [pc, #328]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 80077d2:	68da      	ldr	r2, [r3, #12]
 80077d4:	4b52      	ldr	r3, [pc, #328]	@ (8007920 <HAL_RCC_OscConfig+0x61c>)
 80077d6:	4013      	ands	r3, r2
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	6a11      	ldr	r1, [r2, #32]
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077e0:	3a01      	subs	r2, #1
 80077e2:	0112      	lsls	r2, r2, #4
 80077e4:	4311      	orrs	r1, r2
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80077ea:	0212      	lsls	r2, r2, #8
 80077ec:	4311      	orrs	r1, r2
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80077f2:	0852      	lsrs	r2, r2, #1
 80077f4:	3a01      	subs	r2, #1
 80077f6:	0552      	lsls	r2, r2, #21
 80077f8:	4311      	orrs	r1, r2
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80077fe:	0852      	lsrs	r2, r2, #1
 8007800:	3a01      	subs	r2, #1
 8007802:	0652      	lsls	r2, r2, #25
 8007804:	4311      	orrs	r1, r2
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800780a:	06d2      	lsls	r2, r2, #27
 800780c:	430a      	orrs	r2, r1
 800780e:	4943      	ldr	r1, [pc, #268]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007810:	4313      	orrs	r3, r2
 8007812:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007814:	4b41      	ldr	r3, [pc, #260]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a40      	ldr	r2, [pc, #256]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 800781a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800781e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007820:	4b3e      	ldr	r3, [pc, #248]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	4a3d      	ldr	r2, [pc, #244]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007826:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800782a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782c:	f7fc fb9c 	bl	8003f68 <HAL_GetTick>
 8007830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007832:	e008      	b.n	8007846 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007834:	f7fc fb98 	bl	8003f68 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	2b02      	cmp	r3, #2
 8007840:	d901      	bls.n	8007846 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007842:	2303      	movs	r3, #3
 8007844:	e066      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007846:	4b35      	ldr	r3, [pc, #212]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d0f0      	beq.n	8007834 <HAL_RCC_OscConfig+0x530>
 8007852:	e05e      	b.n	8007912 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007854:	4b31      	ldr	r3, [pc, #196]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a30      	ldr	r2, [pc, #192]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 800785a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800785e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007860:	f7fc fb82 	bl	8003f68 <HAL_GetTick>
 8007864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007866:	e008      	b.n	800787a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007868:	f7fc fb7e 	bl	8003f68 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	2b02      	cmp	r3, #2
 8007874:	d901      	bls.n	800787a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e04c      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800787a:	4b28      	ldr	r3, [pc, #160]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d1f0      	bne.n	8007868 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007886:	4b25      	ldr	r3, [pc, #148]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 8007888:	68da      	ldr	r2, [r3, #12]
 800788a:	4924      	ldr	r1, [pc, #144]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 800788c:	4b25      	ldr	r3, [pc, #148]	@ (8007924 <HAL_RCC_OscConfig+0x620>)
 800788e:	4013      	ands	r3, r2
 8007890:	60cb      	str	r3, [r1, #12]
 8007892:	e03e      	b.n	8007912 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d101      	bne.n	80078a0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e039      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80078a0:	4b1e      	ldr	r3, [pc, #120]	@ (800791c <HAL_RCC_OscConfig+0x618>)
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f003 0203 	and.w	r2, r3, #3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a1b      	ldr	r3, [r3, #32]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d12c      	bne.n	800790e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078be:	3b01      	subs	r3, #1
 80078c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d123      	bne.n	800790e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d11b      	bne.n	800790e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d113      	bne.n	800790e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f0:	085b      	lsrs	r3, r3, #1
 80078f2:	3b01      	subs	r3, #1
 80078f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d109      	bne.n	800790e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007904:	085b      	lsrs	r3, r3, #1
 8007906:	3b01      	subs	r3, #1
 8007908:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800790a:	429a      	cmp	r2, r3
 800790c:	d001      	beq.n	8007912 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e000      	b.n	8007914 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3720      	adds	r7, #32
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	40021000 	.word	0x40021000
 8007920:	019f800c 	.word	0x019f800c
 8007924:	feeefffc 	.word	0xfeeefffc

08007928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b086      	sub	sp, #24
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007932:	2300      	movs	r3, #0
 8007934:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e11e      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007940:	4b91      	ldr	r3, [pc, #580]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 030f 	and.w	r3, r3, #15
 8007948:	683a      	ldr	r2, [r7, #0]
 800794a:	429a      	cmp	r2, r3
 800794c:	d910      	bls.n	8007970 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800794e:	4b8e      	ldr	r3, [pc, #568]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f023 020f 	bic.w	r2, r3, #15
 8007956:	498c      	ldr	r1, [pc, #560]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	4313      	orrs	r3, r2
 800795c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800795e:	4b8a      	ldr	r3, [pc, #552]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 030f 	and.w	r3, r3, #15
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	429a      	cmp	r2, r3
 800796a:	d001      	beq.n	8007970 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e106      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	2b00      	cmp	r3, #0
 800797a:	d073      	beq.n	8007a64 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	2b03      	cmp	r3, #3
 8007982:	d129      	bne.n	80079d8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007984:	4b81      	ldr	r3, [pc, #516]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e0f4      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007994:	f000 f99e 	bl	8007cd4 <RCC_GetSysClockFreqFromPLLSource>
 8007998:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	4a7c      	ldr	r2, [pc, #496]	@ (8007b90 <HAL_RCC_ClockConfig+0x268>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d93f      	bls.n	8007a22 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80079a2:	4b7a      	ldr	r3, [pc, #488]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d009      	beq.n	80079c2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d033      	beq.n	8007a22 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d12f      	bne.n	8007a22 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80079c2:	4b72      	ldr	r3, [pc, #456]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079ca:	4a70      	ldr	r2, [pc, #448]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 80079cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80079d2:	2380      	movs	r3, #128	@ 0x80
 80079d4:	617b      	str	r3, [r7, #20]
 80079d6:	e024      	b.n	8007a22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d107      	bne.n	80079f0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079e0:	4b6a      	ldr	r3, [pc, #424]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d109      	bne.n	8007a00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e0c6      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079f0:	4b66      	ldr	r3, [pc, #408]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d101      	bne.n	8007a00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e0be      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007a00:	f000 f8ce 	bl	8007ba0 <HAL_RCC_GetSysClockFreq>
 8007a04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	4a61      	ldr	r2, [pc, #388]	@ (8007b90 <HAL_RCC_ClockConfig+0x268>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d909      	bls.n	8007a22 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a16:	4a5d      	ldr	r2, [pc, #372]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a1c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007a1e:	2380      	movs	r3, #128	@ 0x80
 8007a20:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a22:	4b5a      	ldr	r3, [pc, #360]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f023 0203 	bic.w	r2, r3, #3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	4957      	ldr	r1, [pc, #348]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a34:	f7fc fa98 	bl	8003f68 <HAL_GetTick>
 8007a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a3a:	e00a      	b.n	8007a52 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a3c:	f7fc fa94 	bl	8003f68 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e095      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a52:	4b4e      	ldr	r3, [pc, #312]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	f003 020c 	and.w	r2, r3, #12
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d1eb      	bne.n	8007a3c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d023      	beq.n	8007ab8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 0304 	and.w	r3, r3, #4
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d005      	beq.n	8007a88 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a7c:	4b43      	ldr	r3, [pc, #268]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4a42      	ldr	r2, [pc, #264]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a82:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007a86:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0308 	and.w	r3, r3, #8
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d007      	beq.n	8007aa4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007a94:	4b3d      	ldr	r3, [pc, #244]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007a9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007aa2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007aa4:	4b39      	ldr	r3, [pc, #228]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	4936      	ldr	r1, [pc, #216]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	608b      	str	r3, [r1, #8]
 8007ab6:	e008      	b.n	8007aca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2b80      	cmp	r3, #128	@ 0x80
 8007abc:	d105      	bne.n	8007aca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007abe:	4b33      	ldr	r3, [pc, #204]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	4a32      	ldr	r2, [pc, #200]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007ac4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ac8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007aca:	4b2f      	ldr	r3, [pc, #188]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 030f 	and.w	r3, r3, #15
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d21d      	bcs.n	8007b14 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f023 020f 	bic.w	r2, r3, #15
 8007ae0:	4929      	ldr	r1, [pc, #164]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ae8:	f7fc fa3e 	bl	8003f68 <HAL_GetTick>
 8007aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007aee:	e00a      	b.n	8007b06 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007af0:	f7fc fa3a 	bl	8003f68 <HAL_GetTick>
 8007af4:	4602      	mov	r2, r0
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	1ad3      	subs	r3, r2, r3
 8007afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d901      	bls.n	8007b06 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e03b      	b.n	8007b7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b06:	4b20      	ldr	r3, [pc, #128]	@ (8007b88 <HAL_RCC_ClockConfig+0x260>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 030f 	and.w	r3, r3, #15
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d1ed      	bne.n	8007af0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0304 	and.w	r3, r3, #4
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d008      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b20:	4b1a      	ldr	r3, [pc, #104]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	4917      	ldr	r1, [pc, #92]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0308 	and.w	r3, r3, #8
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b3e:	4b13      	ldr	r3, [pc, #76]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	490f      	ldr	r1, [pc, #60]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b52:	f000 f825 	bl	8007ba0 <HAL_RCC_GetSysClockFreq>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b0c      	ldr	r3, [pc, #48]	@ (8007b8c <HAL_RCC_ClockConfig+0x264>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	091b      	lsrs	r3, r3, #4
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	490c      	ldr	r1, [pc, #48]	@ (8007b94 <HAL_RCC_ClockConfig+0x26c>)
 8007b64:	5ccb      	ldrb	r3, [r1, r3]
 8007b66:	f003 031f 	and.w	r3, r3, #31
 8007b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b98 <HAL_RCC_ClockConfig+0x270>)
 8007b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007b72:	4b0a      	ldr	r3, [pc, #40]	@ (8007b9c <HAL_RCC_ClockConfig+0x274>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fc f9aa 	bl	8003ed0 <HAL_InitTick>
 8007b7c:	4603      	mov	r3, r0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	40022000 	.word	0x40022000
 8007b8c:	40021000 	.word	0x40021000
 8007b90:	04c4b400 	.word	0x04c4b400
 8007b94:	0800ee24 	.word	0x0800ee24
 8007b98:	20000018 	.word	0x20000018
 8007b9c:	2000001c 	.word	0x2000001c

08007ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007ba6:	4b2c      	ldr	r3, [pc, #176]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f003 030c 	and.w	r3, r3, #12
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d102      	bne.n	8007bb8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8007c5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bb4:	613b      	str	r3, [r7, #16]
 8007bb6:	e047      	b.n	8007c48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007bb8:	4b27      	ldr	r3, [pc, #156]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f003 030c 	and.w	r3, r3, #12
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d102      	bne.n	8007bca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007bc4:	4b26      	ldr	r3, [pc, #152]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007bc6:	613b      	str	r3, [r7, #16]
 8007bc8:	e03e      	b.n	8007c48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007bca:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 030c 	and.w	r3, r3, #12
 8007bd2:	2b0c      	cmp	r3, #12
 8007bd4:	d136      	bne.n	8007c44 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bd6:	4b20      	ldr	r3, [pc, #128]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	f003 0303 	and.w	r3, r3, #3
 8007bde:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007be0:	4b1d      	ldr	r3, [pc, #116]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	091b      	lsrs	r3, r3, #4
 8007be6:	f003 030f 	and.w	r3, r3, #15
 8007bea:	3301      	adds	r3, #1
 8007bec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b03      	cmp	r3, #3
 8007bf2:	d10c      	bne.n	8007c0e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bfc:	4a16      	ldr	r2, [pc, #88]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bfe:	68d2      	ldr	r2, [r2, #12]
 8007c00:	0a12      	lsrs	r2, r2, #8
 8007c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c06:	fb02 f303 	mul.w	r3, r2, r3
 8007c0a:	617b      	str	r3, [r7, #20]
      break;
 8007c0c:	e00c      	b.n	8007c28 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c0e:	4a13      	ldr	r2, [pc, #76]	@ (8007c5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c16:	4a10      	ldr	r2, [pc, #64]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c18:	68d2      	ldr	r2, [r2, #12]
 8007c1a:	0a12      	lsrs	r2, r2, #8
 8007c1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c20:	fb02 f303 	mul.w	r3, r2, r3
 8007c24:	617b      	str	r3, [r7, #20]
      break;
 8007c26:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c28:	4b0b      	ldr	r3, [pc, #44]	@ (8007c58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	0e5b      	lsrs	r3, r3, #25
 8007c2e:	f003 0303 	and.w	r3, r3, #3
 8007c32:	3301      	adds	r3, #1
 8007c34:	005b      	lsls	r3, r3, #1
 8007c36:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c40:	613b      	str	r3, [r7, #16]
 8007c42:	e001      	b.n	8007c48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007c48:	693b      	ldr	r3, [r7, #16]
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	371c      	adds	r7, #28
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	40021000 	.word	0x40021000
 8007c5c:	00f42400 	.word	0x00f42400
 8007c60:	016e3600 	.word	0x016e3600

08007c64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c64:	b480      	push	{r7}
 8007c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c68:	4b03      	ldr	r3, [pc, #12]	@ (8007c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	20000018 	.word	0x20000018

08007c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c80:	f7ff fff0 	bl	8007c64 <HAL_RCC_GetHCLKFreq>
 8007c84:	4602      	mov	r2, r0
 8007c86:	4b06      	ldr	r3, [pc, #24]	@ (8007ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	0a1b      	lsrs	r3, r3, #8
 8007c8c:	f003 0307 	and.w	r3, r3, #7
 8007c90:	4904      	ldr	r1, [pc, #16]	@ (8007ca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c92:	5ccb      	ldrb	r3, [r1, r3]
 8007c94:	f003 031f 	and.w	r3, r3, #31
 8007c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	40021000 	.word	0x40021000
 8007ca4:	0800ee34 	.word	0x0800ee34

08007ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007cac:	f7ff ffda 	bl	8007c64 <HAL_RCC_GetHCLKFreq>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	4b06      	ldr	r3, [pc, #24]	@ (8007ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	0adb      	lsrs	r3, r3, #11
 8007cb8:	f003 0307 	and.w	r3, r3, #7
 8007cbc:	4904      	ldr	r1, [pc, #16]	@ (8007cd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007cbe:	5ccb      	ldrb	r3, [r1, r3]
 8007cc0:	f003 031f 	and.w	r3, r3, #31
 8007cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	40021000 	.word	0x40021000
 8007cd0:	0800ee34 	.word	0x0800ee34

08007cd4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b087      	sub	sp, #28
 8007cd8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007cda:	4b1e      	ldr	r3, [pc, #120]	@ (8007d54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	f003 0303 	and.w	r3, r3, #3
 8007ce2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	091b      	lsrs	r3, r3, #4
 8007cea:	f003 030f 	and.w	r3, r3, #15
 8007cee:	3301      	adds	r3, #1
 8007cf0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d10c      	bne.n	8007d12 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007cf8:	4a17      	ldr	r2, [pc, #92]	@ (8007d58 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d00:	4a14      	ldr	r2, [pc, #80]	@ (8007d54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d02:	68d2      	ldr	r2, [r2, #12]
 8007d04:	0a12      	lsrs	r2, r2, #8
 8007d06:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d0a:	fb02 f303 	mul.w	r3, r2, r3
 8007d0e:	617b      	str	r3, [r7, #20]
    break;
 8007d10:	e00c      	b.n	8007d2c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d12:	4a12      	ldr	r2, [pc, #72]	@ (8007d5c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8007d54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d1c:	68d2      	ldr	r2, [r2, #12]
 8007d1e:	0a12      	lsrs	r2, r2, #8
 8007d20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d24:	fb02 f303 	mul.w	r3, r2, r3
 8007d28:	617b      	str	r3, [r7, #20]
    break;
 8007d2a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007d2c:	4b09      	ldr	r3, [pc, #36]	@ (8007d54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	0e5b      	lsrs	r3, r3, #25
 8007d32:	f003 0303 	and.w	r3, r3, #3
 8007d36:	3301      	adds	r3, #1
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d44:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007d46:	687b      	ldr	r3, [r7, #4]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	371c      	adds	r7, #28
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr
 8007d54:	40021000 	.word	0x40021000
 8007d58:	016e3600 	.word	0x016e3600
 8007d5c:	00f42400 	.word	0x00f42400

08007d60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b086      	sub	sp, #24
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d68:	2300      	movs	r3, #0
 8007d6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	f000 8098 	beq.w	8007eae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d82:	4b43      	ldr	r3, [pc, #268]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d10d      	bne.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d8e:	4b40      	ldr	r3, [pc, #256]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d92:	4a3f      	ldr	r2, [pc, #252]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d98:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007da2:	60bb      	str	r3, [r7, #8]
 8007da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007da6:	2301      	movs	r3, #1
 8007da8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007daa:	4b3a      	ldr	r3, [pc, #232]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a39      	ldr	r2, [pc, #228]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007db4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007db6:	f7fc f8d7 	bl	8003f68 <HAL_GetTick>
 8007dba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dbc:	e009      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007dbe:	f7fc f8d3 	bl	8003f68 <HAL_GetTick>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	d902      	bls.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	74fb      	strb	r3, [r7, #19]
        break;
 8007dd0:	e005      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dd2:	4b30      	ldr	r3, [pc, #192]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d0ef      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007dde:	7cfb      	ldrb	r3, [r7, #19]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d159      	bne.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007de4:	4b2a      	ldr	r3, [pc, #168]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d01e      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d019      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e00:	4b23      	ldr	r3, [pc, #140]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e0c:	4b20      	ldr	r3, [pc, #128]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e12:	4a1f      	ldr	r2, [pc, #124]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e22:	4a1b      	ldr	r2, [pc, #108]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e2c:	4a18      	ldr	r2, [pc, #96]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d016      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e3e:	f7fc f893 	bl	8003f68 <HAL_GetTick>
 8007e42:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e44:	e00b      	b.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e46:	f7fc f88f 	bl	8003f68 <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d902      	bls.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	74fb      	strb	r3, [r7, #19]
            break;
 8007e5c:	e006      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d0ec      	beq.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007e6c:	7cfb      	ldrb	r3, [r7, #19]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d10b      	bne.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e72:	4b07      	ldr	r3, [pc, #28]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e80:	4903      	ldr	r1, [pc, #12]	@ (8007e90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e82:	4313      	orrs	r3, r2
 8007e84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007e88:	e008      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e8a:	7cfb      	ldrb	r3, [r7, #19]
 8007e8c:	74bb      	strb	r3, [r7, #18]
 8007e8e:	e005      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007e90:	40021000 	.word	0x40021000
 8007e94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e98:	7cfb      	ldrb	r3, [r7, #19]
 8007e9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e9c:	7c7b      	ldrb	r3, [r7, #17]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d105      	bne.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ea2:	4ba7      	ldr	r3, [pc, #668]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea6:	4aa6      	ldr	r2, [pc, #664]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007eac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007eba:	4ba1      	ldr	r3, [pc, #644]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec0:	f023 0203 	bic.w	r2, r3, #3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	499d      	ldr	r1, [pc, #628]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 0302 	and.w	r3, r3, #2
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00a      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007edc:	4b98      	ldr	r3, [pc, #608]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee2:	f023 020c 	bic.w	r2, r3, #12
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	4995      	ldr	r1, [pc, #596]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eec:	4313      	orrs	r3, r2
 8007eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 0304 	and.w	r3, r3, #4
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007efe:	4b90      	ldr	r3, [pc, #576]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	498c      	ldr	r1, [pc, #560]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 0308 	and.w	r3, r3, #8
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00a      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007f20:	4b87      	ldr	r3, [pc, #540]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	4984      	ldr	r1, [pc, #528]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f30:	4313      	orrs	r3, r2
 8007f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0310 	and.w	r3, r3, #16
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d00a      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f42:	4b7f      	ldr	r3, [pc, #508]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	497b      	ldr	r1, [pc, #492]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f52:	4313      	orrs	r3, r2
 8007f54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 0320 	and.w	r3, r3, #32
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d00a      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f64:	4b76      	ldr	r3, [pc, #472]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	699b      	ldr	r3, [r3, #24]
 8007f72:	4973      	ldr	r1, [pc, #460]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f74:	4313      	orrs	r3, r2
 8007f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d00a      	beq.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007f86:	4b6e      	ldr	r3, [pc, #440]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f8c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	69db      	ldr	r3, [r3, #28]
 8007f94:	496a      	ldr	r1, [pc, #424]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f96:	4313      	orrs	r3, r2
 8007f98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d00a      	beq.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007fa8:	4b65      	ldr	r3, [pc, #404]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	4962      	ldr	r1, [pc, #392]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007fca:	4b5d      	ldr	r3, [pc, #372]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd8:	4959      	ldr	r1, [pc, #356]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007fec:	4b54      	ldr	r3, [pc, #336]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ff2:	f023 0203 	bic.w	r2, r3, #3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffa:	4951      	ldr	r1, [pc, #324]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00a      	beq.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800800e:	4b4c      	ldr	r3, [pc, #304]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008014:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801c:	4948      	ldr	r1, [pc, #288]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800801e:	4313      	orrs	r3, r2
 8008020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800802c:	2b00      	cmp	r3, #0
 800802e:	d015      	beq.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008030:	4b43      	ldr	r3, [pc, #268]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008036:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800803e:	4940      	ldr	r1, [pc, #256]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008040:	4313      	orrs	r3, r2
 8008042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800804e:	d105      	bne.n	800805c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008050:	4b3b      	ldr	r3, [pc, #236]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	4a3a      	ldr	r2, [pc, #232]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008056:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800805a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008064:	2b00      	cmp	r3, #0
 8008066:	d015      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008068:	4b35      	ldr	r3, [pc, #212]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800806a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800806e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008076:	4932      	ldr	r1, [pc, #200]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008078:	4313      	orrs	r3, r2
 800807a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008086:	d105      	bne.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008088:	4b2d      	ldr	r3, [pc, #180]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	4a2c      	ldr	r2, [pc, #176]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800808e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008092:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d015      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80080a0:	4b27      	ldr	r3, [pc, #156]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ae:	4924      	ldr	r1, [pc, #144]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080be:	d105      	bne.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080c0:	4b1f      	ldr	r3, [pc, #124]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080ca:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d015      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080d8:	4b19      	ldr	r3, [pc, #100]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080e6:	4916      	ldr	r1, [pc, #88]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080f6:	d105      	bne.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080f8:	4b11      	ldr	r3, [pc, #68]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	4a10      	ldr	r2, [pc, #64]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008102:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d019      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008110:	4b0b      	ldr	r3, [pc, #44]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008116:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811e:	4908      	ldr	r1, [pc, #32]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008120:	4313      	orrs	r3, r2
 8008122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800812e:	d109      	bne.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008130:	4b03      	ldr	r3, [pc, #12]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	4a02      	ldr	r2, [pc, #8]	@ (8008140 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008136:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800813a:	60d3      	str	r3, [r2, #12]
 800813c:	e002      	b.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800813e:	bf00      	nop
 8008140:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d015      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008150:	4b29      	ldr	r3, [pc, #164]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008156:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800815e:	4926      	ldr	r1, [pc, #152]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008160:	4313      	orrs	r3, r2
 8008162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800816e:	d105      	bne.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008170:	4b21      	ldr	r3, [pc, #132]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	4a20      	ldr	r2, [pc, #128]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008176:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800817a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d015      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008188:	4b1b      	ldr	r3, [pc, #108]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800818a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800818e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008196:	4918      	ldr	r1, [pc, #96]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008198:	4313      	orrs	r3, r2
 800819a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081a6:	d105      	bne.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80081a8:	4b13      	ldr	r3, [pc, #76]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	4a12      	ldr	r2, [pc, #72]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081b2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d015      	beq.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80081c0:	4b0d      	ldr	r3, [pc, #52]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ce:	490a      	ldr	r1, [pc, #40]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081de:	d105      	bne.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081e0:	4b05      	ldr	r3, [pc, #20]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	4a04      	ldr	r2, [pc, #16]	@ (80081f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081ea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80081ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3718      	adds	r7, #24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	40021000 	.word	0x40021000

080081fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d101      	bne.n	800820e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e09d      	b.n	800834a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008212:	2b00      	cmp	r3, #0
 8008214:	d108      	bne.n	8008228 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800821e:	d009      	beq.n	8008234 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	61da      	str	r2, [r3, #28]
 8008226:	e005      	b.n	8008234 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2200      	movs	r2, #0
 8008238:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d106      	bne.n	8008254 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7fb fc54 	bl	8003afc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2202      	movs	r2, #2
 8008258:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800826a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008274:	d902      	bls.n	800827c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008276:	2300      	movs	r3, #0
 8008278:	60fb      	str	r3, [r7, #12]
 800827a:	e002      	b.n	8008282 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800827c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008280:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800828a:	d007      	beq.n	800829c <HAL_SPI_Init+0xa0>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008294:	d002      	beq.n	800829c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082ac:	431a      	orrs	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	f003 0302 	and.w	r3, r3, #2
 80082b6:	431a      	orrs	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	695b      	ldr	r3, [r3, #20]
 80082bc:	f003 0301 	and.w	r3, r3, #1
 80082c0:	431a      	orrs	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	699b      	ldr	r3, [r3, #24]
 80082c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ca:	431a      	orrs	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	69db      	ldr	r3, [r3, #28]
 80082d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082d4:	431a      	orrs	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a1b      	ldr	r3, [r3, #32]
 80082da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082de:	ea42 0103 	orr.w	r1, r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	0c1b      	lsrs	r3, r3, #16
 80082f8:	f003 0204 	and.w	r2, r3, #4
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008300:	f003 0310 	and.w	r3, r3, #16
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800830a:	f003 0308 	and.w	r3, r3, #8
 800830e:	431a      	orrs	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008318:	ea42 0103 	orr.w	r1, r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	430a      	orrs	r2, r1
 8008328:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	69da      	ldr	r2, [r3, #28]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008338:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b088      	sub	sp, #32
 8008356:	af00      	add	r7, sp, #0
 8008358:	60f8      	str	r0, [r7, #12]
 800835a:	60b9      	str	r1, [r7, #8]
 800835c:	603b      	str	r3, [r7, #0]
 800835e:	4613      	mov	r3, r2
 8008360:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800836c:	2b01      	cmp	r3, #1
 800836e:	d101      	bne.n	8008374 <HAL_SPI_Transmit+0x22>
 8008370:	2302      	movs	r3, #2
 8008372:	e15f      	b.n	8008634 <HAL_SPI_Transmit+0x2e2>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800837c:	f7fb fdf4 	bl	8003f68 <HAL_GetTick>
 8008380:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008382:	88fb      	ldrh	r3, [r7, #6]
 8008384:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b01      	cmp	r3, #1
 8008390:	d002      	beq.n	8008398 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008392:	2302      	movs	r3, #2
 8008394:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008396:	e148      	b.n	800862a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d002      	beq.n	80083a4 <HAL_SPI_Transmit+0x52>
 800839e:	88fb      	ldrh	r3, [r7, #6]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d102      	bne.n	80083aa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80083a8:	e13f      	b.n	800862a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2203      	movs	r2, #3
 80083ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	88fa      	ldrh	r2, [r7, #6]
 80083c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	88fa      	ldrh	r2, [r7, #6]
 80083c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2200      	movs	r2, #0
 80083ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083f4:	d10f      	bne.n	8008416 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008404:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008414:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008420:	2b40      	cmp	r3, #64	@ 0x40
 8008422:	d007      	beq.n	8008434 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008432:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	68db      	ldr	r3, [r3, #12]
 8008438:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800843c:	d94f      	bls.n	80084de <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d002      	beq.n	800844c <HAL_SPI_Transmit+0xfa>
 8008446:	8afb      	ldrh	r3, [r7, #22]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d142      	bne.n	80084d2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008450:	881a      	ldrh	r2, [r3, #0]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800845c:	1c9a      	adds	r2, r3, #2
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008466:	b29b      	uxth	r3, r3
 8008468:	3b01      	subs	r3, #1
 800846a:	b29a      	uxth	r2, r3
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008470:	e02f      	b.n	80084d2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f003 0302 	and.w	r3, r3, #2
 800847c:	2b02      	cmp	r3, #2
 800847e:	d112      	bne.n	80084a6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008484:	881a      	ldrh	r2, [r3, #0]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008490:	1c9a      	adds	r2, r3, #2
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800849a:	b29b      	uxth	r3, r3
 800849c:	3b01      	subs	r3, #1
 800849e:	b29a      	uxth	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80084a4:	e015      	b.n	80084d2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084a6:	f7fb fd5f 	bl	8003f68 <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	683a      	ldr	r2, [r7, #0]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d803      	bhi.n	80084be <HAL_SPI_Transmit+0x16c>
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084bc:	d102      	bne.n	80084c4 <HAL_SPI_Transmit+0x172>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d106      	bne.n	80084d2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80084d0:	e0ab      	b.n	800862a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d1ca      	bne.n	8008472 <HAL_SPI_Transmit+0x120>
 80084dc:	e080      	b.n	80085e0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d002      	beq.n	80084ec <HAL_SPI_Transmit+0x19a>
 80084e6:	8afb      	ldrh	r3, [r7, #22]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d174      	bne.n	80085d6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d912      	bls.n	800851c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084fa:	881a      	ldrh	r2, [r3, #0]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008506:	1c9a      	adds	r2, r3, #2
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008510:	b29b      	uxth	r3, r3
 8008512:	3b02      	subs	r3, #2
 8008514:	b29a      	uxth	r2, r3
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800851a:	e05c      	b.n	80085d6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	330c      	adds	r3, #12
 8008526:	7812      	ldrb	r2, [r2, #0]
 8008528:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852e:	1c5a      	adds	r2, r3, #1
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008538:	b29b      	uxth	r3, r3
 800853a:	3b01      	subs	r3, #1
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008542:	e048      	b.n	80085d6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b02      	cmp	r3, #2
 8008550:	d12b      	bne.n	80085aa <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008556:	b29b      	uxth	r3, r3
 8008558:	2b01      	cmp	r3, #1
 800855a:	d912      	bls.n	8008582 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008560:	881a      	ldrh	r2, [r3, #0]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800856c:	1c9a      	adds	r2, r3, #2
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008576:	b29b      	uxth	r3, r3
 8008578:	3b02      	subs	r3, #2
 800857a:	b29a      	uxth	r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008580:	e029      	b.n	80085d6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	330c      	adds	r3, #12
 800858c:	7812      	ldrb	r2, [r2, #0]
 800858e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008594:	1c5a      	adds	r2, r3, #1
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800859e:	b29b      	uxth	r3, r3
 80085a0:	3b01      	subs	r3, #1
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085a8:	e015      	b.n	80085d6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085aa:	f7fb fcdd 	bl	8003f68 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d803      	bhi.n	80085c2 <HAL_SPI_Transmit+0x270>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c0:	d102      	bne.n	80085c8 <HAL_SPI_Transmit+0x276>
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d106      	bne.n	80085d6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80085c8:	2303      	movs	r3, #3
 80085ca:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80085d4:	e029      	b.n	800862a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085da:	b29b      	uxth	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1b1      	bne.n	8008544 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085e0:	69ba      	ldr	r2, [r7, #24]
 80085e2:	6839      	ldr	r1, [r7, #0]
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f000 fcf9 	bl	8008fdc <SPI_EndRxTxTransaction>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d002      	beq.n	80085f6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2220      	movs	r2, #32
 80085f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10a      	bne.n	8008614 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085fe:	2300      	movs	r3, #0
 8008600:	613b      	str	r3, [r7, #16]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	613b      	str	r3, [r7, #16]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	613b      	str	r3, [r7, #16]
 8008612:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	77fb      	strb	r3, [r7, #31]
 8008620:	e003      	b.n	800862a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008632:	7ffb      	ldrb	r3, [r7, #31]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3720      	adds	r7, #32
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b088      	sub	sp, #32
 8008640:	af02      	add	r7, sp, #8
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	603b      	str	r3, [r7, #0]
 8008648:	4613      	mov	r3, r2
 800864a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800864c:	2300      	movs	r3, #0
 800864e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b01      	cmp	r3, #1
 800865a:	d002      	beq.n	8008662 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800865c:	2302      	movs	r3, #2
 800865e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008660:	e11a      	b.n	8008898 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800866a:	d112      	bne.n	8008692 <HAL_SPI_Receive+0x56>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10e      	bne.n	8008692 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2204      	movs	r2, #4
 8008678:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800867c:	88fa      	ldrh	r2, [r7, #6]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	9300      	str	r3, [sp, #0]
 8008682:	4613      	mov	r3, r2
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f000 f90e 	bl	80088aa <HAL_SPI_TransmitReceive>
 800868e:	4603      	mov	r3, r0
 8008690:	e107      	b.n	80088a2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008698:	2b01      	cmp	r3, #1
 800869a:	d101      	bne.n	80086a0 <HAL_SPI_Receive+0x64>
 800869c:	2302      	movs	r3, #2
 800869e:	e100      	b.n	80088a2 <HAL_SPI_Receive+0x266>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80086a8:	f7fb fc5e 	bl	8003f68 <HAL_GetTick>
 80086ac:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <HAL_SPI_Receive+0x7e>
 80086b4:	88fb      	ldrh	r3, [r7, #6]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d102      	bne.n	80086c0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80086be:	e0eb      	b.n	8008898 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2204      	movs	r2, #4
 80086c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	88fa      	ldrh	r2, [r7, #6]
 80086d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	88fa      	ldrh	r2, [r7, #6]
 80086e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	2200      	movs	r2, #0
 80086ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2200      	movs	r2, #0
 8008700:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	68db      	ldr	r3, [r3, #12]
 8008706:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800870a:	d908      	bls.n	800871e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	685a      	ldr	r2, [r3, #4]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800871a:	605a      	str	r2, [r3, #4]
 800871c:	e007      	b.n	800872e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	685a      	ldr	r2, [r3, #4]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800872c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008736:	d10f      	bne.n	8008758 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008746:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008756:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008762:	2b40      	cmp	r3, #64	@ 0x40
 8008764:	d007      	beq.n	8008776 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008774:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800877e:	d86f      	bhi.n	8008860 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008780:	e034      	b.n	80087ec <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b01      	cmp	r3, #1
 800878e:	d117      	bne.n	80087c0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f103 020c 	add.w	r2, r3, #12
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879c:	7812      	ldrb	r2, [r2, #0]
 800879e:	b2d2      	uxtb	r2, r2
 80087a0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	1c5a      	adds	r2, r3, #1
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	3b01      	subs	r3, #1
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80087be:	e015      	b.n	80087ec <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087c0:	f7fb fbd2 	bl	8003f68 <HAL_GetTick>
 80087c4:	4602      	mov	r2, r0
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	1ad3      	subs	r3, r2, r3
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d803      	bhi.n	80087d8 <HAL_SPI_Receive+0x19c>
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d6:	d102      	bne.n	80087de <HAL_SPI_Receive+0x1a2>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d106      	bne.n	80087ec <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80087de:	2303      	movs	r3, #3
 80087e0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2201      	movs	r2, #1
 80087e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80087ea:	e055      	b.n	8008898 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1c4      	bne.n	8008782 <HAL_SPI_Receive+0x146>
 80087f8:	e038      	b.n	800886c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	f003 0301 	and.w	r3, r3, #1
 8008804:	2b01      	cmp	r3, #1
 8008806:	d115      	bne.n	8008834 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68da      	ldr	r2, [r3, #12]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008812:	b292      	uxth	r2, r2
 8008814:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881a:	1c9a      	adds	r2, r3, #2
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008826:	b29b      	uxth	r3, r3
 8008828:	3b01      	subs	r3, #1
 800882a:	b29a      	uxth	r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008832:	e015      	b.n	8008860 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008834:	f7fb fb98 	bl	8003f68 <HAL_GetTick>
 8008838:	4602      	mov	r2, r0
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	1ad3      	subs	r3, r2, r3
 800883e:	683a      	ldr	r2, [r7, #0]
 8008840:	429a      	cmp	r2, r3
 8008842:	d803      	bhi.n	800884c <HAL_SPI_Receive+0x210>
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884a:	d102      	bne.n	8008852 <HAL_SPI_Receive+0x216>
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d106      	bne.n	8008860 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8008852:	2303      	movs	r3, #3
 8008854:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800885e:	e01b      	b.n	8008898 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008866:	b29b      	uxth	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1c6      	bne.n	80087fa <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	6839      	ldr	r1, [r7, #0]
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 fb5b 	bl	8008f2c <SPI_EndRxTransaction>
 8008876:	4603      	mov	r3, r0
 8008878:	2b00      	cmp	r3, #0
 800887a:	d002      	beq.n	8008882 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2220      	movs	r2, #32
 8008880:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	75fb      	strb	r3, [r7, #23]
 800888e:	e003      	b.n	8008898 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80088a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3718      	adds	r7, #24
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b08a      	sub	sp, #40	@ 0x28
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	60f8      	str	r0, [r7, #12]
 80088b2:	60b9      	str	r1, [r7, #8]
 80088b4:	607a      	str	r2, [r7, #4]
 80088b6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80088b8:	2301      	movs	r3, #1
 80088ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80088bc:	2300      	movs	r3, #0
 80088be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80088c8:	2b01      	cmp	r3, #1
 80088ca:	d101      	bne.n	80088d0 <HAL_SPI_TransmitReceive+0x26>
 80088cc:	2302      	movs	r3, #2
 80088ce:	e20a      	b.n	8008ce6 <HAL_SPI_TransmitReceive+0x43c>
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088d8:	f7fb fb46 	bl	8003f68 <HAL_GetTick>
 80088dc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80088e4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80088ec:	887b      	ldrh	r3, [r7, #2]
 80088ee:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80088f0:	887b      	ldrh	r3, [r7, #2]
 80088f2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80088f4:	7efb      	ldrb	r3, [r7, #27]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d00e      	beq.n	8008918 <HAL_SPI_TransmitReceive+0x6e>
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008900:	d106      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d102      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x66>
 800890a:	7efb      	ldrb	r3, [r7, #27]
 800890c:	2b04      	cmp	r3, #4
 800890e:	d003      	beq.n	8008918 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008910:	2302      	movs	r3, #2
 8008912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008916:	e1e0      	b.n	8008cda <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d005      	beq.n	800892a <HAL_SPI_TransmitReceive+0x80>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d002      	beq.n	800892a <HAL_SPI_TransmitReceive+0x80>
 8008924:	887b      	ldrh	r3, [r7, #2]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d103      	bne.n	8008932 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008930:	e1d3      	b.n	8008cda <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b04      	cmp	r3, #4
 800893c:	d003      	beq.n	8008946 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2205      	movs	r2, #5
 8008942:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	887a      	ldrh	r2, [r7, #2]
 8008956:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	887a      	ldrh	r2, [r7, #2]
 800895e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	887a      	ldrh	r2, [r7, #2]
 800896c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	887a      	ldrh	r2, [r7, #2]
 8008972:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008988:	d802      	bhi.n	8008990 <HAL_SPI_TransmitReceive+0xe6>
 800898a:	8a3b      	ldrh	r3, [r7, #16]
 800898c:	2b01      	cmp	r3, #1
 800898e:	d908      	bls.n	80089a2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685a      	ldr	r2, [r3, #4]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800899e:	605a      	str	r2, [r3, #4]
 80089a0:	e007      	b.n	80089b2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	685a      	ldr	r2, [r3, #4]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80089b0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089bc:	2b40      	cmp	r3, #64	@ 0x40
 80089be:	d007      	beq.n	80089d0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089d8:	f240 8081 	bls.w	8008ade <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d002      	beq.n	80089ea <HAL_SPI_TransmitReceive+0x140>
 80089e4:	8a7b      	ldrh	r3, [r7, #18]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d16d      	bne.n	8008ac6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ee:	881a      	ldrh	r2, [r3, #0]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089fa:	1c9a      	adds	r2, r3, #2
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	3b01      	subs	r3, #1
 8008a08:	b29a      	uxth	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a0e:	e05a      	b.n	8008ac6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	f003 0302 	and.w	r3, r3, #2
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d11b      	bne.n	8008a56 <HAL_SPI_TransmitReceive+0x1ac>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d016      	beq.n	8008a56 <HAL_SPI_TransmitReceive+0x1ac>
 8008a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d113      	bne.n	8008a56 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a32:	881a      	ldrh	r2, [r3, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a3e:	1c9a      	adds	r2, r3, #2
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a52:	2300      	movs	r3, #0
 8008a54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f003 0301 	and.w	r3, r3, #1
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d11c      	bne.n	8008a9e <HAL_SPI_TransmitReceive+0x1f4>
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d016      	beq.n	8008a9e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68da      	ldr	r2, [r3, #12]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7a:	b292      	uxth	r2, r2
 8008a7c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a82:	1c9a      	adds	r2, r3, #2
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	3b01      	subs	r3, #1
 8008a92:	b29a      	uxth	r2, r3
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008a9e:	f7fb fa63 	bl	8003f68 <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d80b      	bhi.n	8008ac6 <HAL_SPI_TransmitReceive+0x21c>
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab4:	d007      	beq.n	8008ac6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008ac4:	e109      	b.n	8008cda <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d19f      	bne.n	8008a10 <HAL_SPI_TransmitReceive+0x166>
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d199      	bne.n	8008a10 <HAL_SPI_TransmitReceive+0x166>
 8008adc:	e0e3      	b.n	8008ca6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d003      	beq.n	8008aee <HAL_SPI_TransmitReceive+0x244>
 8008ae6:	8a7b      	ldrh	r3, [r7, #18]
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	f040 80cf 	bne.w	8008c8c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d912      	bls.n	8008b1e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008afc:	881a      	ldrh	r2, [r3, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	1c9a      	adds	r2, r3, #2
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	3b02      	subs	r3, #2
 8008b16:	b29a      	uxth	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b1c:	e0b6      	b.n	8008c8c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	7812      	ldrb	r2, [r2, #0]
 8008b2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b30:	1c5a      	adds	r2, r3, #1
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b44:	e0a2      	b.n	8008c8c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f003 0302 	and.w	r3, r3, #2
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d134      	bne.n	8008bbe <HAL_SPI_TransmitReceive+0x314>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d02f      	beq.n	8008bbe <HAL_SPI_TransmitReceive+0x314>
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d12c      	bne.n	8008bbe <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d912      	bls.n	8008b94 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b72:	881a      	ldrh	r2, [r3, #0]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7e:	1c9a      	adds	r2, r3, #2
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	3b02      	subs	r3, #2
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b92:	e012      	b.n	8008bba <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	330c      	adds	r3, #12
 8008b9e:	7812      	ldrb	r2, [r2, #0]
 8008ba0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bb0:	b29b      	uxth	r3, r3
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	b29a      	uxth	r2, r3
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f003 0301 	and.w	r3, r3, #1
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d148      	bne.n	8008c5e <HAL_SPI_TransmitReceive+0x3b4>
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d042      	beq.n	8008c5e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d923      	bls.n	8008c2c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68da      	ldr	r2, [r3, #12]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bee:	b292      	uxth	r2, r2
 8008bf0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf6:	1c9a      	adds	r2, r3, #2
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	3b02      	subs	r3, #2
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d81f      	bhi.n	8008c5a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685a      	ldr	r2, [r3, #4]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008c28:	605a      	str	r2, [r3, #4]
 8008c2a:	e016      	b.n	8008c5a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f103 020c 	add.w	r2, r3, #12
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c38:	7812      	ldrb	r2, [r2, #0]
 8008c3a:	b2d2      	uxtb	r2, r2
 8008c3c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c42:	1c5a      	adds	r2, r3, #1
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	3b01      	subs	r3, #1
 8008c52:	b29a      	uxth	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c5e:	f7fb f983 	bl	8003f68 <HAL_GetTick>
 8008c62:	4602      	mov	r2, r0
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	1ad3      	subs	r3, r2, r3
 8008c68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d803      	bhi.n	8008c76 <HAL_SPI_TransmitReceive+0x3cc>
 8008c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c74:	d102      	bne.n	8008c7c <HAL_SPI_TransmitReceive+0x3d2>
 8008c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d107      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008c8a:	e026      	b.n	8008cda <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f47f af57 	bne.w	8008b46 <HAL_SPI_TransmitReceive+0x29c>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f47f af50 	bne.w	8008b46 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ca6:	69fa      	ldr	r2, [r7, #28]
 8008ca8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008caa:	68f8      	ldr	r0, [r7, #12]
 8008cac:	f000 f996 	bl	8008fdc <SPI_EndRxTxTransaction>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d005      	beq.n	8008cc2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2220      	movs	r2, #32
 8008cc0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d003      	beq.n	8008cd2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008cd0:	e003      	b.n	8008cda <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008ce2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3728      	adds	r7, #40	@ 0x28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
	...

08008cf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b088      	sub	sp, #32
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	603b      	str	r3, [r7, #0]
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d00:	f7fb f932 	bl	8003f68 <HAL_GetTick>
 8008d04:	4602      	mov	r2, r0
 8008d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d08:	1a9b      	subs	r3, r3, r2
 8008d0a:	683a      	ldr	r2, [r7, #0]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d10:	f7fb f92a 	bl	8003f68 <HAL_GetTick>
 8008d14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d16:	4b39      	ldr	r3, [pc, #228]	@ (8008dfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	015b      	lsls	r3, r3, #5
 8008d1c:	0d1b      	lsrs	r3, r3, #20
 8008d1e:	69fa      	ldr	r2, [r7, #28]
 8008d20:	fb02 f303 	mul.w	r3, r2, r3
 8008d24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d26:	e054      	b.n	8008dd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2e:	d050      	beq.n	8008dd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d30:	f7fb f91a 	bl	8003f68 <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	69fa      	ldr	r2, [r7, #28]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d902      	bls.n	8008d46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d13d      	bne.n	8008dc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008d54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d5e:	d111      	bne.n	8008d84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d68:	d004      	beq.n	8008d74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d72:	d107      	bne.n	8008d84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d8c:	d10f      	bne.n	8008dae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008dac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e017      	b.n	8008df2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689a      	ldr	r2, [r3, #8]
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	4013      	ands	r3, r2
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	bf0c      	ite	eq
 8008de2:	2301      	moveq	r3, #1
 8008de4:	2300      	movne	r3, #0
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	461a      	mov	r2, r3
 8008dea:	79fb      	ldrb	r3, [r7, #7]
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d19b      	bne.n	8008d28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3720      	adds	r7, #32
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	20000018 	.word	0x20000018

08008e00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08a      	sub	sp, #40	@ 0x28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
 8008e0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008e12:	f7fb f8a9 	bl	8003f68 <HAL_GetTick>
 8008e16:	4602      	mov	r2, r0
 8008e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1a:	1a9b      	subs	r3, r3, r2
 8008e1c:	683a      	ldr	r2, [r7, #0]
 8008e1e:	4413      	add	r3, r2
 8008e20:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008e22:	f7fb f8a1 	bl	8003f68 <HAL_GetTick>
 8008e26:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	330c      	adds	r3, #12
 8008e2e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008e30:	4b3d      	ldr	r3, [pc, #244]	@ (8008f28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	4613      	mov	r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	4413      	add	r3, r2
 8008e3a:	00da      	lsls	r2, r3, #3
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	0d1b      	lsrs	r3, r3, #20
 8008e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e42:	fb02 f303 	mul.w	r3, r2, r3
 8008e46:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008e48:	e060      	b.n	8008f0c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008e50:	d107      	bne.n	8008e62 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d104      	bne.n	8008e62 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008e58:	69fb      	ldr	r3, [r7, #28]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008e60:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e68:	d050      	beq.n	8008f0c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008e6a:	f7fb f87d 	bl	8003f68 <HAL_GetTick>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	6a3b      	ldr	r3, [r7, #32]
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d902      	bls.n	8008e80 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d13d      	bne.n	8008efc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	685a      	ldr	r2, [r3, #4]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008e8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e98:	d111      	bne.n	8008ebe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ea2:	d004      	beq.n	8008eae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eac:	d107      	bne.n	8008ebe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ebc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ec6:	d10f      	bne.n	8008ee8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008ed6:	601a      	str	r2, [r3, #0]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ee6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2201      	movs	r2, #1
 8008eec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	e010      	b.n	8008f1e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008efc:	69bb      	ldr	r3, [r7, #24]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d101      	bne.n	8008f06 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008f02:	2300      	movs	r3, #0
 8008f04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689a      	ldr	r2, [r3, #8]
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	4013      	ands	r3, r2
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d196      	bne.n	8008e4a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3728      	adds	r7, #40	@ 0x28
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	20000018 	.word	0x20000018

08008f2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b086      	sub	sp, #24
 8008f30:	af02      	add	r7, sp, #8
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f40:	d111      	bne.n	8008f66 <SPI_EndRxTransaction+0x3a>
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f4a:	d004      	beq.n	8008f56 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f54:	d107      	bne.n	8008f66 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f64:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	2180      	movs	r1, #128	@ 0x80
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f7ff febd 	bl	8008cf0 <SPI_WaitFlagStateUntilTimeout>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d007      	beq.n	8008f8c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f80:	f043 0220 	orr.w	r2, r3, #32
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008f88:	2303      	movs	r3, #3
 8008f8a:	e023      	b.n	8008fd4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f94:	d11d      	bne.n	8008fd2 <SPI_EndRxTransaction+0xa6>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f9e:	d004      	beq.n	8008faa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fa8:	d113      	bne.n	8008fd2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	f7ff ff22 	bl	8008e00 <SPI_WaitFifoStateUntilTimeout>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d007      	beq.n	8008fd2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc6:	f043 0220 	orr.w	r2, r3, #32
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e000      	b.n	8008fd4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b086      	sub	sp, #24
 8008fe0:	af02      	add	r7, sp, #8
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f7ff ff03 	bl	8008e00 <SPI_WaitFifoStateUntilTimeout>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d007      	beq.n	8009010 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009004:	f043 0220 	orr.w	r2, r3, #32
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800900c:	2303      	movs	r3, #3
 800900e:	e027      	b.n	8009060 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2200      	movs	r2, #0
 8009018:	2180      	movs	r1, #128	@ 0x80
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7ff fe68 	bl	8008cf0 <SPI_WaitFlagStateUntilTimeout>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d007      	beq.n	8009036 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800902a:	f043 0220 	orr.w	r2, r3, #32
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009032:	2303      	movs	r3, #3
 8009034:	e014      	b.n	8009060 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2200      	movs	r2, #0
 800903e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f7ff fedc 	bl	8008e00 <SPI_WaitFifoStateUntilTimeout>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d007      	beq.n	800905e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009052:	f043 0220 	orr.w	r2, r3, #32
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800905a:	2303      	movs	r3, #3
 800905c:	e000      	b.n	8009060 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800905e:	2300      	movs	r3, #0
}
 8009060:	4618      	mov	r0, r3
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d101      	bne.n	800907a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	e042      	b.n	8009100 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009080:	2b00      	cmp	r3, #0
 8009082:	d106      	bne.n	8009092 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f7fa fd77 	bl	8003b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2224      	movs	r2, #36	@ 0x24
 8009096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f022 0201 	bic.w	r2, r2, #1
 80090a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d002      	beq.n	80090b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 fbb2 	bl	800981c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 f8b3 	bl	8009224 <UART_SetConfig>
 80090be:	4603      	mov	r3, r0
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d101      	bne.n	80090c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
 80090c6:	e01b      	b.n	8009100 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685a      	ldr	r2, [r3, #4]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80090d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	689a      	ldr	r2, [r3, #8]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80090e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f042 0201 	orr.w	r2, r2, #1
 80090f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 fc31 	bl	8009960 <UART_CheckIdleState>
 80090fe:	4603      	mov	r3, r0
}
 8009100:	4618      	mov	r0, r3
 8009102:	3708      	adds	r7, #8
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08a      	sub	sp, #40	@ 0x28
 800910c:	af02      	add	r7, sp, #8
 800910e:	60f8      	str	r0, [r7, #12]
 8009110:	60b9      	str	r1, [r7, #8]
 8009112:	603b      	str	r3, [r7, #0]
 8009114:	4613      	mov	r3, r2
 8009116:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800911e:	2b20      	cmp	r3, #32
 8009120:	d17b      	bne.n	800921a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <HAL_UART_Transmit+0x26>
 8009128:	88fb      	ldrh	r3, [r7, #6]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d101      	bne.n	8009132 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	e074      	b.n	800921c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2200      	movs	r2, #0
 8009136:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2221      	movs	r2, #33	@ 0x21
 800913e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009142:	f7fa ff11 	bl	8003f68 <HAL_GetTick>
 8009146:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	88fa      	ldrh	r2, [r7, #6]
 800914c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	88fa      	ldrh	r2, [r7, #6]
 8009154:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009160:	d108      	bne.n	8009174 <HAL_UART_Transmit+0x6c>
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	691b      	ldr	r3, [r3, #16]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d104      	bne.n	8009174 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	61bb      	str	r3, [r7, #24]
 8009172:	e003      	b.n	800917c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009178:	2300      	movs	r3, #0
 800917a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800917c:	e030      	b.n	80091e0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	2200      	movs	r2, #0
 8009186:	2180      	movs	r1, #128	@ 0x80
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f000 fc93 	bl	8009ab4 <UART_WaitOnFlagUntilTimeout>
 800918e:	4603      	mov	r3, r0
 8009190:	2b00      	cmp	r3, #0
 8009192:	d005      	beq.n	80091a0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2220      	movs	r2, #32
 8009198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e03d      	b.n	800921c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d10b      	bne.n	80091be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	881b      	ldrh	r3, [r3, #0]
 80091aa:	461a      	mov	r2, r3
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	3302      	adds	r3, #2
 80091ba:	61bb      	str	r3, [r7, #24]
 80091bc:	e007      	b.n	80091ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	781a      	ldrb	r2, [r3, #0]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	3301      	adds	r3, #1
 80091cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	3b01      	subs	r3, #1
 80091d8:	b29a      	uxth	r2, r3
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1c8      	bne.n	800917e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	9300      	str	r3, [sp, #0]
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	2200      	movs	r2, #0
 80091f4:	2140      	movs	r1, #64	@ 0x40
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 fc5c 	bl	8009ab4 <UART_WaitOnFlagUntilTimeout>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d005      	beq.n	800920e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2220      	movs	r2, #32
 8009206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800920a:	2303      	movs	r3, #3
 800920c:	e006      	b.n	800921c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2220      	movs	r2, #32
 8009212:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	e000      	b.n	800921c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800921a:	2302      	movs	r3, #2
  }
}
 800921c:	4618      	mov	r0, r3
 800921e:	3720      	adds	r7, #32
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009228:	b08c      	sub	sp, #48	@ 0x30
 800922a:	af00      	add	r7, sp, #0
 800922c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800922e:	2300      	movs	r3, #0
 8009230:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	689a      	ldr	r2, [r3, #8]
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	431a      	orrs	r2, r3
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	431a      	orrs	r2, r3
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	69db      	ldr	r3, [r3, #28]
 8009248:	4313      	orrs	r3, r2
 800924a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	4baa      	ldr	r3, [pc, #680]	@ (80094fc <UART_SetConfig+0x2d8>)
 8009254:	4013      	ands	r3, r2
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	6812      	ldr	r2, [r2, #0]
 800925a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800925c:	430b      	orrs	r3, r1
 800925e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	68da      	ldr	r2, [r3, #12]
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	430a      	orrs	r2, r1
 8009274:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	699b      	ldr	r3, [r3, #24]
 800927a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a9f      	ldr	r2, [pc, #636]	@ (8009500 <UART_SetConfig+0x2dc>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d004      	beq.n	8009290 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800928c:	4313      	orrs	r3, r2
 800928e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800929a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	6812      	ldr	r2, [r2, #0]
 80092a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092a4:	430b      	orrs	r3, r1
 80092a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ae:	f023 010f 	bic.w	r1, r3, #15
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	430a      	orrs	r2, r1
 80092bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a90      	ldr	r2, [pc, #576]	@ (8009504 <UART_SetConfig+0x2e0>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d125      	bne.n	8009314 <UART_SetConfig+0xf0>
 80092c8:	4b8f      	ldr	r3, [pc, #572]	@ (8009508 <UART_SetConfig+0x2e4>)
 80092ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ce:	f003 0303 	and.w	r3, r3, #3
 80092d2:	2b03      	cmp	r3, #3
 80092d4:	d81a      	bhi.n	800930c <UART_SetConfig+0xe8>
 80092d6:	a201      	add	r2, pc, #4	@ (adr r2, 80092dc <UART_SetConfig+0xb8>)
 80092d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092dc:	080092ed 	.word	0x080092ed
 80092e0:	080092fd 	.word	0x080092fd
 80092e4:	080092f5 	.word	0x080092f5
 80092e8:	08009305 	.word	0x08009305
 80092ec:	2301      	movs	r3, #1
 80092ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092f2:	e116      	b.n	8009522 <UART_SetConfig+0x2fe>
 80092f4:	2302      	movs	r3, #2
 80092f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092fa:	e112      	b.n	8009522 <UART_SetConfig+0x2fe>
 80092fc:	2304      	movs	r3, #4
 80092fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009302:	e10e      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009304:	2308      	movs	r3, #8
 8009306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800930a:	e10a      	b.n	8009522 <UART_SetConfig+0x2fe>
 800930c:	2310      	movs	r3, #16
 800930e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009312:	e106      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a7c      	ldr	r2, [pc, #496]	@ (800950c <UART_SetConfig+0x2e8>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d138      	bne.n	8009390 <UART_SetConfig+0x16c>
 800931e:	4b7a      	ldr	r3, [pc, #488]	@ (8009508 <UART_SetConfig+0x2e4>)
 8009320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009324:	f003 030c 	and.w	r3, r3, #12
 8009328:	2b0c      	cmp	r3, #12
 800932a:	d82d      	bhi.n	8009388 <UART_SetConfig+0x164>
 800932c:	a201      	add	r2, pc, #4	@ (adr r2, 8009334 <UART_SetConfig+0x110>)
 800932e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009332:	bf00      	nop
 8009334:	08009369 	.word	0x08009369
 8009338:	08009389 	.word	0x08009389
 800933c:	08009389 	.word	0x08009389
 8009340:	08009389 	.word	0x08009389
 8009344:	08009379 	.word	0x08009379
 8009348:	08009389 	.word	0x08009389
 800934c:	08009389 	.word	0x08009389
 8009350:	08009389 	.word	0x08009389
 8009354:	08009371 	.word	0x08009371
 8009358:	08009389 	.word	0x08009389
 800935c:	08009389 	.word	0x08009389
 8009360:	08009389 	.word	0x08009389
 8009364:	08009381 	.word	0x08009381
 8009368:	2300      	movs	r3, #0
 800936a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800936e:	e0d8      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009370:	2302      	movs	r3, #2
 8009372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009376:	e0d4      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009378:	2304      	movs	r3, #4
 800937a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937e:	e0d0      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009380:	2308      	movs	r3, #8
 8009382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009386:	e0cc      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009388:	2310      	movs	r3, #16
 800938a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800938e:	e0c8      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a5e      	ldr	r2, [pc, #376]	@ (8009510 <UART_SetConfig+0x2ec>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d125      	bne.n	80093e6 <UART_SetConfig+0x1c2>
 800939a:	4b5b      	ldr	r3, [pc, #364]	@ (8009508 <UART_SetConfig+0x2e4>)
 800939c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80093a4:	2b30      	cmp	r3, #48	@ 0x30
 80093a6:	d016      	beq.n	80093d6 <UART_SetConfig+0x1b2>
 80093a8:	2b30      	cmp	r3, #48	@ 0x30
 80093aa:	d818      	bhi.n	80093de <UART_SetConfig+0x1ba>
 80093ac:	2b20      	cmp	r3, #32
 80093ae:	d00a      	beq.n	80093c6 <UART_SetConfig+0x1a2>
 80093b0:	2b20      	cmp	r3, #32
 80093b2:	d814      	bhi.n	80093de <UART_SetConfig+0x1ba>
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <UART_SetConfig+0x19a>
 80093b8:	2b10      	cmp	r3, #16
 80093ba:	d008      	beq.n	80093ce <UART_SetConfig+0x1aa>
 80093bc:	e00f      	b.n	80093de <UART_SetConfig+0x1ba>
 80093be:	2300      	movs	r3, #0
 80093c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093c4:	e0ad      	b.n	8009522 <UART_SetConfig+0x2fe>
 80093c6:	2302      	movs	r3, #2
 80093c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093cc:	e0a9      	b.n	8009522 <UART_SetConfig+0x2fe>
 80093ce:	2304      	movs	r3, #4
 80093d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093d4:	e0a5      	b.n	8009522 <UART_SetConfig+0x2fe>
 80093d6:	2308      	movs	r3, #8
 80093d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093dc:	e0a1      	b.n	8009522 <UART_SetConfig+0x2fe>
 80093de:	2310      	movs	r3, #16
 80093e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093e4:	e09d      	b.n	8009522 <UART_SetConfig+0x2fe>
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4a4a      	ldr	r2, [pc, #296]	@ (8009514 <UART_SetConfig+0x2f0>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d125      	bne.n	800943c <UART_SetConfig+0x218>
 80093f0:	4b45      	ldr	r3, [pc, #276]	@ (8009508 <UART_SetConfig+0x2e4>)
 80093f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80093fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80093fc:	d016      	beq.n	800942c <UART_SetConfig+0x208>
 80093fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009400:	d818      	bhi.n	8009434 <UART_SetConfig+0x210>
 8009402:	2b80      	cmp	r3, #128	@ 0x80
 8009404:	d00a      	beq.n	800941c <UART_SetConfig+0x1f8>
 8009406:	2b80      	cmp	r3, #128	@ 0x80
 8009408:	d814      	bhi.n	8009434 <UART_SetConfig+0x210>
 800940a:	2b00      	cmp	r3, #0
 800940c:	d002      	beq.n	8009414 <UART_SetConfig+0x1f0>
 800940e:	2b40      	cmp	r3, #64	@ 0x40
 8009410:	d008      	beq.n	8009424 <UART_SetConfig+0x200>
 8009412:	e00f      	b.n	8009434 <UART_SetConfig+0x210>
 8009414:	2300      	movs	r3, #0
 8009416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800941a:	e082      	b.n	8009522 <UART_SetConfig+0x2fe>
 800941c:	2302      	movs	r3, #2
 800941e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009422:	e07e      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009424:	2304      	movs	r3, #4
 8009426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800942a:	e07a      	b.n	8009522 <UART_SetConfig+0x2fe>
 800942c:	2308      	movs	r3, #8
 800942e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009432:	e076      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009434:	2310      	movs	r3, #16
 8009436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800943a:	e072      	b.n	8009522 <UART_SetConfig+0x2fe>
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a35      	ldr	r2, [pc, #212]	@ (8009518 <UART_SetConfig+0x2f4>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d12a      	bne.n	800949c <UART_SetConfig+0x278>
 8009446:	4b30      	ldr	r3, [pc, #192]	@ (8009508 <UART_SetConfig+0x2e4>)
 8009448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800944c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009450:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009454:	d01a      	beq.n	800948c <UART_SetConfig+0x268>
 8009456:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800945a:	d81b      	bhi.n	8009494 <UART_SetConfig+0x270>
 800945c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009460:	d00c      	beq.n	800947c <UART_SetConfig+0x258>
 8009462:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009466:	d815      	bhi.n	8009494 <UART_SetConfig+0x270>
 8009468:	2b00      	cmp	r3, #0
 800946a:	d003      	beq.n	8009474 <UART_SetConfig+0x250>
 800946c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009470:	d008      	beq.n	8009484 <UART_SetConfig+0x260>
 8009472:	e00f      	b.n	8009494 <UART_SetConfig+0x270>
 8009474:	2300      	movs	r3, #0
 8009476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800947a:	e052      	b.n	8009522 <UART_SetConfig+0x2fe>
 800947c:	2302      	movs	r3, #2
 800947e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009482:	e04e      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009484:	2304      	movs	r3, #4
 8009486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800948a:	e04a      	b.n	8009522 <UART_SetConfig+0x2fe>
 800948c:	2308      	movs	r3, #8
 800948e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009492:	e046      	b.n	8009522 <UART_SetConfig+0x2fe>
 8009494:	2310      	movs	r3, #16
 8009496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800949a:	e042      	b.n	8009522 <UART_SetConfig+0x2fe>
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a17      	ldr	r2, [pc, #92]	@ (8009500 <UART_SetConfig+0x2dc>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d13a      	bne.n	800951c <UART_SetConfig+0x2f8>
 80094a6:	4b18      	ldr	r3, [pc, #96]	@ (8009508 <UART_SetConfig+0x2e4>)
 80094a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80094b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094b4:	d01a      	beq.n	80094ec <UART_SetConfig+0x2c8>
 80094b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094ba:	d81b      	bhi.n	80094f4 <UART_SetConfig+0x2d0>
 80094bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094c0:	d00c      	beq.n	80094dc <UART_SetConfig+0x2b8>
 80094c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094c6:	d815      	bhi.n	80094f4 <UART_SetConfig+0x2d0>
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d003      	beq.n	80094d4 <UART_SetConfig+0x2b0>
 80094cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094d0:	d008      	beq.n	80094e4 <UART_SetConfig+0x2c0>
 80094d2:	e00f      	b.n	80094f4 <UART_SetConfig+0x2d0>
 80094d4:	2300      	movs	r3, #0
 80094d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094da:	e022      	b.n	8009522 <UART_SetConfig+0x2fe>
 80094dc:	2302      	movs	r3, #2
 80094de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094e2:	e01e      	b.n	8009522 <UART_SetConfig+0x2fe>
 80094e4:	2304      	movs	r3, #4
 80094e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ea:	e01a      	b.n	8009522 <UART_SetConfig+0x2fe>
 80094ec:	2308      	movs	r3, #8
 80094ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094f2:	e016      	b.n	8009522 <UART_SetConfig+0x2fe>
 80094f4:	2310      	movs	r3, #16
 80094f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094fa:	e012      	b.n	8009522 <UART_SetConfig+0x2fe>
 80094fc:	cfff69f3 	.word	0xcfff69f3
 8009500:	40008000 	.word	0x40008000
 8009504:	40013800 	.word	0x40013800
 8009508:	40021000 	.word	0x40021000
 800950c:	40004400 	.word	0x40004400
 8009510:	40004800 	.word	0x40004800
 8009514:	40004c00 	.word	0x40004c00
 8009518:	40005000 	.word	0x40005000
 800951c:	2310      	movs	r3, #16
 800951e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4aae      	ldr	r2, [pc, #696]	@ (80097e0 <UART_SetConfig+0x5bc>)
 8009528:	4293      	cmp	r3, r2
 800952a:	f040 8097 	bne.w	800965c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800952e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009532:	2b08      	cmp	r3, #8
 8009534:	d823      	bhi.n	800957e <UART_SetConfig+0x35a>
 8009536:	a201      	add	r2, pc, #4	@ (adr r2, 800953c <UART_SetConfig+0x318>)
 8009538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953c:	08009561 	.word	0x08009561
 8009540:	0800957f 	.word	0x0800957f
 8009544:	08009569 	.word	0x08009569
 8009548:	0800957f 	.word	0x0800957f
 800954c:	0800956f 	.word	0x0800956f
 8009550:	0800957f 	.word	0x0800957f
 8009554:	0800957f 	.word	0x0800957f
 8009558:	0800957f 	.word	0x0800957f
 800955c:	08009577 	.word	0x08009577
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009560:	f7fe fb8c 	bl	8007c7c <HAL_RCC_GetPCLK1Freq>
 8009564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009566:	e010      	b.n	800958a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009568:	4b9e      	ldr	r3, [pc, #632]	@ (80097e4 <UART_SetConfig+0x5c0>)
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800956c:	e00d      	b.n	800958a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800956e:	f7fe fb17 	bl	8007ba0 <HAL_RCC_GetSysClockFreq>
 8009572:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009574:	e009      	b.n	800958a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800957c:	e005      	b.n	800958a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009588:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958c:	2b00      	cmp	r3, #0
 800958e:	f000 8130 	beq.w	80097f2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009596:	4a94      	ldr	r2, [pc, #592]	@ (80097e8 <UART_SetConfig+0x5c4>)
 8009598:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800959c:	461a      	mov	r2, r3
 800959e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80095a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	4613      	mov	r3, r2
 80095ac:	005b      	lsls	r3, r3, #1
 80095ae:	4413      	add	r3, r2
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d305      	bcc.n	80095c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095bc:	69ba      	ldr	r2, [r7, #24]
 80095be:	429a      	cmp	r2, r3
 80095c0:	d903      	bls.n	80095ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095c8:	e113      	b.n	80097f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095cc:	2200      	movs	r2, #0
 80095ce:	60bb      	str	r3, [r7, #8]
 80095d0:	60fa      	str	r2, [r7, #12]
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d6:	4a84      	ldr	r2, [pc, #528]	@ (80097e8 <UART_SetConfig+0x5c4>)
 80095d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095dc:	b29b      	uxth	r3, r3
 80095de:	2200      	movs	r2, #0
 80095e0:	603b      	str	r3, [r7, #0]
 80095e2:	607a      	str	r2, [r7, #4]
 80095e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80095ec:	f7f7 fb74 	bl	8000cd8 <__aeabi_uldivmod>
 80095f0:	4602      	mov	r2, r0
 80095f2:	460b      	mov	r3, r1
 80095f4:	4610      	mov	r0, r2
 80095f6:	4619      	mov	r1, r3
 80095f8:	f04f 0200 	mov.w	r2, #0
 80095fc:	f04f 0300 	mov.w	r3, #0
 8009600:	020b      	lsls	r3, r1, #8
 8009602:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009606:	0202      	lsls	r2, r0, #8
 8009608:	6979      	ldr	r1, [r7, #20]
 800960a:	6849      	ldr	r1, [r1, #4]
 800960c:	0849      	lsrs	r1, r1, #1
 800960e:	2000      	movs	r0, #0
 8009610:	460c      	mov	r4, r1
 8009612:	4605      	mov	r5, r0
 8009614:	eb12 0804 	adds.w	r8, r2, r4
 8009618:	eb43 0905 	adc.w	r9, r3, r5
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	469a      	mov	sl, r3
 8009624:	4693      	mov	fp, r2
 8009626:	4652      	mov	r2, sl
 8009628:	465b      	mov	r3, fp
 800962a:	4640      	mov	r0, r8
 800962c:	4649      	mov	r1, r9
 800962e:	f7f7 fb53 	bl	8000cd8 <__aeabi_uldivmod>
 8009632:	4602      	mov	r2, r0
 8009634:	460b      	mov	r3, r1
 8009636:	4613      	mov	r3, r2
 8009638:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800963a:	6a3b      	ldr	r3, [r7, #32]
 800963c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009640:	d308      	bcc.n	8009654 <UART_SetConfig+0x430>
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009648:	d204      	bcs.n	8009654 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	6a3a      	ldr	r2, [r7, #32]
 8009650:	60da      	str	r2, [r3, #12]
 8009652:	e0ce      	b.n	80097f2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800965a:	e0ca      	b.n	80097f2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	69db      	ldr	r3, [r3, #28]
 8009660:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009664:	d166      	bne.n	8009734 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009666:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800966a:	2b08      	cmp	r3, #8
 800966c:	d827      	bhi.n	80096be <UART_SetConfig+0x49a>
 800966e:	a201      	add	r2, pc, #4	@ (adr r2, 8009674 <UART_SetConfig+0x450>)
 8009670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009674:	08009699 	.word	0x08009699
 8009678:	080096a1 	.word	0x080096a1
 800967c:	080096a9 	.word	0x080096a9
 8009680:	080096bf 	.word	0x080096bf
 8009684:	080096af 	.word	0x080096af
 8009688:	080096bf 	.word	0x080096bf
 800968c:	080096bf 	.word	0x080096bf
 8009690:	080096bf 	.word	0x080096bf
 8009694:	080096b7 	.word	0x080096b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009698:	f7fe faf0 	bl	8007c7c <HAL_RCC_GetPCLK1Freq>
 800969c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800969e:	e014      	b.n	80096ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096a0:	f7fe fb02 	bl	8007ca8 <HAL_RCC_GetPCLK2Freq>
 80096a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096a6:	e010      	b.n	80096ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096a8:	4b4e      	ldr	r3, [pc, #312]	@ (80097e4 <UART_SetConfig+0x5c0>)
 80096aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096ac:	e00d      	b.n	80096ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096ae:	f7fe fa77 	bl	8007ba0 <HAL_RCC_GetSysClockFreq>
 80096b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096b4:	e009      	b.n	80096ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096bc:	e005      	b.n	80096ca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80096be:	2300      	movs	r3, #0
 80096c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	f000 8090 	beq.w	80097f2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	4a44      	ldr	r2, [pc, #272]	@ (80097e8 <UART_SetConfig+0x5c4>)
 80096d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096dc:	461a      	mov	r2, r3
 80096de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80096e4:	005a      	lsls	r2, r3, #1
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	085b      	lsrs	r3, r3, #1
 80096ec:	441a      	add	r2, r3
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	2b0f      	cmp	r3, #15
 80096fc:	d916      	bls.n	800972c <UART_SetConfig+0x508>
 80096fe:	6a3b      	ldr	r3, [r7, #32]
 8009700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009704:	d212      	bcs.n	800972c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009706:	6a3b      	ldr	r3, [r7, #32]
 8009708:	b29b      	uxth	r3, r3
 800970a:	f023 030f 	bic.w	r3, r3, #15
 800970e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009710:	6a3b      	ldr	r3, [r7, #32]
 8009712:	085b      	lsrs	r3, r3, #1
 8009714:	b29b      	uxth	r3, r3
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	b29a      	uxth	r2, r3
 800971c:	8bfb      	ldrh	r3, [r7, #30]
 800971e:	4313      	orrs	r3, r2
 8009720:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	8bfa      	ldrh	r2, [r7, #30]
 8009728:	60da      	str	r2, [r3, #12]
 800972a:	e062      	b.n	80097f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009732:	e05e      	b.n	80097f2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009734:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009738:	2b08      	cmp	r3, #8
 800973a:	d828      	bhi.n	800978e <UART_SetConfig+0x56a>
 800973c:	a201      	add	r2, pc, #4	@ (adr r2, 8009744 <UART_SetConfig+0x520>)
 800973e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009742:	bf00      	nop
 8009744:	08009769 	.word	0x08009769
 8009748:	08009771 	.word	0x08009771
 800974c:	08009779 	.word	0x08009779
 8009750:	0800978f 	.word	0x0800978f
 8009754:	0800977f 	.word	0x0800977f
 8009758:	0800978f 	.word	0x0800978f
 800975c:	0800978f 	.word	0x0800978f
 8009760:	0800978f 	.word	0x0800978f
 8009764:	08009787 	.word	0x08009787
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009768:	f7fe fa88 	bl	8007c7c <HAL_RCC_GetPCLK1Freq>
 800976c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800976e:	e014      	b.n	800979a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009770:	f7fe fa9a 	bl	8007ca8 <HAL_RCC_GetPCLK2Freq>
 8009774:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009776:	e010      	b.n	800979a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009778:	4b1a      	ldr	r3, [pc, #104]	@ (80097e4 <UART_SetConfig+0x5c0>)
 800977a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800977c:	e00d      	b.n	800979a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800977e:	f7fe fa0f 	bl	8007ba0 <HAL_RCC_GetSysClockFreq>
 8009782:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009784:	e009      	b.n	800979a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009786:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800978a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800978c:	e005      	b.n	800979a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800978e:	2300      	movs	r3, #0
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009798:	bf00      	nop
    }

    if (pclk != 0U)
 800979a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800979c:	2b00      	cmp	r3, #0
 800979e:	d028      	beq.n	80097f2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a4:	4a10      	ldr	r2, [pc, #64]	@ (80097e8 <UART_SetConfig+0x5c4>)
 80097a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097aa:	461a      	mov	r2, r3
 80097ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	085b      	lsrs	r3, r3, #1
 80097b8:	441a      	add	r2, r3
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	2b0f      	cmp	r3, #15
 80097c8:	d910      	bls.n	80097ec <UART_SetConfig+0x5c8>
 80097ca:	6a3b      	ldr	r3, [r7, #32]
 80097cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097d0:	d20c      	bcs.n	80097ec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097d2:	6a3b      	ldr	r3, [r7, #32]
 80097d4:	b29a      	uxth	r2, r3
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	60da      	str	r2, [r3, #12]
 80097dc:	e009      	b.n	80097f2 <UART_SetConfig+0x5ce>
 80097de:	bf00      	nop
 80097e0:	40008000 	.word	0x40008000
 80097e4:	00f42400 	.word	0x00f42400
 80097e8:	0800ee3c 	.word	0x0800ee3c
      }
      else
      {
        ret = HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	2201      	movs	r2, #1
 80097f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	2201      	movs	r2, #1
 80097fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	2200      	movs	r2, #0
 8009806:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	2200      	movs	r2, #0
 800980c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800980e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009812:	4618      	mov	r0, r3
 8009814:	3730      	adds	r7, #48	@ 0x30
 8009816:	46bd      	mov	sp, r7
 8009818:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800981c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009828:	f003 0308 	and.w	r3, r3, #8
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00a      	beq.n	8009846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800984a:	f003 0301 	and.w	r3, r3, #1
 800984e:	2b00      	cmp	r3, #0
 8009850:	d00a      	beq.n	8009868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	430a      	orrs	r2, r1
 8009866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800986c:	f003 0302 	and.w	r3, r3, #2
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00a      	beq.n	800988a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988e:	f003 0304 	and.w	r3, r3, #4
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b0:	f003 0310 	and.w	r3, r3, #16
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00a      	beq.n	80098ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	430a      	orrs	r2, r1
 80098cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d2:	f003 0320 	and.w	r3, r3, #32
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00a      	beq.n	80098f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	430a      	orrs	r2, r1
 80098ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d01a      	beq.n	8009932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	430a      	orrs	r2, r1
 8009910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800991a:	d10a      	bne.n	8009932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00a      	beq.n	8009954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	430a      	orrs	r2, r1
 8009952:	605a      	str	r2, [r3, #4]
  }
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b098      	sub	sp, #96	@ 0x60
 8009964:	af02      	add	r7, sp, #8
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009970:	f7fa fafa 	bl	8003f68 <HAL_GetTick>
 8009974:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 0308 	and.w	r3, r3, #8
 8009980:	2b08      	cmp	r3, #8
 8009982:	d12f      	bne.n	80099e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009984:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800998c:	2200      	movs	r2, #0
 800998e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f88e 	bl	8009ab4 <UART_WaitOnFlagUntilTimeout>
 8009998:	4603      	mov	r3, r0
 800999a:	2b00      	cmp	r3, #0
 800999c:	d022      	beq.n	80099e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	461a      	mov	r2, r3
 80099ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80099be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099c4:	e841 2300 	strex	r3, r2, [r1]
 80099c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d1e6      	bne.n	800999e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2220      	movs	r2, #32
 80099d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e063      	b.n	8009aac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0304 	and.w	r3, r3, #4
 80099ee:	2b04      	cmp	r3, #4
 80099f0:	d149      	bne.n	8009a86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099f6:	9300      	str	r3, [sp, #0]
 80099f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099fa:	2200      	movs	r2, #0
 80099fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 f857 	bl	8009ab4 <UART_WaitOnFlagUntilTimeout>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d03c      	beq.n	8009a86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	e853 3f00 	ldrex	r3, [r3]
 8009a18:	623b      	str	r3, [r7, #32]
   return(result);
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	461a      	mov	r2, r3
 8009a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a32:	e841 2300 	strex	r3, r2, [r1]
 8009a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1e6      	bne.n	8009a0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	3308      	adds	r3, #8
 8009a44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	e853 3f00 	ldrex	r3, [r3]
 8009a4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f023 0301 	bic.w	r3, r3, #1
 8009a54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a5e:	61fa      	str	r2, [r7, #28]
 8009a60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a62:	69b9      	ldr	r1, [r7, #24]
 8009a64:	69fa      	ldr	r2, [r7, #28]
 8009a66:	e841 2300 	strex	r3, r2, [r1]
 8009a6a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d1e5      	bne.n	8009a3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2220      	movs	r2, #32
 8009a76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e012      	b.n	8009aac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2220      	movs	r2, #32
 8009a8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2220      	movs	r2, #32
 8009a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3758      	adds	r7, #88	@ 0x58
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	603b      	str	r3, [r7, #0]
 8009ac0:	4613      	mov	r3, r2
 8009ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ac4:	e04f      	b.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009acc:	d04b      	beq.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ace:	f7fa fa4b 	bl	8003f68 <HAL_GetTick>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	1ad3      	subs	r3, r2, r3
 8009ad8:	69ba      	ldr	r2, [r7, #24]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d302      	bcc.n	8009ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d101      	bne.n	8009ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009ae4:	2303      	movs	r3, #3
 8009ae6:	e04e      	b.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f003 0304 	and.w	r3, r3, #4
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d037      	beq.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	2b80      	cmp	r3, #128	@ 0x80
 8009afa:	d034      	beq.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	2b40      	cmp	r3, #64	@ 0x40
 8009b00:	d031      	beq.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	69db      	ldr	r3, [r3, #28]
 8009b08:	f003 0308 	and.w	r3, r3, #8
 8009b0c:	2b08      	cmp	r3, #8
 8009b0e:	d110      	bne.n	8009b32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2208      	movs	r2, #8
 8009b16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f000 f838 	bl	8009b8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2208      	movs	r2, #8
 8009b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e029      	b.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	69db      	ldr	r3, [r3, #28]
 8009b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b40:	d111      	bne.n	8009b66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f000 f81e 	bl	8009b8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2220      	movs	r2, #32
 8009b56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b62:	2303      	movs	r3, #3
 8009b64:	e00f      	b.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	69da      	ldr	r2, [r3, #28]
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	4013      	ands	r3, r2
 8009b70:	68ba      	ldr	r2, [r7, #8]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	bf0c      	ite	eq
 8009b76:	2301      	moveq	r3, #1
 8009b78:	2300      	movne	r3, #0
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	79fb      	ldrb	r3, [r7, #7]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d0a0      	beq.n	8009ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b84:	2300      	movs	r3, #0
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3710      	adds	r7, #16
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}

08009b8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b8e:	b480      	push	{r7}
 8009b90:	b095      	sub	sp, #84	@ 0x54
 8009b92:	af00      	add	r7, sp, #0
 8009b94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b9e:	e853 3f00 	ldrex	r3, [r3]
 8009ba2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009bb6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009bba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bbc:	e841 2300 	strex	r3, r2, [r1]
 8009bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d1e6      	bne.n	8009b96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	3308      	adds	r3, #8
 8009bce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd0:	6a3b      	ldr	r3, [r7, #32]
 8009bd2:	e853 3f00 	ldrex	r3, [r3]
 8009bd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bd8:	69fb      	ldr	r3, [r7, #28]
 8009bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bde:	f023 0301 	bic.w	r3, r3, #1
 8009be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	3308      	adds	r3, #8
 8009bea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf4:	e841 2300 	strex	r3, r2, [r1]
 8009bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1e3      	bne.n	8009bc8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d118      	bne.n	8009c3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	f023 0310 	bic.w	r3, r3, #16
 8009c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c26:	61bb      	str	r3, [r7, #24]
 8009c28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6979      	ldr	r1, [r7, #20]
 8009c2c:	69ba      	ldr	r2, [r7, #24]
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	613b      	str	r3, [r7, #16]
   return(result);
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e6      	bne.n	8009c08 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009c4e:	bf00      	nop
 8009c50:	3754      	adds	r7, #84	@ 0x54
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr

08009c5a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c5a:	b480      	push	{r7}
 8009c5c:	b085      	sub	sp, #20
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d101      	bne.n	8009c70 <HAL_UARTEx_DisableFifoMode+0x16>
 8009c6c:	2302      	movs	r3, #2
 8009c6e:	e027      	b.n	8009cc0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2224      	movs	r2, #36	@ 0x24
 8009c7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f022 0201 	bic.w	r2, r2, #1
 8009c96:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009c9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68fa      	ldr	r2, [r7, #12]
 8009cac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3714      	adds	r7, #20
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
 8009cd4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d101      	bne.n	8009ce4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009ce0:	2302      	movs	r3, #2
 8009ce2:	e02d      	b.n	8009d40 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2224      	movs	r2, #36	@ 0x24
 8009cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f022 0201 	bic.w	r2, r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	430a      	orrs	r2, r1
 8009d1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 f84f 	bl	8009dc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2220      	movs	r2, #32
 8009d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3710      	adds	r7, #16
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d101      	bne.n	8009d60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	e02d      	b.n	8009dbc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2224      	movs	r2, #36	@ 0x24
 8009d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f022 0201 	bic.w	r2, r2, #1
 8009d86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	430a      	orrs	r2, r1
 8009d9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 f811 	bl	8009dc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2220      	movs	r2, #32
 8009dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d108      	bne.n	8009de6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009de4:	e031      	b.n	8009e4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009de6:	2308      	movs	r3, #8
 8009de8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009dea:	2308      	movs	r3, #8
 8009dec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	689b      	ldr	r3, [r3, #8]
 8009df4:	0e5b      	lsrs	r3, r3, #25
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	f003 0307 	and.w	r3, r3, #7
 8009dfc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	689b      	ldr	r3, [r3, #8]
 8009e04:	0f5b      	lsrs	r3, r3, #29
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	f003 0307 	and.w	r3, r3, #7
 8009e0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e0e:	7bbb      	ldrb	r3, [r7, #14]
 8009e10:	7b3a      	ldrb	r2, [r7, #12]
 8009e12:	4911      	ldr	r1, [pc, #68]	@ (8009e58 <UARTEx_SetNbDataToProcess+0x94>)
 8009e14:	5c8a      	ldrb	r2, [r1, r2]
 8009e16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e1a:	7b3a      	ldrb	r2, [r7, #12]
 8009e1c:	490f      	ldr	r1, [pc, #60]	@ (8009e5c <UARTEx_SetNbDataToProcess+0x98>)
 8009e1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e20:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e24:	b29a      	uxth	r2, r3
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e2c:	7bfb      	ldrb	r3, [r7, #15]
 8009e2e:	7b7a      	ldrb	r2, [r7, #13]
 8009e30:	4909      	ldr	r1, [pc, #36]	@ (8009e58 <UARTEx_SetNbDataToProcess+0x94>)
 8009e32:	5c8a      	ldrb	r2, [r1, r2]
 8009e34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009e38:	7b7a      	ldrb	r2, [r7, #13]
 8009e3a:	4908      	ldr	r1, [pc, #32]	@ (8009e5c <UARTEx_SetNbDataToProcess+0x98>)
 8009e3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e42:	b29a      	uxth	r2, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009e4a:	bf00      	nop
 8009e4c:	3714      	adds	r7, #20
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr
 8009e56:	bf00      	nop
 8009e58:	0800ee54 	.word	0x0800ee54
 8009e5c:	0800ee5c 	.word	0x0800ee5c

08009e60 <__cvt>:
 8009e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e64:	ec57 6b10 	vmov	r6, r7, d0
 8009e68:	2f00      	cmp	r7, #0
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	463b      	mov	r3, r7
 8009e70:	bfbb      	ittet	lt
 8009e72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009e76:	461f      	movlt	r7, r3
 8009e78:	2300      	movge	r3, #0
 8009e7a:	232d      	movlt	r3, #45	@ 0x2d
 8009e7c:	700b      	strb	r3, [r1, #0]
 8009e7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009e84:	4691      	mov	r9, r2
 8009e86:	f023 0820 	bic.w	r8, r3, #32
 8009e8a:	bfbc      	itt	lt
 8009e8c:	4632      	movlt	r2, r6
 8009e8e:	4616      	movlt	r6, r2
 8009e90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e94:	d005      	beq.n	8009ea2 <__cvt+0x42>
 8009e96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009e9a:	d100      	bne.n	8009e9e <__cvt+0x3e>
 8009e9c:	3401      	adds	r4, #1
 8009e9e:	2102      	movs	r1, #2
 8009ea0:	e000      	b.n	8009ea4 <__cvt+0x44>
 8009ea2:	2103      	movs	r1, #3
 8009ea4:	ab03      	add	r3, sp, #12
 8009ea6:	9301      	str	r3, [sp, #4]
 8009ea8:	ab02      	add	r3, sp, #8
 8009eaa:	9300      	str	r3, [sp, #0]
 8009eac:	ec47 6b10 	vmov	d0, r6, r7
 8009eb0:	4653      	mov	r3, sl
 8009eb2:	4622      	mov	r2, r4
 8009eb4:	f001 f980 	bl	800b1b8 <_dtoa_r>
 8009eb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ebc:	4605      	mov	r5, r0
 8009ebe:	d119      	bne.n	8009ef4 <__cvt+0x94>
 8009ec0:	f019 0f01 	tst.w	r9, #1
 8009ec4:	d00e      	beq.n	8009ee4 <__cvt+0x84>
 8009ec6:	eb00 0904 	add.w	r9, r0, r4
 8009eca:	2200      	movs	r2, #0
 8009ecc:	2300      	movs	r3, #0
 8009ece:	4630      	mov	r0, r6
 8009ed0:	4639      	mov	r1, r7
 8009ed2:	f7f6 fe21 	bl	8000b18 <__aeabi_dcmpeq>
 8009ed6:	b108      	cbz	r0, 8009edc <__cvt+0x7c>
 8009ed8:	f8cd 900c 	str.w	r9, [sp, #12]
 8009edc:	2230      	movs	r2, #48	@ 0x30
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	454b      	cmp	r3, r9
 8009ee2:	d31e      	bcc.n	8009f22 <__cvt+0xc2>
 8009ee4:	9b03      	ldr	r3, [sp, #12]
 8009ee6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ee8:	1b5b      	subs	r3, r3, r5
 8009eea:	4628      	mov	r0, r5
 8009eec:	6013      	str	r3, [r2, #0]
 8009eee:	b004      	add	sp, #16
 8009ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ef4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ef8:	eb00 0904 	add.w	r9, r0, r4
 8009efc:	d1e5      	bne.n	8009eca <__cvt+0x6a>
 8009efe:	7803      	ldrb	r3, [r0, #0]
 8009f00:	2b30      	cmp	r3, #48	@ 0x30
 8009f02:	d10a      	bne.n	8009f1a <__cvt+0xba>
 8009f04:	2200      	movs	r2, #0
 8009f06:	2300      	movs	r3, #0
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 fe04 	bl	8000b18 <__aeabi_dcmpeq>
 8009f10:	b918      	cbnz	r0, 8009f1a <__cvt+0xba>
 8009f12:	f1c4 0401 	rsb	r4, r4, #1
 8009f16:	f8ca 4000 	str.w	r4, [sl]
 8009f1a:	f8da 3000 	ldr.w	r3, [sl]
 8009f1e:	4499      	add	r9, r3
 8009f20:	e7d3      	b.n	8009eca <__cvt+0x6a>
 8009f22:	1c59      	adds	r1, r3, #1
 8009f24:	9103      	str	r1, [sp, #12]
 8009f26:	701a      	strb	r2, [r3, #0]
 8009f28:	e7d9      	b.n	8009ede <__cvt+0x7e>

08009f2a <__exponent>:
 8009f2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f2c:	2900      	cmp	r1, #0
 8009f2e:	bfba      	itte	lt
 8009f30:	4249      	neglt	r1, r1
 8009f32:	232d      	movlt	r3, #45	@ 0x2d
 8009f34:	232b      	movge	r3, #43	@ 0x2b
 8009f36:	2909      	cmp	r1, #9
 8009f38:	7002      	strb	r2, [r0, #0]
 8009f3a:	7043      	strb	r3, [r0, #1]
 8009f3c:	dd29      	ble.n	8009f92 <__exponent+0x68>
 8009f3e:	f10d 0307 	add.w	r3, sp, #7
 8009f42:	461d      	mov	r5, r3
 8009f44:	270a      	movs	r7, #10
 8009f46:	461a      	mov	r2, r3
 8009f48:	fbb1 f6f7 	udiv	r6, r1, r7
 8009f4c:	fb07 1416 	mls	r4, r7, r6, r1
 8009f50:	3430      	adds	r4, #48	@ 0x30
 8009f52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009f56:	460c      	mov	r4, r1
 8009f58:	2c63      	cmp	r4, #99	@ 0x63
 8009f5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f5e:	4631      	mov	r1, r6
 8009f60:	dcf1      	bgt.n	8009f46 <__exponent+0x1c>
 8009f62:	3130      	adds	r1, #48	@ 0x30
 8009f64:	1e94      	subs	r4, r2, #2
 8009f66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009f6a:	1c41      	adds	r1, r0, #1
 8009f6c:	4623      	mov	r3, r4
 8009f6e:	42ab      	cmp	r3, r5
 8009f70:	d30a      	bcc.n	8009f88 <__exponent+0x5e>
 8009f72:	f10d 0309 	add.w	r3, sp, #9
 8009f76:	1a9b      	subs	r3, r3, r2
 8009f78:	42ac      	cmp	r4, r5
 8009f7a:	bf88      	it	hi
 8009f7c:	2300      	movhi	r3, #0
 8009f7e:	3302      	adds	r3, #2
 8009f80:	4403      	add	r3, r0
 8009f82:	1a18      	subs	r0, r3, r0
 8009f84:	b003      	add	sp, #12
 8009f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f88:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009f8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009f90:	e7ed      	b.n	8009f6e <__exponent+0x44>
 8009f92:	2330      	movs	r3, #48	@ 0x30
 8009f94:	3130      	adds	r1, #48	@ 0x30
 8009f96:	7083      	strb	r3, [r0, #2]
 8009f98:	70c1      	strb	r1, [r0, #3]
 8009f9a:	1d03      	adds	r3, r0, #4
 8009f9c:	e7f1      	b.n	8009f82 <__exponent+0x58>
	...

08009fa0 <_printf_float>:
 8009fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	b08d      	sub	sp, #52	@ 0x34
 8009fa6:	460c      	mov	r4, r1
 8009fa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009fac:	4616      	mov	r6, r2
 8009fae:	461f      	mov	r7, r3
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	f000 ffed 	bl	800af90 <_localeconv_r>
 8009fb6:	6803      	ldr	r3, [r0, #0]
 8009fb8:	9304      	str	r3, [sp, #16]
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f7f6 f980 	bl	80002c0 <strlen>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8009fc8:	9005      	str	r0, [sp, #20]
 8009fca:	3307      	adds	r3, #7
 8009fcc:	f023 0307 	bic.w	r3, r3, #7
 8009fd0:	f103 0208 	add.w	r2, r3, #8
 8009fd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009fd8:	f8d4 b000 	ldr.w	fp, [r4]
 8009fdc:	f8c8 2000 	str.w	r2, [r8]
 8009fe0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009fe4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009fe8:	9307      	str	r3, [sp, #28]
 8009fea:	f8cd 8018 	str.w	r8, [sp, #24]
 8009fee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009ff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ff6:	4b9c      	ldr	r3, [pc, #624]	@ (800a268 <_printf_float+0x2c8>)
 8009ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8009ffc:	f7f6 fdbe 	bl	8000b7c <__aeabi_dcmpun>
 800a000:	bb70      	cbnz	r0, 800a060 <_printf_float+0xc0>
 800a002:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a006:	4b98      	ldr	r3, [pc, #608]	@ (800a268 <_printf_float+0x2c8>)
 800a008:	f04f 32ff 	mov.w	r2, #4294967295
 800a00c:	f7f6 fd98 	bl	8000b40 <__aeabi_dcmple>
 800a010:	bb30      	cbnz	r0, 800a060 <_printf_float+0xc0>
 800a012:	2200      	movs	r2, #0
 800a014:	2300      	movs	r3, #0
 800a016:	4640      	mov	r0, r8
 800a018:	4649      	mov	r1, r9
 800a01a:	f7f6 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800a01e:	b110      	cbz	r0, 800a026 <_printf_float+0x86>
 800a020:	232d      	movs	r3, #45	@ 0x2d
 800a022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a026:	4a91      	ldr	r2, [pc, #580]	@ (800a26c <_printf_float+0x2cc>)
 800a028:	4b91      	ldr	r3, [pc, #580]	@ (800a270 <_printf_float+0x2d0>)
 800a02a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a02e:	bf8c      	ite	hi
 800a030:	4690      	movhi	r8, r2
 800a032:	4698      	movls	r8, r3
 800a034:	2303      	movs	r3, #3
 800a036:	6123      	str	r3, [r4, #16]
 800a038:	f02b 0304 	bic.w	r3, fp, #4
 800a03c:	6023      	str	r3, [r4, #0]
 800a03e:	f04f 0900 	mov.w	r9, #0
 800a042:	9700      	str	r7, [sp, #0]
 800a044:	4633      	mov	r3, r6
 800a046:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a048:	4621      	mov	r1, r4
 800a04a:	4628      	mov	r0, r5
 800a04c:	f000 f9d2 	bl	800a3f4 <_printf_common>
 800a050:	3001      	adds	r0, #1
 800a052:	f040 808d 	bne.w	800a170 <_printf_float+0x1d0>
 800a056:	f04f 30ff 	mov.w	r0, #4294967295
 800a05a:	b00d      	add	sp, #52	@ 0x34
 800a05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a060:	4642      	mov	r2, r8
 800a062:	464b      	mov	r3, r9
 800a064:	4640      	mov	r0, r8
 800a066:	4649      	mov	r1, r9
 800a068:	f7f6 fd88 	bl	8000b7c <__aeabi_dcmpun>
 800a06c:	b140      	cbz	r0, 800a080 <_printf_float+0xe0>
 800a06e:	464b      	mov	r3, r9
 800a070:	2b00      	cmp	r3, #0
 800a072:	bfbc      	itt	lt
 800a074:	232d      	movlt	r3, #45	@ 0x2d
 800a076:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a07a:	4a7e      	ldr	r2, [pc, #504]	@ (800a274 <_printf_float+0x2d4>)
 800a07c:	4b7e      	ldr	r3, [pc, #504]	@ (800a278 <_printf_float+0x2d8>)
 800a07e:	e7d4      	b.n	800a02a <_printf_float+0x8a>
 800a080:	6863      	ldr	r3, [r4, #4]
 800a082:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a086:	9206      	str	r2, [sp, #24]
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	d13b      	bne.n	800a104 <_printf_float+0x164>
 800a08c:	2306      	movs	r3, #6
 800a08e:	6063      	str	r3, [r4, #4]
 800a090:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a094:	2300      	movs	r3, #0
 800a096:	6022      	str	r2, [r4, #0]
 800a098:	9303      	str	r3, [sp, #12]
 800a09a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a09c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a0a0:	ab09      	add	r3, sp, #36	@ 0x24
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	6861      	ldr	r1, [r4, #4]
 800a0a6:	ec49 8b10 	vmov	d0, r8, r9
 800a0aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a0ae:	4628      	mov	r0, r5
 800a0b0:	f7ff fed6 	bl	8009e60 <__cvt>
 800a0b4:	9b06      	ldr	r3, [sp, #24]
 800a0b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0b8:	2b47      	cmp	r3, #71	@ 0x47
 800a0ba:	4680      	mov	r8, r0
 800a0bc:	d129      	bne.n	800a112 <_printf_float+0x172>
 800a0be:	1cc8      	adds	r0, r1, #3
 800a0c0:	db02      	blt.n	800a0c8 <_printf_float+0x128>
 800a0c2:	6863      	ldr	r3, [r4, #4]
 800a0c4:	4299      	cmp	r1, r3
 800a0c6:	dd41      	ble.n	800a14c <_printf_float+0x1ac>
 800a0c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a0cc:	fa5f fa8a 	uxtb.w	sl, sl
 800a0d0:	3901      	subs	r1, #1
 800a0d2:	4652      	mov	r2, sl
 800a0d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a0d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0da:	f7ff ff26 	bl	8009f2a <__exponent>
 800a0de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0e0:	1813      	adds	r3, r2, r0
 800a0e2:	2a01      	cmp	r2, #1
 800a0e4:	4681      	mov	r9, r0
 800a0e6:	6123      	str	r3, [r4, #16]
 800a0e8:	dc02      	bgt.n	800a0f0 <_printf_float+0x150>
 800a0ea:	6822      	ldr	r2, [r4, #0]
 800a0ec:	07d2      	lsls	r2, r2, #31
 800a0ee:	d501      	bpl.n	800a0f4 <_printf_float+0x154>
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	6123      	str	r3, [r4, #16]
 800a0f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d0a2      	beq.n	800a042 <_printf_float+0xa2>
 800a0fc:	232d      	movs	r3, #45	@ 0x2d
 800a0fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a102:	e79e      	b.n	800a042 <_printf_float+0xa2>
 800a104:	9a06      	ldr	r2, [sp, #24]
 800a106:	2a47      	cmp	r2, #71	@ 0x47
 800a108:	d1c2      	bne.n	800a090 <_printf_float+0xf0>
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d1c0      	bne.n	800a090 <_printf_float+0xf0>
 800a10e:	2301      	movs	r3, #1
 800a110:	e7bd      	b.n	800a08e <_printf_float+0xee>
 800a112:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a116:	d9db      	bls.n	800a0d0 <_printf_float+0x130>
 800a118:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a11c:	d118      	bne.n	800a150 <_printf_float+0x1b0>
 800a11e:	2900      	cmp	r1, #0
 800a120:	6863      	ldr	r3, [r4, #4]
 800a122:	dd0b      	ble.n	800a13c <_printf_float+0x19c>
 800a124:	6121      	str	r1, [r4, #16]
 800a126:	b913      	cbnz	r3, 800a12e <_printf_float+0x18e>
 800a128:	6822      	ldr	r2, [r4, #0]
 800a12a:	07d0      	lsls	r0, r2, #31
 800a12c:	d502      	bpl.n	800a134 <_printf_float+0x194>
 800a12e:	3301      	adds	r3, #1
 800a130:	440b      	add	r3, r1
 800a132:	6123      	str	r3, [r4, #16]
 800a134:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a136:	f04f 0900 	mov.w	r9, #0
 800a13a:	e7db      	b.n	800a0f4 <_printf_float+0x154>
 800a13c:	b913      	cbnz	r3, 800a144 <_printf_float+0x1a4>
 800a13e:	6822      	ldr	r2, [r4, #0]
 800a140:	07d2      	lsls	r2, r2, #31
 800a142:	d501      	bpl.n	800a148 <_printf_float+0x1a8>
 800a144:	3302      	adds	r3, #2
 800a146:	e7f4      	b.n	800a132 <_printf_float+0x192>
 800a148:	2301      	movs	r3, #1
 800a14a:	e7f2      	b.n	800a132 <_printf_float+0x192>
 800a14c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a152:	4299      	cmp	r1, r3
 800a154:	db05      	blt.n	800a162 <_printf_float+0x1c2>
 800a156:	6823      	ldr	r3, [r4, #0]
 800a158:	6121      	str	r1, [r4, #16]
 800a15a:	07d8      	lsls	r0, r3, #31
 800a15c:	d5ea      	bpl.n	800a134 <_printf_float+0x194>
 800a15e:	1c4b      	adds	r3, r1, #1
 800a160:	e7e7      	b.n	800a132 <_printf_float+0x192>
 800a162:	2900      	cmp	r1, #0
 800a164:	bfd4      	ite	le
 800a166:	f1c1 0202 	rsble	r2, r1, #2
 800a16a:	2201      	movgt	r2, #1
 800a16c:	4413      	add	r3, r2
 800a16e:	e7e0      	b.n	800a132 <_printf_float+0x192>
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	055a      	lsls	r2, r3, #21
 800a174:	d407      	bmi.n	800a186 <_printf_float+0x1e6>
 800a176:	6923      	ldr	r3, [r4, #16]
 800a178:	4642      	mov	r2, r8
 800a17a:	4631      	mov	r1, r6
 800a17c:	4628      	mov	r0, r5
 800a17e:	47b8      	blx	r7
 800a180:	3001      	adds	r0, #1
 800a182:	d12b      	bne.n	800a1dc <_printf_float+0x23c>
 800a184:	e767      	b.n	800a056 <_printf_float+0xb6>
 800a186:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a18a:	f240 80dd 	bls.w	800a348 <_printf_float+0x3a8>
 800a18e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a192:	2200      	movs	r2, #0
 800a194:	2300      	movs	r3, #0
 800a196:	f7f6 fcbf 	bl	8000b18 <__aeabi_dcmpeq>
 800a19a:	2800      	cmp	r0, #0
 800a19c:	d033      	beq.n	800a206 <_printf_float+0x266>
 800a19e:	4a37      	ldr	r2, [pc, #220]	@ (800a27c <_printf_float+0x2dc>)
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	4631      	mov	r1, r6
 800a1a4:	4628      	mov	r0, r5
 800a1a6:	47b8      	blx	r7
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	f43f af54 	beq.w	800a056 <_printf_float+0xb6>
 800a1ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a1b2:	4543      	cmp	r3, r8
 800a1b4:	db02      	blt.n	800a1bc <_printf_float+0x21c>
 800a1b6:	6823      	ldr	r3, [r4, #0]
 800a1b8:	07d8      	lsls	r0, r3, #31
 800a1ba:	d50f      	bpl.n	800a1dc <_printf_float+0x23c>
 800a1bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	47b8      	blx	r7
 800a1c6:	3001      	adds	r0, #1
 800a1c8:	f43f af45 	beq.w	800a056 <_printf_float+0xb6>
 800a1cc:	f04f 0900 	mov.w	r9, #0
 800a1d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1d4:	f104 0a1a 	add.w	sl, r4, #26
 800a1d8:	45c8      	cmp	r8, r9
 800a1da:	dc09      	bgt.n	800a1f0 <_printf_float+0x250>
 800a1dc:	6823      	ldr	r3, [r4, #0]
 800a1de:	079b      	lsls	r3, r3, #30
 800a1e0:	f100 8103 	bmi.w	800a3ea <_printf_float+0x44a>
 800a1e4:	68e0      	ldr	r0, [r4, #12]
 800a1e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1e8:	4298      	cmp	r0, r3
 800a1ea:	bfb8      	it	lt
 800a1ec:	4618      	movlt	r0, r3
 800a1ee:	e734      	b.n	800a05a <_printf_float+0xba>
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	4652      	mov	r2, sl
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	47b8      	blx	r7
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	f43f af2b 	beq.w	800a056 <_printf_float+0xb6>
 800a200:	f109 0901 	add.w	r9, r9, #1
 800a204:	e7e8      	b.n	800a1d8 <_printf_float+0x238>
 800a206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a208:	2b00      	cmp	r3, #0
 800a20a:	dc39      	bgt.n	800a280 <_printf_float+0x2e0>
 800a20c:	4a1b      	ldr	r2, [pc, #108]	@ (800a27c <_printf_float+0x2dc>)
 800a20e:	2301      	movs	r3, #1
 800a210:	4631      	mov	r1, r6
 800a212:	4628      	mov	r0, r5
 800a214:	47b8      	blx	r7
 800a216:	3001      	adds	r0, #1
 800a218:	f43f af1d 	beq.w	800a056 <_printf_float+0xb6>
 800a21c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a220:	ea59 0303 	orrs.w	r3, r9, r3
 800a224:	d102      	bne.n	800a22c <_printf_float+0x28c>
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	07d9      	lsls	r1, r3, #31
 800a22a:	d5d7      	bpl.n	800a1dc <_printf_float+0x23c>
 800a22c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a230:	4631      	mov	r1, r6
 800a232:	4628      	mov	r0, r5
 800a234:	47b8      	blx	r7
 800a236:	3001      	adds	r0, #1
 800a238:	f43f af0d 	beq.w	800a056 <_printf_float+0xb6>
 800a23c:	f04f 0a00 	mov.w	sl, #0
 800a240:	f104 0b1a 	add.w	fp, r4, #26
 800a244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a246:	425b      	negs	r3, r3
 800a248:	4553      	cmp	r3, sl
 800a24a:	dc01      	bgt.n	800a250 <_printf_float+0x2b0>
 800a24c:	464b      	mov	r3, r9
 800a24e:	e793      	b.n	800a178 <_printf_float+0x1d8>
 800a250:	2301      	movs	r3, #1
 800a252:	465a      	mov	r2, fp
 800a254:	4631      	mov	r1, r6
 800a256:	4628      	mov	r0, r5
 800a258:	47b8      	blx	r7
 800a25a:	3001      	adds	r0, #1
 800a25c:	f43f aefb 	beq.w	800a056 <_printf_float+0xb6>
 800a260:	f10a 0a01 	add.w	sl, sl, #1
 800a264:	e7ee      	b.n	800a244 <_printf_float+0x2a4>
 800a266:	bf00      	nop
 800a268:	7fefffff 	.word	0x7fefffff
 800a26c:	0800ee68 	.word	0x0800ee68
 800a270:	0800ee64 	.word	0x0800ee64
 800a274:	0800ee70 	.word	0x0800ee70
 800a278:	0800ee6c 	.word	0x0800ee6c
 800a27c:	0800ee74 	.word	0x0800ee74
 800a280:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a282:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a286:	4553      	cmp	r3, sl
 800a288:	bfa8      	it	ge
 800a28a:	4653      	movge	r3, sl
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	4699      	mov	r9, r3
 800a290:	dc36      	bgt.n	800a300 <_printf_float+0x360>
 800a292:	f04f 0b00 	mov.w	fp, #0
 800a296:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a29a:	f104 021a 	add.w	r2, r4, #26
 800a29e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a2a0:	9306      	str	r3, [sp, #24]
 800a2a2:	eba3 0309 	sub.w	r3, r3, r9
 800a2a6:	455b      	cmp	r3, fp
 800a2a8:	dc31      	bgt.n	800a30e <_printf_float+0x36e>
 800a2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2ac:	459a      	cmp	sl, r3
 800a2ae:	dc3a      	bgt.n	800a326 <_printf_float+0x386>
 800a2b0:	6823      	ldr	r3, [r4, #0]
 800a2b2:	07da      	lsls	r2, r3, #31
 800a2b4:	d437      	bmi.n	800a326 <_printf_float+0x386>
 800a2b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b8:	ebaa 0903 	sub.w	r9, sl, r3
 800a2bc:	9b06      	ldr	r3, [sp, #24]
 800a2be:	ebaa 0303 	sub.w	r3, sl, r3
 800a2c2:	4599      	cmp	r9, r3
 800a2c4:	bfa8      	it	ge
 800a2c6:	4699      	movge	r9, r3
 800a2c8:	f1b9 0f00 	cmp.w	r9, #0
 800a2cc:	dc33      	bgt.n	800a336 <_printf_float+0x396>
 800a2ce:	f04f 0800 	mov.w	r8, #0
 800a2d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2d6:	f104 0b1a 	add.w	fp, r4, #26
 800a2da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2dc:	ebaa 0303 	sub.w	r3, sl, r3
 800a2e0:	eba3 0309 	sub.w	r3, r3, r9
 800a2e4:	4543      	cmp	r3, r8
 800a2e6:	f77f af79 	ble.w	800a1dc <_printf_float+0x23c>
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	465a      	mov	r2, fp
 800a2ee:	4631      	mov	r1, r6
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	47b8      	blx	r7
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	f43f aeae 	beq.w	800a056 <_printf_float+0xb6>
 800a2fa:	f108 0801 	add.w	r8, r8, #1
 800a2fe:	e7ec      	b.n	800a2da <_printf_float+0x33a>
 800a300:	4642      	mov	r2, r8
 800a302:	4631      	mov	r1, r6
 800a304:	4628      	mov	r0, r5
 800a306:	47b8      	blx	r7
 800a308:	3001      	adds	r0, #1
 800a30a:	d1c2      	bne.n	800a292 <_printf_float+0x2f2>
 800a30c:	e6a3      	b.n	800a056 <_printf_float+0xb6>
 800a30e:	2301      	movs	r3, #1
 800a310:	4631      	mov	r1, r6
 800a312:	4628      	mov	r0, r5
 800a314:	9206      	str	r2, [sp, #24]
 800a316:	47b8      	blx	r7
 800a318:	3001      	adds	r0, #1
 800a31a:	f43f ae9c 	beq.w	800a056 <_printf_float+0xb6>
 800a31e:	9a06      	ldr	r2, [sp, #24]
 800a320:	f10b 0b01 	add.w	fp, fp, #1
 800a324:	e7bb      	b.n	800a29e <_printf_float+0x2fe>
 800a326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a32a:	4631      	mov	r1, r6
 800a32c:	4628      	mov	r0, r5
 800a32e:	47b8      	blx	r7
 800a330:	3001      	adds	r0, #1
 800a332:	d1c0      	bne.n	800a2b6 <_printf_float+0x316>
 800a334:	e68f      	b.n	800a056 <_printf_float+0xb6>
 800a336:	9a06      	ldr	r2, [sp, #24]
 800a338:	464b      	mov	r3, r9
 800a33a:	4442      	add	r2, r8
 800a33c:	4631      	mov	r1, r6
 800a33e:	4628      	mov	r0, r5
 800a340:	47b8      	blx	r7
 800a342:	3001      	adds	r0, #1
 800a344:	d1c3      	bne.n	800a2ce <_printf_float+0x32e>
 800a346:	e686      	b.n	800a056 <_printf_float+0xb6>
 800a348:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a34c:	f1ba 0f01 	cmp.w	sl, #1
 800a350:	dc01      	bgt.n	800a356 <_printf_float+0x3b6>
 800a352:	07db      	lsls	r3, r3, #31
 800a354:	d536      	bpl.n	800a3c4 <_printf_float+0x424>
 800a356:	2301      	movs	r3, #1
 800a358:	4642      	mov	r2, r8
 800a35a:	4631      	mov	r1, r6
 800a35c:	4628      	mov	r0, r5
 800a35e:	47b8      	blx	r7
 800a360:	3001      	adds	r0, #1
 800a362:	f43f ae78 	beq.w	800a056 <_printf_float+0xb6>
 800a366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a36a:	4631      	mov	r1, r6
 800a36c:	4628      	mov	r0, r5
 800a36e:	47b8      	blx	r7
 800a370:	3001      	adds	r0, #1
 800a372:	f43f ae70 	beq.w	800a056 <_printf_float+0xb6>
 800a376:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a37a:	2200      	movs	r2, #0
 800a37c:	2300      	movs	r3, #0
 800a37e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a382:	f7f6 fbc9 	bl	8000b18 <__aeabi_dcmpeq>
 800a386:	b9c0      	cbnz	r0, 800a3ba <_printf_float+0x41a>
 800a388:	4653      	mov	r3, sl
 800a38a:	f108 0201 	add.w	r2, r8, #1
 800a38e:	4631      	mov	r1, r6
 800a390:	4628      	mov	r0, r5
 800a392:	47b8      	blx	r7
 800a394:	3001      	adds	r0, #1
 800a396:	d10c      	bne.n	800a3b2 <_printf_float+0x412>
 800a398:	e65d      	b.n	800a056 <_printf_float+0xb6>
 800a39a:	2301      	movs	r3, #1
 800a39c:	465a      	mov	r2, fp
 800a39e:	4631      	mov	r1, r6
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	47b8      	blx	r7
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	f43f ae56 	beq.w	800a056 <_printf_float+0xb6>
 800a3aa:	f108 0801 	add.w	r8, r8, #1
 800a3ae:	45d0      	cmp	r8, sl
 800a3b0:	dbf3      	blt.n	800a39a <_printf_float+0x3fa>
 800a3b2:	464b      	mov	r3, r9
 800a3b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a3b8:	e6df      	b.n	800a17a <_printf_float+0x1da>
 800a3ba:	f04f 0800 	mov.w	r8, #0
 800a3be:	f104 0b1a 	add.w	fp, r4, #26
 800a3c2:	e7f4      	b.n	800a3ae <_printf_float+0x40e>
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	4642      	mov	r2, r8
 800a3c8:	e7e1      	b.n	800a38e <_printf_float+0x3ee>
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	464a      	mov	r2, r9
 800a3ce:	4631      	mov	r1, r6
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	47b8      	blx	r7
 800a3d4:	3001      	adds	r0, #1
 800a3d6:	f43f ae3e 	beq.w	800a056 <_printf_float+0xb6>
 800a3da:	f108 0801 	add.w	r8, r8, #1
 800a3de:	68e3      	ldr	r3, [r4, #12]
 800a3e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3e2:	1a5b      	subs	r3, r3, r1
 800a3e4:	4543      	cmp	r3, r8
 800a3e6:	dcf0      	bgt.n	800a3ca <_printf_float+0x42a>
 800a3e8:	e6fc      	b.n	800a1e4 <_printf_float+0x244>
 800a3ea:	f04f 0800 	mov.w	r8, #0
 800a3ee:	f104 0919 	add.w	r9, r4, #25
 800a3f2:	e7f4      	b.n	800a3de <_printf_float+0x43e>

0800a3f4 <_printf_common>:
 800a3f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3f8:	4616      	mov	r6, r2
 800a3fa:	4698      	mov	r8, r3
 800a3fc:	688a      	ldr	r2, [r1, #8]
 800a3fe:	690b      	ldr	r3, [r1, #16]
 800a400:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a404:	4293      	cmp	r3, r2
 800a406:	bfb8      	it	lt
 800a408:	4613      	movlt	r3, r2
 800a40a:	6033      	str	r3, [r6, #0]
 800a40c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a410:	4607      	mov	r7, r0
 800a412:	460c      	mov	r4, r1
 800a414:	b10a      	cbz	r2, 800a41a <_printf_common+0x26>
 800a416:	3301      	adds	r3, #1
 800a418:	6033      	str	r3, [r6, #0]
 800a41a:	6823      	ldr	r3, [r4, #0]
 800a41c:	0699      	lsls	r1, r3, #26
 800a41e:	bf42      	ittt	mi
 800a420:	6833      	ldrmi	r3, [r6, #0]
 800a422:	3302      	addmi	r3, #2
 800a424:	6033      	strmi	r3, [r6, #0]
 800a426:	6825      	ldr	r5, [r4, #0]
 800a428:	f015 0506 	ands.w	r5, r5, #6
 800a42c:	d106      	bne.n	800a43c <_printf_common+0x48>
 800a42e:	f104 0a19 	add.w	sl, r4, #25
 800a432:	68e3      	ldr	r3, [r4, #12]
 800a434:	6832      	ldr	r2, [r6, #0]
 800a436:	1a9b      	subs	r3, r3, r2
 800a438:	42ab      	cmp	r3, r5
 800a43a:	dc26      	bgt.n	800a48a <_printf_common+0x96>
 800a43c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a440:	6822      	ldr	r2, [r4, #0]
 800a442:	3b00      	subs	r3, #0
 800a444:	bf18      	it	ne
 800a446:	2301      	movne	r3, #1
 800a448:	0692      	lsls	r2, r2, #26
 800a44a:	d42b      	bmi.n	800a4a4 <_printf_common+0xb0>
 800a44c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a450:	4641      	mov	r1, r8
 800a452:	4638      	mov	r0, r7
 800a454:	47c8      	blx	r9
 800a456:	3001      	adds	r0, #1
 800a458:	d01e      	beq.n	800a498 <_printf_common+0xa4>
 800a45a:	6823      	ldr	r3, [r4, #0]
 800a45c:	6922      	ldr	r2, [r4, #16]
 800a45e:	f003 0306 	and.w	r3, r3, #6
 800a462:	2b04      	cmp	r3, #4
 800a464:	bf02      	ittt	eq
 800a466:	68e5      	ldreq	r5, [r4, #12]
 800a468:	6833      	ldreq	r3, [r6, #0]
 800a46a:	1aed      	subeq	r5, r5, r3
 800a46c:	68a3      	ldr	r3, [r4, #8]
 800a46e:	bf0c      	ite	eq
 800a470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a474:	2500      	movne	r5, #0
 800a476:	4293      	cmp	r3, r2
 800a478:	bfc4      	itt	gt
 800a47a:	1a9b      	subgt	r3, r3, r2
 800a47c:	18ed      	addgt	r5, r5, r3
 800a47e:	2600      	movs	r6, #0
 800a480:	341a      	adds	r4, #26
 800a482:	42b5      	cmp	r5, r6
 800a484:	d11a      	bne.n	800a4bc <_printf_common+0xc8>
 800a486:	2000      	movs	r0, #0
 800a488:	e008      	b.n	800a49c <_printf_common+0xa8>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4652      	mov	r2, sl
 800a48e:	4641      	mov	r1, r8
 800a490:	4638      	mov	r0, r7
 800a492:	47c8      	blx	r9
 800a494:	3001      	adds	r0, #1
 800a496:	d103      	bne.n	800a4a0 <_printf_common+0xac>
 800a498:	f04f 30ff 	mov.w	r0, #4294967295
 800a49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4a0:	3501      	adds	r5, #1
 800a4a2:	e7c6      	b.n	800a432 <_printf_common+0x3e>
 800a4a4:	18e1      	adds	r1, r4, r3
 800a4a6:	1c5a      	adds	r2, r3, #1
 800a4a8:	2030      	movs	r0, #48	@ 0x30
 800a4aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4ae:	4422      	add	r2, r4
 800a4b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4b8:	3302      	adds	r3, #2
 800a4ba:	e7c7      	b.n	800a44c <_printf_common+0x58>
 800a4bc:	2301      	movs	r3, #1
 800a4be:	4622      	mov	r2, r4
 800a4c0:	4641      	mov	r1, r8
 800a4c2:	4638      	mov	r0, r7
 800a4c4:	47c8      	blx	r9
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	d0e6      	beq.n	800a498 <_printf_common+0xa4>
 800a4ca:	3601      	adds	r6, #1
 800a4cc:	e7d9      	b.n	800a482 <_printf_common+0x8e>
	...

0800a4d0 <_printf_i>:
 800a4d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4d4:	7e0f      	ldrb	r7, [r1, #24]
 800a4d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a4d8:	2f78      	cmp	r7, #120	@ 0x78
 800a4da:	4691      	mov	r9, r2
 800a4dc:	4680      	mov	r8, r0
 800a4de:	460c      	mov	r4, r1
 800a4e0:	469a      	mov	sl, r3
 800a4e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a4e6:	d807      	bhi.n	800a4f8 <_printf_i+0x28>
 800a4e8:	2f62      	cmp	r7, #98	@ 0x62
 800a4ea:	d80a      	bhi.n	800a502 <_printf_i+0x32>
 800a4ec:	2f00      	cmp	r7, #0
 800a4ee:	f000 80d1 	beq.w	800a694 <_printf_i+0x1c4>
 800a4f2:	2f58      	cmp	r7, #88	@ 0x58
 800a4f4:	f000 80b8 	beq.w	800a668 <_printf_i+0x198>
 800a4f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a500:	e03a      	b.n	800a578 <_printf_i+0xa8>
 800a502:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a506:	2b15      	cmp	r3, #21
 800a508:	d8f6      	bhi.n	800a4f8 <_printf_i+0x28>
 800a50a:	a101      	add	r1, pc, #4	@ (adr r1, 800a510 <_printf_i+0x40>)
 800a50c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a510:	0800a569 	.word	0x0800a569
 800a514:	0800a57d 	.word	0x0800a57d
 800a518:	0800a4f9 	.word	0x0800a4f9
 800a51c:	0800a4f9 	.word	0x0800a4f9
 800a520:	0800a4f9 	.word	0x0800a4f9
 800a524:	0800a4f9 	.word	0x0800a4f9
 800a528:	0800a57d 	.word	0x0800a57d
 800a52c:	0800a4f9 	.word	0x0800a4f9
 800a530:	0800a4f9 	.word	0x0800a4f9
 800a534:	0800a4f9 	.word	0x0800a4f9
 800a538:	0800a4f9 	.word	0x0800a4f9
 800a53c:	0800a67b 	.word	0x0800a67b
 800a540:	0800a5a7 	.word	0x0800a5a7
 800a544:	0800a635 	.word	0x0800a635
 800a548:	0800a4f9 	.word	0x0800a4f9
 800a54c:	0800a4f9 	.word	0x0800a4f9
 800a550:	0800a69d 	.word	0x0800a69d
 800a554:	0800a4f9 	.word	0x0800a4f9
 800a558:	0800a5a7 	.word	0x0800a5a7
 800a55c:	0800a4f9 	.word	0x0800a4f9
 800a560:	0800a4f9 	.word	0x0800a4f9
 800a564:	0800a63d 	.word	0x0800a63d
 800a568:	6833      	ldr	r3, [r6, #0]
 800a56a:	1d1a      	adds	r2, r3, #4
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	6032      	str	r2, [r6, #0]
 800a570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a574:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a578:	2301      	movs	r3, #1
 800a57a:	e09c      	b.n	800a6b6 <_printf_i+0x1e6>
 800a57c:	6833      	ldr	r3, [r6, #0]
 800a57e:	6820      	ldr	r0, [r4, #0]
 800a580:	1d19      	adds	r1, r3, #4
 800a582:	6031      	str	r1, [r6, #0]
 800a584:	0606      	lsls	r6, r0, #24
 800a586:	d501      	bpl.n	800a58c <_printf_i+0xbc>
 800a588:	681d      	ldr	r5, [r3, #0]
 800a58a:	e003      	b.n	800a594 <_printf_i+0xc4>
 800a58c:	0645      	lsls	r5, r0, #25
 800a58e:	d5fb      	bpl.n	800a588 <_printf_i+0xb8>
 800a590:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a594:	2d00      	cmp	r5, #0
 800a596:	da03      	bge.n	800a5a0 <_printf_i+0xd0>
 800a598:	232d      	movs	r3, #45	@ 0x2d
 800a59a:	426d      	negs	r5, r5
 800a59c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5a0:	4858      	ldr	r0, [pc, #352]	@ (800a704 <_printf_i+0x234>)
 800a5a2:	230a      	movs	r3, #10
 800a5a4:	e011      	b.n	800a5ca <_printf_i+0xfa>
 800a5a6:	6821      	ldr	r1, [r4, #0]
 800a5a8:	6833      	ldr	r3, [r6, #0]
 800a5aa:	0608      	lsls	r0, r1, #24
 800a5ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5b0:	d402      	bmi.n	800a5b8 <_printf_i+0xe8>
 800a5b2:	0649      	lsls	r1, r1, #25
 800a5b4:	bf48      	it	mi
 800a5b6:	b2ad      	uxthmi	r5, r5
 800a5b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5ba:	4852      	ldr	r0, [pc, #328]	@ (800a704 <_printf_i+0x234>)
 800a5bc:	6033      	str	r3, [r6, #0]
 800a5be:	bf14      	ite	ne
 800a5c0:	230a      	movne	r3, #10
 800a5c2:	2308      	moveq	r3, #8
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5ca:	6866      	ldr	r6, [r4, #4]
 800a5cc:	60a6      	str	r6, [r4, #8]
 800a5ce:	2e00      	cmp	r6, #0
 800a5d0:	db05      	blt.n	800a5de <_printf_i+0x10e>
 800a5d2:	6821      	ldr	r1, [r4, #0]
 800a5d4:	432e      	orrs	r6, r5
 800a5d6:	f021 0104 	bic.w	r1, r1, #4
 800a5da:	6021      	str	r1, [r4, #0]
 800a5dc:	d04b      	beq.n	800a676 <_printf_i+0x1a6>
 800a5de:	4616      	mov	r6, r2
 800a5e0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a5e4:	fb03 5711 	mls	r7, r3, r1, r5
 800a5e8:	5dc7      	ldrb	r7, [r0, r7]
 800a5ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a5ee:	462f      	mov	r7, r5
 800a5f0:	42bb      	cmp	r3, r7
 800a5f2:	460d      	mov	r5, r1
 800a5f4:	d9f4      	bls.n	800a5e0 <_printf_i+0x110>
 800a5f6:	2b08      	cmp	r3, #8
 800a5f8:	d10b      	bne.n	800a612 <_printf_i+0x142>
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	07df      	lsls	r7, r3, #31
 800a5fe:	d508      	bpl.n	800a612 <_printf_i+0x142>
 800a600:	6923      	ldr	r3, [r4, #16]
 800a602:	6861      	ldr	r1, [r4, #4]
 800a604:	4299      	cmp	r1, r3
 800a606:	bfde      	ittt	le
 800a608:	2330      	movle	r3, #48	@ 0x30
 800a60a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a60e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a612:	1b92      	subs	r2, r2, r6
 800a614:	6122      	str	r2, [r4, #16]
 800a616:	f8cd a000 	str.w	sl, [sp]
 800a61a:	464b      	mov	r3, r9
 800a61c:	aa03      	add	r2, sp, #12
 800a61e:	4621      	mov	r1, r4
 800a620:	4640      	mov	r0, r8
 800a622:	f7ff fee7 	bl	800a3f4 <_printf_common>
 800a626:	3001      	adds	r0, #1
 800a628:	d14a      	bne.n	800a6c0 <_printf_i+0x1f0>
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	b004      	add	sp, #16
 800a630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	f043 0320 	orr.w	r3, r3, #32
 800a63a:	6023      	str	r3, [r4, #0]
 800a63c:	4832      	ldr	r0, [pc, #200]	@ (800a708 <_printf_i+0x238>)
 800a63e:	2778      	movs	r7, #120	@ 0x78
 800a640:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a644:	6823      	ldr	r3, [r4, #0]
 800a646:	6831      	ldr	r1, [r6, #0]
 800a648:	061f      	lsls	r7, r3, #24
 800a64a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a64e:	d402      	bmi.n	800a656 <_printf_i+0x186>
 800a650:	065f      	lsls	r7, r3, #25
 800a652:	bf48      	it	mi
 800a654:	b2ad      	uxthmi	r5, r5
 800a656:	6031      	str	r1, [r6, #0]
 800a658:	07d9      	lsls	r1, r3, #31
 800a65a:	bf44      	itt	mi
 800a65c:	f043 0320 	orrmi.w	r3, r3, #32
 800a660:	6023      	strmi	r3, [r4, #0]
 800a662:	b11d      	cbz	r5, 800a66c <_printf_i+0x19c>
 800a664:	2310      	movs	r3, #16
 800a666:	e7ad      	b.n	800a5c4 <_printf_i+0xf4>
 800a668:	4826      	ldr	r0, [pc, #152]	@ (800a704 <_printf_i+0x234>)
 800a66a:	e7e9      	b.n	800a640 <_printf_i+0x170>
 800a66c:	6823      	ldr	r3, [r4, #0]
 800a66e:	f023 0320 	bic.w	r3, r3, #32
 800a672:	6023      	str	r3, [r4, #0]
 800a674:	e7f6      	b.n	800a664 <_printf_i+0x194>
 800a676:	4616      	mov	r6, r2
 800a678:	e7bd      	b.n	800a5f6 <_printf_i+0x126>
 800a67a:	6833      	ldr	r3, [r6, #0]
 800a67c:	6825      	ldr	r5, [r4, #0]
 800a67e:	6961      	ldr	r1, [r4, #20]
 800a680:	1d18      	adds	r0, r3, #4
 800a682:	6030      	str	r0, [r6, #0]
 800a684:	062e      	lsls	r6, r5, #24
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	d501      	bpl.n	800a68e <_printf_i+0x1be>
 800a68a:	6019      	str	r1, [r3, #0]
 800a68c:	e002      	b.n	800a694 <_printf_i+0x1c4>
 800a68e:	0668      	lsls	r0, r5, #25
 800a690:	d5fb      	bpl.n	800a68a <_printf_i+0x1ba>
 800a692:	8019      	strh	r1, [r3, #0]
 800a694:	2300      	movs	r3, #0
 800a696:	6123      	str	r3, [r4, #16]
 800a698:	4616      	mov	r6, r2
 800a69a:	e7bc      	b.n	800a616 <_printf_i+0x146>
 800a69c:	6833      	ldr	r3, [r6, #0]
 800a69e:	1d1a      	adds	r2, r3, #4
 800a6a0:	6032      	str	r2, [r6, #0]
 800a6a2:	681e      	ldr	r6, [r3, #0]
 800a6a4:	6862      	ldr	r2, [r4, #4]
 800a6a6:	2100      	movs	r1, #0
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	f7f5 fdb9 	bl	8000220 <memchr>
 800a6ae:	b108      	cbz	r0, 800a6b4 <_printf_i+0x1e4>
 800a6b0:	1b80      	subs	r0, r0, r6
 800a6b2:	6060      	str	r0, [r4, #4]
 800a6b4:	6863      	ldr	r3, [r4, #4]
 800a6b6:	6123      	str	r3, [r4, #16]
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6be:	e7aa      	b.n	800a616 <_printf_i+0x146>
 800a6c0:	6923      	ldr	r3, [r4, #16]
 800a6c2:	4632      	mov	r2, r6
 800a6c4:	4649      	mov	r1, r9
 800a6c6:	4640      	mov	r0, r8
 800a6c8:	47d0      	blx	sl
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	d0ad      	beq.n	800a62a <_printf_i+0x15a>
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	079b      	lsls	r3, r3, #30
 800a6d2:	d413      	bmi.n	800a6fc <_printf_i+0x22c>
 800a6d4:	68e0      	ldr	r0, [r4, #12]
 800a6d6:	9b03      	ldr	r3, [sp, #12]
 800a6d8:	4298      	cmp	r0, r3
 800a6da:	bfb8      	it	lt
 800a6dc:	4618      	movlt	r0, r3
 800a6de:	e7a6      	b.n	800a62e <_printf_i+0x15e>
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	4632      	mov	r2, r6
 800a6e4:	4649      	mov	r1, r9
 800a6e6:	4640      	mov	r0, r8
 800a6e8:	47d0      	blx	sl
 800a6ea:	3001      	adds	r0, #1
 800a6ec:	d09d      	beq.n	800a62a <_printf_i+0x15a>
 800a6ee:	3501      	adds	r5, #1
 800a6f0:	68e3      	ldr	r3, [r4, #12]
 800a6f2:	9903      	ldr	r1, [sp, #12]
 800a6f4:	1a5b      	subs	r3, r3, r1
 800a6f6:	42ab      	cmp	r3, r5
 800a6f8:	dcf2      	bgt.n	800a6e0 <_printf_i+0x210>
 800a6fa:	e7eb      	b.n	800a6d4 <_printf_i+0x204>
 800a6fc:	2500      	movs	r5, #0
 800a6fe:	f104 0619 	add.w	r6, r4, #25
 800a702:	e7f5      	b.n	800a6f0 <_printf_i+0x220>
 800a704:	0800ee76 	.word	0x0800ee76
 800a708:	0800ee87 	.word	0x0800ee87

0800a70c <_scanf_float>:
 800a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a710:	b087      	sub	sp, #28
 800a712:	4691      	mov	r9, r2
 800a714:	9303      	str	r3, [sp, #12]
 800a716:	688b      	ldr	r3, [r1, #8]
 800a718:	1e5a      	subs	r2, r3, #1
 800a71a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a71e:	bf81      	itttt	hi
 800a720:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a724:	eb03 0b05 	addhi.w	fp, r3, r5
 800a728:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a72c:	608b      	strhi	r3, [r1, #8]
 800a72e:	680b      	ldr	r3, [r1, #0]
 800a730:	460a      	mov	r2, r1
 800a732:	f04f 0500 	mov.w	r5, #0
 800a736:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a73a:	f842 3b1c 	str.w	r3, [r2], #28
 800a73e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a742:	4680      	mov	r8, r0
 800a744:	460c      	mov	r4, r1
 800a746:	bf98      	it	ls
 800a748:	f04f 0b00 	movls.w	fp, #0
 800a74c:	9201      	str	r2, [sp, #4]
 800a74e:	4616      	mov	r6, r2
 800a750:	46aa      	mov	sl, r5
 800a752:	462f      	mov	r7, r5
 800a754:	9502      	str	r5, [sp, #8]
 800a756:	68a2      	ldr	r2, [r4, #8]
 800a758:	b15a      	cbz	r2, 800a772 <_scanf_float+0x66>
 800a75a:	f8d9 3000 	ldr.w	r3, [r9]
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	2b4e      	cmp	r3, #78	@ 0x4e
 800a762:	d863      	bhi.n	800a82c <_scanf_float+0x120>
 800a764:	2b40      	cmp	r3, #64	@ 0x40
 800a766:	d83b      	bhi.n	800a7e0 <_scanf_float+0xd4>
 800a768:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a76c:	b2c8      	uxtb	r0, r1
 800a76e:	280e      	cmp	r0, #14
 800a770:	d939      	bls.n	800a7e6 <_scanf_float+0xda>
 800a772:	b11f      	cbz	r7, 800a77c <_scanf_float+0x70>
 800a774:	6823      	ldr	r3, [r4, #0]
 800a776:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a77a:	6023      	str	r3, [r4, #0]
 800a77c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a780:	f1ba 0f01 	cmp.w	sl, #1
 800a784:	f200 8114 	bhi.w	800a9b0 <_scanf_float+0x2a4>
 800a788:	9b01      	ldr	r3, [sp, #4]
 800a78a:	429e      	cmp	r6, r3
 800a78c:	f200 8105 	bhi.w	800a99a <_scanf_float+0x28e>
 800a790:	2001      	movs	r0, #1
 800a792:	b007      	add	sp, #28
 800a794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a798:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a79c:	2a0d      	cmp	r2, #13
 800a79e:	d8e8      	bhi.n	800a772 <_scanf_float+0x66>
 800a7a0:	a101      	add	r1, pc, #4	@ (adr r1, 800a7a8 <_scanf_float+0x9c>)
 800a7a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a7a6:	bf00      	nop
 800a7a8:	0800a8f1 	.word	0x0800a8f1
 800a7ac:	0800a773 	.word	0x0800a773
 800a7b0:	0800a773 	.word	0x0800a773
 800a7b4:	0800a773 	.word	0x0800a773
 800a7b8:	0800a94d 	.word	0x0800a94d
 800a7bc:	0800a927 	.word	0x0800a927
 800a7c0:	0800a773 	.word	0x0800a773
 800a7c4:	0800a773 	.word	0x0800a773
 800a7c8:	0800a8ff 	.word	0x0800a8ff
 800a7cc:	0800a773 	.word	0x0800a773
 800a7d0:	0800a773 	.word	0x0800a773
 800a7d4:	0800a773 	.word	0x0800a773
 800a7d8:	0800a773 	.word	0x0800a773
 800a7dc:	0800a8bb 	.word	0x0800a8bb
 800a7e0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a7e4:	e7da      	b.n	800a79c <_scanf_float+0x90>
 800a7e6:	290e      	cmp	r1, #14
 800a7e8:	d8c3      	bhi.n	800a772 <_scanf_float+0x66>
 800a7ea:	a001      	add	r0, pc, #4	@ (adr r0, 800a7f0 <_scanf_float+0xe4>)
 800a7ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a7f0:	0800a8ab 	.word	0x0800a8ab
 800a7f4:	0800a773 	.word	0x0800a773
 800a7f8:	0800a8ab 	.word	0x0800a8ab
 800a7fc:	0800a93b 	.word	0x0800a93b
 800a800:	0800a773 	.word	0x0800a773
 800a804:	0800a84d 	.word	0x0800a84d
 800a808:	0800a891 	.word	0x0800a891
 800a80c:	0800a891 	.word	0x0800a891
 800a810:	0800a891 	.word	0x0800a891
 800a814:	0800a891 	.word	0x0800a891
 800a818:	0800a891 	.word	0x0800a891
 800a81c:	0800a891 	.word	0x0800a891
 800a820:	0800a891 	.word	0x0800a891
 800a824:	0800a891 	.word	0x0800a891
 800a828:	0800a891 	.word	0x0800a891
 800a82c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a82e:	d809      	bhi.n	800a844 <_scanf_float+0x138>
 800a830:	2b60      	cmp	r3, #96	@ 0x60
 800a832:	d8b1      	bhi.n	800a798 <_scanf_float+0x8c>
 800a834:	2b54      	cmp	r3, #84	@ 0x54
 800a836:	d07b      	beq.n	800a930 <_scanf_float+0x224>
 800a838:	2b59      	cmp	r3, #89	@ 0x59
 800a83a:	d19a      	bne.n	800a772 <_scanf_float+0x66>
 800a83c:	2d07      	cmp	r5, #7
 800a83e:	d198      	bne.n	800a772 <_scanf_float+0x66>
 800a840:	2508      	movs	r5, #8
 800a842:	e02f      	b.n	800a8a4 <_scanf_float+0x198>
 800a844:	2b74      	cmp	r3, #116	@ 0x74
 800a846:	d073      	beq.n	800a930 <_scanf_float+0x224>
 800a848:	2b79      	cmp	r3, #121	@ 0x79
 800a84a:	e7f6      	b.n	800a83a <_scanf_float+0x12e>
 800a84c:	6821      	ldr	r1, [r4, #0]
 800a84e:	05c8      	lsls	r0, r1, #23
 800a850:	d51e      	bpl.n	800a890 <_scanf_float+0x184>
 800a852:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a856:	6021      	str	r1, [r4, #0]
 800a858:	3701      	adds	r7, #1
 800a85a:	f1bb 0f00 	cmp.w	fp, #0
 800a85e:	d003      	beq.n	800a868 <_scanf_float+0x15c>
 800a860:	3201      	adds	r2, #1
 800a862:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a866:	60a2      	str	r2, [r4, #8]
 800a868:	68a3      	ldr	r3, [r4, #8]
 800a86a:	3b01      	subs	r3, #1
 800a86c:	60a3      	str	r3, [r4, #8]
 800a86e:	6923      	ldr	r3, [r4, #16]
 800a870:	3301      	adds	r3, #1
 800a872:	6123      	str	r3, [r4, #16]
 800a874:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a878:	3b01      	subs	r3, #1
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a880:	f340 8082 	ble.w	800a988 <_scanf_float+0x27c>
 800a884:	f8d9 3000 	ldr.w	r3, [r9]
 800a888:	3301      	adds	r3, #1
 800a88a:	f8c9 3000 	str.w	r3, [r9]
 800a88e:	e762      	b.n	800a756 <_scanf_float+0x4a>
 800a890:	eb1a 0105 	adds.w	r1, sl, r5
 800a894:	f47f af6d 	bne.w	800a772 <_scanf_float+0x66>
 800a898:	6822      	ldr	r2, [r4, #0]
 800a89a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a89e:	6022      	str	r2, [r4, #0]
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	468a      	mov	sl, r1
 800a8a4:	f806 3b01 	strb.w	r3, [r6], #1
 800a8a8:	e7de      	b.n	800a868 <_scanf_float+0x15c>
 800a8aa:	6822      	ldr	r2, [r4, #0]
 800a8ac:	0610      	lsls	r0, r2, #24
 800a8ae:	f57f af60 	bpl.w	800a772 <_scanf_float+0x66>
 800a8b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a8b6:	6022      	str	r2, [r4, #0]
 800a8b8:	e7f4      	b.n	800a8a4 <_scanf_float+0x198>
 800a8ba:	f1ba 0f00 	cmp.w	sl, #0
 800a8be:	d10c      	bne.n	800a8da <_scanf_float+0x1ce>
 800a8c0:	b977      	cbnz	r7, 800a8e0 <_scanf_float+0x1d4>
 800a8c2:	6822      	ldr	r2, [r4, #0]
 800a8c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a8c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a8cc:	d108      	bne.n	800a8e0 <_scanf_float+0x1d4>
 800a8ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a8d2:	6022      	str	r2, [r4, #0]
 800a8d4:	f04f 0a01 	mov.w	sl, #1
 800a8d8:	e7e4      	b.n	800a8a4 <_scanf_float+0x198>
 800a8da:	f1ba 0f02 	cmp.w	sl, #2
 800a8de:	d050      	beq.n	800a982 <_scanf_float+0x276>
 800a8e0:	2d01      	cmp	r5, #1
 800a8e2:	d002      	beq.n	800a8ea <_scanf_float+0x1de>
 800a8e4:	2d04      	cmp	r5, #4
 800a8e6:	f47f af44 	bne.w	800a772 <_scanf_float+0x66>
 800a8ea:	3501      	adds	r5, #1
 800a8ec:	b2ed      	uxtb	r5, r5
 800a8ee:	e7d9      	b.n	800a8a4 <_scanf_float+0x198>
 800a8f0:	f1ba 0f01 	cmp.w	sl, #1
 800a8f4:	f47f af3d 	bne.w	800a772 <_scanf_float+0x66>
 800a8f8:	f04f 0a02 	mov.w	sl, #2
 800a8fc:	e7d2      	b.n	800a8a4 <_scanf_float+0x198>
 800a8fe:	b975      	cbnz	r5, 800a91e <_scanf_float+0x212>
 800a900:	2f00      	cmp	r7, #0
 800a902:	f47f af37 	bne.w	800a774 <_scanf_float+0x68>
 800a906:	6822      	ldr	r2, [r4, #0]
 800a908:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a90c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a910:	f040 8103 	bne.w	800ab1a <_scanf_float+0x40e>
 800a914:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a918:	6022      	str	r2, [r4, #0]
 800a91a:	2501      	movs	r5, #1
 800a91c:	e7c2      	b.n	800a8a4 <_scanf_float+0x198>
 800a91e:	2d03      	cmp	r5, #3
 800a920:	d0e3      	beq.n	800a8ea <_scanf_float+0x1de>
 800a922:	2d05      	cmp	r5, #5
 800a924:	e7df      	b.n	800a8e6 <_scanf_float+0x1da>
 800a926:	2d02      	cmp	r5, #2
 800a928:	f47f af23 	bne.w	800a772 <_scanf_float+0x66>
 800a92c:	2503      	movs	r5, #3
 800a92e:	e7b9      	b.n	800a8a4 <_scanf_float+0x198>
 800a930:	2d06      	cmp	r5, #6
 800a932:	f47f af1e 	bne.w	800a772 <_scanf_float+0x66>
 800a936:	2507      	movs	r5, #7
 800a938:	e7b4      	b.n	800a8a4 <_scanf_float+0x198>
 800a93a:	6822      	ldr	r2, [r4, #0]
 800a93c:	0591      	lsls	r1, r2, #22
 800a93e:	f57f af18 	bpl.w	800a772 <_scanf_float+0x66>
 800a942:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a946:	6022      	str	r2, [r4, #0]
 800a948:	9702      	str	r7, [sp, #8]
 800a94a:	e7ab      	b.n	800a8a4 <_scanf_float+0x198>
 800a94c:	6822      	ldr	r2, [r4, #0]
 800a94e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a952:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a956:	d005      	beq.n	800a964 <_scanf_float+0x258>
 800a958:	0550      	lsls	r0, r2, #21
 800a95a:	f57f af0a 	bpl.w	800a772 <_scanf_float+0x66>
 800a95e:	2f00      	cmp	r7, #0
 800a960:	f000 80db 	beq.w	800ab1a <_scanf_float+0x40e>
 800a964:	0591      	lsls	r1, r2, #22
 800a966:	bf58      	it	pl
 800a968:	9902      	ldrpl	r1, [sp, #8]
 800a96a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a96e:	bf58      	it	pl
 800a970:	1a79      	subpl	r1, r7, r1
 800a972:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a976:	bf58      	it	pl
 800a978:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a97c:	6022      	str	r2, [r4, #0]
 800a97e:	2700      	movs	r7, #0
 800a980:	e790      	b.n	800a8a4 <_scanf_float+0x198>
 800a982:	f04f 0a03 	mov.w	sl, #3
 800a986:	e78d      	b.n	800a8a4 <_scanf_float+0x198>
 800a988:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a98c:	4649      	mov	r1, r9
 800a98e:	4640      	mov	r0, r8
 800a990:	4798      	blx	r3
 800a992:	2800      	cmp	r0, #0
 800a994:	f43f aedf 	beq.w	800a756 <_scanf_float+0x4a>
 800a998:	e6eb      	b.n	800a772 <_scanf_float+0x66>
 800a99a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a99e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a9a2:	464a      	mov	r2, r9
 800a9a4:	4640      	mov	r0, r8
 800a9a6:	4798      	blx	r3
 800a9a8:	6923      	ldr	r3, [r4, #16]
 800a9aa:	3b01      	subs	r3, #1
 800a9ac:	6123      	str	r3, [r4, #16]
 800a9ae:	e6eb      	b.n	800a788 <_scanf_float+0x7c>
 800a9b0:	1e6b      	subs	r3, r5, #1
 800a9b2:	2b06      	cmp	r3, #6
 800a9b4:	d824      	bhi.n	800aa00 <_scanf_float+0x2f4>
 800a9b6:	2d02      	cmp	r5, #2
 800a9b8:	d836      	bhi.n	800aa28 <_scanf_float+0x31c>
 800a9ba:	9b01      	ldr	r3, [sp, #4]
 800a9bc:	429e      	cmp	r6, r3
 800a9be:	f67f aee7 	bls.w	800a790 <_scanf_float+0x84>
 800a9c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a9c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a9ca:	464a      	mov	r2, r9
 800a9cc:	4640      	mov	r0, r8
 800a9ce:	4798      	blx	r3
 800a9d0:	6923      	ldr	r3, [r4, #16]
 800a9d2:	3b01      	subs	r3, #1
 800a9d4:	6123      	str	r3, [r4, #16]
 800a9d6:	e7f0      	b.n	800a9ba <_scanf_float+0x2ae>
 800a9d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a9dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a9e0:	464a      	mov	r2, r9
 800a9e2:	4640      	mov	r0, r8
 800a9e4:	4798      	blx	r3
 800a9e6:	6923      	ldr	r3, [r4, #16]
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	6123      	str	r3, [r4, #16]
 800a9ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9f0:	fa5f fa8a 	uxtb.w	sl, sl
 800a9f4:	f1ba 0f02 	cmp.w	sl, #2
 800a9f8:	d1ee      	bne.n	800a9d8 <_scanf_float+0x2cc>
 800a9fa:	3d03      	subs	r5, #3
 800a9fc:	b2ed      	uxtb	r5, r5
 800a9fe:	1b76      	subs	r6, r6, r5
 800aa00:	6823      	ldr	r3, [r4, #0]
 800aa02:	05da      	lsls	r2, r3, #23
 800aa04:	d530      	bpl.n	800aa68 <_scanf_float+0x35c>
 800aa06:	055b      	lsls	r3, r3, #21
 800aa08:	d511      	bpl.n	800aa2e <_scanf_float+0x322>
 800aa0a:	9b01      	ldr	r3, [sp, #4]
 800aa0c:	429e      	cmp	r6, r3
 800aa0e:	f67f aebf 	bls.w	800a790 <_scanf_float+0x84>
 800aa12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aa1a:	464a      	mov	r2, r9
 800aa1c:	4640      	mov	r0, r8
 800aa1e:	4798      	blx	r3
 800aa20:	6923      	ldr	r3, [r4, #16]
 800aa22:	3b01      	subs	r3, #1
 800aa24:	6123      	str	r3, [r4, #16]
 800aa26:	e7f0      	b.n	800aa0a <_scanf_float+0x2fe>
 800aa28:	46aa      	mov	sl, r5
 800aa2a:	46b3      	mov	fp, r6
 800aa2c:	e7de      	b.n	800a9ec <_scanf_float+0x2e0>
 800aa2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800aa32:	6923      	ldr	r3, [r4, #16]
 800aa34:	2965      	cmp	r1, #101	@ 0x65
 800aa36:	f103 33ff 	add.w	r3, r3, #4294967295
 800aa3a:	f106 35ff 	add.w	r5, r6, #4294967295
 800aa3e:	6123      	str	r3, [r4, #16]
 800aa40:	d00c      	beq.n	800aa5c <_scanf_float+0x350>
 800aa42:	2945      	cmp	r1, #69	@ 0x45
 800aa44:	d00a      	beq.n	800aa5c <_scanf_float+0x350>
 800aa46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa4a:	464a      	mov	r2, r9
 800aa4c:	4640      	mov	r0, r8
 800aa4e:	4798      	blx	r3
 800aa50:	6923      	ldr	r3, [r4, #16]
 800aa52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800aa56:	3b01      	subs	r3, #1
 800aa58:	1eb5      	subs	r5, r6, #2
 800aa5a:	6123      	str	r3, [r4, #16]
 800aa5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aa60:	464a      	mov	r2, r9
 800aa62:	4640      	mov	r0, r8
 800aa64:	4798      	blx	r3
 800aa66:	462e      	mov	r6, r5
 800aa68:	6822      	ldr	r2, [r4, #0]
 800aa6a:	f012 0210 	ands.w	r2, r2, #16
 800aa6e:	d001      	beq.n	800aa74 <_scanf_float+0x368>
 800aa70:	2000      	movs	r0, #0
 800aa72:	e68e      	b.n	800a792 <_scanf_float+0x86>
 800aa74:	7032      	strb	r2, [r6, #0]
 800aa76:	6823      	ldr	r3, [r4, #0]
 800aa78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aa7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa80:	d125      	bne.n	800aace <_scanf_float+0x3c2>
 800aa82:	9b02      	ldr	r3, [sp, #8]
 800aa84:	429f      	cmp	r7, r3
 800aa86:	d00a      	beq.n	800aa9e <_scanf_float+0x392>
 800aa88:	1bda      	subs	r2, r3, r7
 800aa8a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800aa8e:	429e      	cmp	r6, r3
 800aa90:	bf28      	it	cs
 800aa92:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800aa96:	4922      	ldr	r1, [pc, #136]	@ (800ab20 <_scanf_float+0x414>)
 800aa98:	4630      	mov	r0, r6
 800aa9a:	f000 f977 	bl	800ad8c <siprintf>
 800aa9e:	9901      	ldr	r1, [sp, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4640      	mov	r0, r8
 800aaa4:	f002 fd04 	bl	800d4b0 <_strtod_r>
 800aaa8:	9b03      	ldr	r3, [sp, #12]
 800aaaa:	6821      	ldr	r1, [r4, #0]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f011 0f02 	tst.w	r1, #2
 800aab2:	ec57 6b10 	vmov	r6, r7, d0
 800aab6:	f103 0204 	add.w	r2, r3, #4
 800aaba:	d015      	beq.n	800aae8 <_scanf_float+0x3dc>
 800aabc:	9903      	ldr	r1, [sp, #12]
 800aabe:	600a      	str	r2, [r1, #0]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	e9c3 6700 	strd	r6, r7, [r3]
 800aac6:	68e3      	ldr	r3, [r4, #12]
 800aac8:	3301      	adds	r3, #1
 800aaca:	60e3      	str	r3, [r4, #12]
 800aacc:	e7d0      	b.n	800aa70 <_scanf_float+0x364>
 800aace:	9b04      	ldr	r3, [sp, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d0e4      	beq.n	800aa9e <_scanf_float+0x392>
 800aad4:	9905      	ldr	r1, [sp, #20]
 800aad6:	230a      	movs	r3, #10
 800aad8:	3101      	adds	r1, #1
 800aada:	4640      	mov	r0, r8
 800aadc:	f002 fd68 	bl	800d5b0 <_strtol_r>
 800aae0:	9b04      	ldr	r3, [sp, #16]
 800aae2:	9e05      	ldr	r6, [sp, #20]
 800aae4:	1ac2      	subs	r2, r0, r3
 800aae6:	e7d0      	b.n	800aa8a <_scanf_float+0x37e>
 800aae8:	f011 0f04 	tst.w	r1, #4
 800aaec:	9903      	ldr	r1, [sp, #12]
 800aaee:	600a      	str	r2, [r1, #0]
 800aaf0:	d1e6      	bne.n	800aac0 <_scanf_float+0x3b4>
 800aaf2:	681d      	ldr	r5, [r3, #0]
 800aaf4:	4632      	mov	r2, r6
 800aaf6:	463b      	mov	r3, r7
 800aaf8:	4630      	mov	r0, r6
 800aafa:	4639      	mov	r1, r7
 800aafc:	f7f6 f83e 	bl	8000b7c <__aeabi_dcmpun>
 800ab00:	b128      	cbz	r0, 800ab0e <_scanf_float+0x402>
 800ab02:	4808      	ldr	r0, [pc, #32]	@ (800ab24 <_scanf_float+0x418>)
 800ab04:	f000 faca 	bl	800b09c <nanf>
 800ab08:	ed85 0a00 	vstr	s0, [r5]
 800ab0c:	e7db      	b.n	800aac6 <_scanf_float+0x3ba>
 800ab0e:	4630      	mov	r0, r6
 800ab10:	4639      	mov	r1, r7
 800ab12:	f7f6 f891 	bl	8000c38 <__aeabi_d2f>
 800ab16:	6028      	str	r0, [r5, #0]
 800ab18:	e7d5      	b.n	800aac6 <_scanf_float+0x3ba>
 800ab1a:	2700      	movs	r7, #0
 800ab1c:	e62e      	b.n	800a77c <_scanf_float+0x70>
 800ab1e:	bf00      	nop
 800ab20:	0800ee98 	.word	0x0800ee98
 800ab24:	0800efd9 	.word	0x0800efd9

0800ab28 <std>:
 800ab28:	2300      	movs	r3, #0
 800ab2a:	b510      	push	{r4, lr}
 800ab2c:	4604      	mov	r4, r0
 800ab2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ab32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab36:	6083      	str	r3, [r0, #8]
 800ab38:	8181      	strh	r1, [r0, #12]
 800ab3a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab3c:	81c2      	strh	r2, [r0, #14]
 800ab3e:	6183      	str	r3, [r0, #24]
 800ab40:	4619      	mov	r1, r3
 800ab42:	2208      	movs	r2, #8
 800ab44:	305c      	adds	r0, #92	@ 0x5c
 800ab46:	f000 fa1b 	bl	800af80 <memset>
 800ab4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab80 <std+0x58>)
 800ab4c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ab4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab84 <std+0x5c>)
 800ab50:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ab52:	4b0d      	ldr	r3, [pc, #52]	@ (800ab88 <std+0x60>)
 800ab54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ab56:	4b0d      	ldr	r3, [pc, #52]	@ (800ab8c <std+0x64>)
 800ab58:	6323      	str	r3, [r4, #48]	@ 0x30
 800ab5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab90 <std+0x68>)
 800ab5c:	6224      	str	r4, [r4, #32]
 800ab5e:	429c      	cmp	r4, r3
 800ab60:	d006      	beq.n	800ab70 <std+0x48>
 800ab62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ab66:	4294      	cmp	r4, r2
 800ab68:	d002      	beq.n	800ab70 <std+0x48>
 800ab6a:	33d0      	adds	r3, #208	@ 0xd0
 800ab6c:	429c      	cmp	r4, r3
 800ab6e:	d105      	bne.n	800ab7c <std+0x54>
 800ab70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ab74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab78:	f000 ba7e 	b.w	800b078 <__retarget_lock_init_recursive>
 800ab7c:	bd10      	pop	{r4, pc}
 800ab7e:	bf00      	nop
 800ab80:	0800add1 	.word	0x0800add1
 800ab84:	0800adf3 	.word	0x0800adf3
 800ab88:	0800ae2b 	.word	0x0800ae2b
 800ab8c:	0800ae4f 	.word	0x0800ae4f
 800ab90:	2000a208 	.word	0x2000a208

0800ab94 <stdio_exit_handler>:
 800ab94:	4a02      	ldr	r2, [pc, #8]	@ (800aba0 <stdio_exit_handler+0xc>)
 800ab96:	4903      	ldr	r1, [pc, #12]	@ (800aba4 <stdio_exit_handler+0x10>)
 800ab98:	4803      	ldr	r0, [pc, #12]	@ (800aba8 <stdio_exit_handler+0x14>)
 800ab9a:	f000 b869 	b.w	800ac70 <_fwalk_sglue>
 800ab9e:	bf00      	nop
 800aba0:	20000024 	.word	0x20000024
 800aba4:	0800dbf1 	.word	0x0800dbf1
 800aba8:	20000034 	.word	0x20000034

0800abac <cleanup_stdio>:
 800abac:	6841      	ldr	r1, [r0, #4]
 800abae:	4b0c      	ldr	r3, [pc, #48]	@ (800abe0 <cleanup_stdio+0x34>)
 800abb0:	4299      	cmp	r1, r3
 800abb2:	b510      	push	{r4, lr}
 800abb4:	4604      	mov	r4, r0
 800abb6:	d001      	beq.n	800abbc <cleanup_stdio+0x10>
 800abb8:	f003 f81a 	bl	800dbf0 <_fflush_r>
 800abbc:	68a1      	ldr	r1, [r4, #8]
 800abbe:	4b09      	ldr	r3, [pc, #36]	@ (800abe4 <cleanup_stdio+0x38>)
 800abc0:	4299      	cmp	r1, r3
 800abc2:	d002      	beq.n	800abca <cleanup_stdio+0x1e>
 800abc4:	4620      	mov	r0, r4
 800abc6:	f003 f813 	bl	800dbf0 <_fflush_r>
 800abca:	68e1      	ldr	r1, [r4, #12]
 800abcc:	4b06      	ldr	r3, [pc, #24]	@ (800abe8 <cleanup_stdio+0x3c>)
 800abce:	4299      	cmp	r1, r3
 800abd0:	d004      	beq.n	800abdc <cleanup_stdio+0x30>
 800abd2:	4620      	mov	r0, r4
 800abd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abd8:	f003 b80a 	b.w	800dbf0 <_fflush_r>
 800abdc:	bd10      	pop	{r4, pc}
 800abde:	bf00      	nop
 800abe0:	2000a208 	.word	0x2000a208
 800abe4:	2000a270 	.word	0x2000a270
 800abe8:	2000a2d8 	.word	0x2000a2d8

0800abec <global_stdio_init.part.0>:
 800abec:	b510      	push	{r4, lr}
 800abee:	4b0b      	ldr	r3, [pc, #44]	@ (800ac1c <global_stdio_init.part.0+0x30>)
 800abf0:	4c0b      	ldr	r4, [pc, #44]	@ (800ac20 <global_stdio_init.part.0+0x34>)
 800abf2:	4a0c      	ldr	r2, [pc, #48]	@ (800ac24 <global_stdio_init.part.0+0x38>)
 800abf4:	601a      	str	r2, [r3, #0]
 800abf6:	4620      	mov	r0, r4
 800abf8:	2200      	movs	r2, #0
 800abfa:	2104      	movs	r1, #4
 800abfc:	f7ff ff94 	bl	800ab28 <std>
 800ac00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac04:	2201      	movs	r2, #1
 800ac06:	2109      	movs	r1, #9
 800ac08:	f7ff ff8e 	bl	800ab28 <std>
 800ac0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac10:	2202      	movs	r2, #2
 800ac12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac16:	2112      	movs	r1, #18
 800ac18:	f7ff bf86 	b.w	800ab28 <std>
 800ac1c:	2000a340 	.word	0x2000a340
 800ac20:	2000a208 	.word	0x2000a208
 800ac24:	0800ab95 	.word	0x0800ab95

0800ac28 <__sfp_lock_acquire>:
 800ac28:	4801      	ldr	r0, [pc, #4]	@ (800ac30 <__sfp_lock_acquire+0x8>)
 800ac2a:	f000 ba26 	b.w	800b07a <__retarget_lock_acquire_recursive>
 800ac2e:	bf00      	nop
 800ac30:	2000a349 	.word	0x2000a349

0800ac34 <__sfp_lock_release>:
 800ac34:	4801      	ldr	r0, [pc, #4]	@ (800ac3c <__sfp_lock_release+0x8>)
 800ac36:	f000 ba21 	b.w	800b07c <__retarget_lock_release_recursive>
 800ac3a:	bf00      	nop
 800ac3c:	2000a349 	.word	0x2000a349

0800ac40 <__sinit>:
 800ac40:	b510      	push	{r4, lr}
 800ac42:	4604      	mov	r4, r0
 800ac44:	f7ff fff0 	bl	800ac28 <__sfp_lock_acquire>
 800ac48:	6a23      	ldr	r3, [r4, #32]
 800ac4a:	b11b      	cbz	r3, 800ac54 <__sinit+0x14>
 800ac4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac50:	f7ff bff0 	b.w	800ac34 <__sfp_lock_release>
 800ac54:	4b04      	ldr	r3, [pc, #16]	@ (800ac68 <__sinit+0x28>)
 800ac56:	6223      	str	r3, [r4, #32]
 800ac58:	4b04      	ldr	r3, [pc, #16]	@ (800ac6c <__sinit+0x2c>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1f5      	bne.n	800ac4c <__sinit+0xc>
 800ac60:	f7ff ffc4 	bl	800abec <global_stdio_init.part.0>
 800ac64:	e7f2      	b.n	800ac4c <__sinit+0xc>
 800ac66:	bf00      	nop
 800ac68:	0800abad 	.word	0x0800abad
 800ac6c:	2000a340 	.word	0x2000a340

0800ac70 <_fwalk_sglue>:
 800ac70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac74:	4607      	mov	r7, r0
 800ac76:	4688      	mov	r8, r1
 800ac78:	4614      	mov	r4, r2
 800ac7a:	2600      	movs	r6, #0
 800ac7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac80:	f1b9 0901 	subs.w	r9, r9, #1
 800ac84:	d505      	bpl.n	800ac92 <_fwalk_sglue+0x22>
 800ac86:	6824      	ldr	r4, [r4, #0]
 800ac88:	2c00      	cmp	r4, #0
 800ac8a:	d1f7      	bne.n	800ac7c <_fwalk_sglue+0xc>
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac92:	89ab      	ldrh	r3, [r5, #12]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d907      	bls.n	800aca8 <_fwalk_sglue+0x38>
 800ac98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	d003      	beq.n	800aca8 <_fwalk_sglue+0x38>
 800aca0:	4629      	mov	r1, r5
 800aca2:	4638      	mov	r0, r7
 800aca4:	47c0      	blx	r8
 800aca6:	4306      	orrs	r6, r0
 800aca8:	3568      	adds	r5, #104	@ 0x68
 800acaa:	e7e9      	b.n	800ac80 <_fwalk_sglue+0x10>

0800acac <iprintf>:
 800acac:	b40f      	push	{r0, r1, r2, r3}
 800acae:	b507      	push	{r0, r1, r2, lr}
 800acb0:	4906      	ldr	r1, [pc, #24]	@ (800accc <iprintf+0x20>)
 800acb2:	ab04      	add	r3, sp, #16
 800acb4:	6808      	ldr	r0, [r1, #0]
 800acb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800acba:	6881      	ldr	r1, [r0, #8]
 800acbc:	9301      	str	r3, [sp, #4]
 800acbe:	f002 fdfb 	bl	800d8b8 <_vfiprintf_r>
 800acc2:	b003      	add	sp, #12
 800acc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800acc8:	b004      	add	sp, #16
 800acca:	4770      	bx	lr
 800accc:	20000030 	.word	0x20000030

0800acd0 <_puts_r>:
 800acd0:	6a03      	ldr	r3, [r0, #32]
 800acd2:	b570      	push	{r4, r5, r6, lr}
 800acd4:	6884      	ldr	r4, [r0, #8]
 800acd6:	4605      	mov	r5, r0
 800acd8:	460e      	mov	r6, r1
 800acda:	b90b      	cbnz	r3, 800ace0 <_puts_r+0x10>
 800acdc:	f7ff ffb0 	bl	800ac40 <__sinit>
 800ace0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ace2:	07db      	lsls	r3, r3, #31
 800ace4:	d405      	bmi.n	800acf2 <_puts_r+0x22>
 800ace6:	89a3      	ldrh	r3, [r4, #12]
 800ace8:	0598      	lsls	r0, r3, #22
 800acea:	d402      	bmi.n	800acf2 <_puts_r+0x22>
 800acec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acee:	f000 f9c4 	bl	800b07a <__retarget_lock_acquire_recursive>
 800acf2:	89a3      	ldrh	r3, [r4, #12]
 800acf4:	0719      	lsls	r1, r3, #28
 800acf6:	d502      	bpl.n	800acfe <_puts_r+0x2e>
 800acf8:	6923      	ldr	r3, [r4, #16]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d135      	bne.n	800ad6a <_puts_r+0x9a>
 800acfe:	4621      	mov	r1, r4
 800ad00:	4628      	mov	r0, r5
 800ad02:	f000 f8e7 	bl	800aed4 <__swsetup_r>
 800ad06:	b380      	cbz	r0, 800ad6a <_puts_r+0x9a>
 800ad08:	f04f 35ff 	mov.w	r5, #4294967295
 800ad0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad0e:	07da      	lsls	r2, r3, #31
 800ad10:	d405      	bmi.n	800ad1e <_puts_r+0x4e>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	059b      	lsls	r3, r3, #22
 800ad16:	d402      	bmi.n	800ad1e <_puts_r+0x4e>
 800ad18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad1a:	f000 f9af 	bl	800b07c <__retarget_lock_release_recursive>
 800ad1e:	4628      	mov	r0, r5
 800ad20:	bd70      	pop	{r4, r5, r6, pc}
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	da04      	bge.n	800ad30 <_puts_r+0x60>
 800ad26:	69a2      	ldr	r2, [r4, #24]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	dc17      	bgt.n	800ad5c <_puts_r+0x8c>
 800ad2c:	290a      	cmp	r1, #10
 800ad2e:	d015      	beq.n	800ad5c <_puts_r+0x8c>
 800ad30:	6823      	ldr	r3, [r4, #0]
 800ad32:	1c5a      	adds	r2, r3, #1
 800ad34:	6022      	str	r2, [r4, #0]
 800ad36:	7019      	strb	r1, [r3, #0]
 800ad38:	68a3      	ldr	r3, [r4, #8]
 800ad3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	60a3      	str	r3, [r4, #8]
 800ad42:	2900      	cmp	r1, #0
 800ad44:	d1ed      	bne.n	800ad22 <_puts_r+0x52>
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	da11      	bge.n	800ad6e <_puts_r+0x9e>
 800ad4a:	4622      	mov	r2, r4
 800ad4c:	210a      	movs	r1, #10
 800ad4e:	4628      	mov	r0, r5
 800ad50:	f000 f881 	bl	800ae56 <__swbuf_r>
 800ad54:	3001      	adds	r0, #1
 800ad56:	d0d7      	beq.n	800ad08 <_puts_r+0x38>
 800ad58:	250a      	movs	r5, #10
 800ad5a:	e7d7      	b.n	800ad0c <_puts_r+0x3c>
 800ad5c:	4622      	mov	r2, r4
 800ad5e:	4628      	mov	r0, r5
 800ad60:	f000 f879 	bl	800ae56 <__swbuf_r>
 800ad64:	3001      	adds	r0, #1
 800ad66:	d1e7      	bne.n	800ad38 <_puts_r+0x68>
 800ad68:	e7ce      	b.n	800ad08 <_puts_r+0x38>
 800ad6a:	3e01      	subs	r6, #1
 800ad6c:	e7e4      	b.n	800ad38 <_puts_r+0x68>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	1c5a      	adds	r2, r3, #1
 800ad72:	6022      	str	r2, [r4, #0]
 800ad74:	220a      	movs	r2, #10
 800ad76:	701a      	strb	r2, [r3, #0]
 800ad78:	e7ee      	b.n	800ad58 <_puts_r+0x88>
	...

0800ad7c <puts>:
 800ad7c:	4b02      	ldr	r3, [pc, #8]	@ (800ad88 <puts+0xc>)
 800ad7e:	4601      	mov	r1, r0
 800ad80:	6818      	ldr	r0, [r3, #0]
 800ad82:	f7ff bfa5 	b.w	800acd0 <_puts_r>
 800ad86:	bf00      	nop
 800ad88:	20000030 	.word	0x20000030

0800ad8c <siprintf>:
 800ad8c:	b40e      	push	{r1, r2, r3}
 800ad8e:	b510      	push	{r4, lr}
 800ad90:	b09d      	sub	sp, #116	@ 0x74
 800ad92:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ad94:	9002      	str	r0, [sp, #8]
 800ad96:	9006      	str	r0, [sp, #24]
 800ad98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad9c:	480a      	ldr	r0, [pc, #40]	@ (800adc8 <siprintf+0x3c>)
 800ad9e:	9107      	str	r1, [sp, #28]
 800ada0:	9104      	str	r1, [sp, #16]
 800ada2:	490a      	ldr	r1, [pc, #40]	@ (800adcc <siprintf+0x40>)
 800ada4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ada8:	9105      	str	r1, [sp, #20]
 800adaa:	2400      	movs	r4, #0
 800adac:	a902      	add	r1, sp, #8
 800adae:	6800      	ldr	r0, [r0, #0]
 800adb0:	9301      	str	r3, [sp, #4]
 800adb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800adb4:	f002 fc5a 	bl	800d66c <_svfiprintf_r>
 800adb8:	9b02      	ldr	r3, [sp, #8]
 800adba:	701c      	strb	r4, [r3, #0]
 800adbc:	b01d      	add	sp, #116	@ 0x74
 800adbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adc2:	b003      	add	sp, #12
 800adc4:	4770      	bx	lr
 800adc6:	bf00      	nop
 800adc8:	20000030 	.word	0x20000030
 800adcc:	ffff0208 	.word	0xffff0208

0800add0 <__sread>:
 800add0:	b510      	push	{r4, lr}
 800add2:	460c      	mov	r4, r1
 800add4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add8:	f000 f900 	bl	800afdc <_read_r>
 800addc:	2800      	cmp	r0, #0
 800adde:	bfab      	itete	ge
 800ade0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ade2:	89a3      	ldrhlt	r3, [r4, #12]
 800ade4:	181b      	addge	r3, r3, r0
 800ade6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800adea:	bfac      	ite	ge
 800adec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800adee:	81a3      	strhlt	r3, [r4, #12]
 800adf0:	bd10      	pop	{r4, pc}

0800adf2 <__swrite>:
 800adf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adf6:	461f      	mov	r7, r3
 800adf8:	898b      	ldrh	r3, [r1, #12]
 800adfa:	05db      	lsls	r3, r3, #23
 800adfc:	4605      	mov	r5, r0
 800adfe:	460c      	mov	r4, r1
 800ae00:	4616      	mov	r6, r2
 800ae02:	d505      	bpl.n	800ae10 <__swrite+0x1e>
 800ae04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae08:	2302      	movs	r3, #2
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f000 f8d4 	bl	800afb8 <_lseek_r>
 800ae10:	89a3      	ldrh	r3, [r4, #12]
 800ae12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae1a:	81a3      	strh	r3, [r4, #12]
 800ae1c:	4632      	mov	r2, r6
 800ae1e:	463b      	mov	r3, r7
 800ae20:	4628      	mov	r0, r5
 800ae22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae26:	f000 b8eb 	b.w	800b000 <_write_r>

0800ae2a <__sseek>:
 800ae2a:	b510      	push	{r4, lr}
 800ae2c:	460c      	mov	r4, r1
 800ae2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae32:	f000 f8c1 	bl	800afb8 <_lseek_r>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	89a3      	ldrh	r3, [r4, #12]
 800ae3a:	bf15      	itete	ne
 800ae3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae46:	81a3      	strheq	r3, [r4, #12]
 800ae48:	bf18      	it	ne
 800ae4a:	81a3      	strhne	r3, [r4, #12]
 800ae4c:	bd10      	pop	{r4, pc}

0800ae4e <__sclose>:
 800ae4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae52:	f000 b8a1 	b.w	800af98 <_close_r>

0800ae56 <__swbuf_r>:
 800ae56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae58:	460e      	mov	r6, r1
 800ae5a:	4614      	mov	r4, r2
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	b118      	cbz	r0, 800ae68 <__swbuf_r+0x12>
 800ae60:	6a03      	ldr	r3, [r0, #32]
 800ae62:	b90b      	cbnz	r3, 800ae68 <__swbuf_r+0x12>
 800ae64:	f7ff feec 	bl	800ac40 <__sinit>
 800ae68:	69a3      	ldr	r3, [r4, #24]
 800ae6a:	60a3      	str	r3, [r4, #8]
 800ae6c:	89a3      	ldrh	r3, [r4, #12]
 800ae6e:	071a      	lsls	r2, r3, #28
 800ae70:	d501      	bpl.n	800ae76 <__swbuf_r+0x20>
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	b943      	cbnz	r3, 800ae88 <__swbuf_r+0x32>
 800ae76:	4621      	mov	r1, r4
 800ae78:	4628      	mov	r0, r5
 800ae7a:	f000 f82b 	bl	800aed4 <__swsetup_r>
 800ae7e:	b118      	cbz	r0, 800ae88 <__swbuf_r+0x32>
 800ae80:	f04f 37ff 	mov.w	r7, #4294967295
 800ae84:	4638      	mov	r0, r7
 800ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	6922      	ldr	r2, [r4, #16]
 800ae8c:	1a98      	subs	r0, r3, r2
 800ae8e:	6963      	ldr	r3, [r4, #20]
 800ae90:	b2f6      	uxtb	r6, r6
 800ae92:	4283      	cmp	r3, r0
 800ae94:	4637      	mov	r7, r6
 800ae96:	dc05      	bgt.n	800aea4 <__swbuf_r+0x4e>
 800ae98:	4621      	mov	r1, r4
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f002 fea8 	bl	800dbf0 <_fflush_r>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d1ed      	bne.n	800ae80 <__swbuf_r+0x2a>
 800aea4:	68a3      	ldr	r3, [r4, #8]
 800aea6:	3b01      	subs	r3, #1
 800aea8:	60a3      	str	r3, [r4, #8]
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	1c5a      	adds	r2, r3, #1
 800aeae:	6022      	str	r2, [r4, #0]
 800aeb0:	701e      	strb	r6, [r3, #0]
 800aeb2:	6962      	ldr	r2, [r4, #20]
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d004      	beq.n	800aec4 <__swbuf_r+0x6e>
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	07db      	lsls	r3, r3, #31
 800aebe:	d5e1      	bpl.n	800ae84 <__swbuf_r+0x2e>
 800aec0:	2e0a      	cmp	r6, #10
 800aec2:	d1df      	bne.n	800ae84 <__swbuf_r+0x2e>
 800aec4:	4621      	mov	r1, r4
 800aec6:	4628      	mov	r0, r5
 800aec8:	f002 fe92 	bl	800dbf0 <_fflush_r>
 800aecc:	2800      	cmp	r0, #0
 800aece:	d0d9      	beq.n	800ae84 <__swbuf_r+0x2e>
 800aed0:	e7d6      	b.n	800ae80 <__swbuf_r+0x2a>
	...

0800aed4 <__swsetup_r>:
 800aed4:	b538      	push	{r3, r4, r5, lr}
 800aed6:	4b29      	ldr	r3, [pc, #164]	@ (800af7c <__swsetup_r+0xa8>)
 800aed8:	4605      	mov	r5, r0
 800aeda:	6818      	ldr	r0, [r3, #0]
 800aedc:	460c      	mov	r4, r1
 800aede:	b118      	cbz	r0, 800aee8 <__swsetup_r+0x14>
 800aee0:	6a03      	ldr	r3, [r0, #32]
 800aee2:	b90b      	cbnz	r3, 800aee8 <__swsetup_r+0x14>
 800aee4:	f7ff feac 	bl	800ac40 <__sinit>
 800aee8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeec:	0719      	lsls	r1, r3, #28
 800aeee:	d422      	bmi.n	800af36 <__swsetup_r+0x62>
 800aef0:	06da      	lsls	r2, r3, #27
 800aef2:	d407      	bmi.n	800af04 <__swsetup_r+0x30>
 800aef4:	2209      	movs	r2, #9
 800aef6:	602a      	str	r2, [r5, #0]
 800aef8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	f04f 30ff 	mov.w	r0, #4294967295
 800af02:	e033      	b.n	800af6c <__swsetup_r+0x98>
 800af04:	0758      	lsls	r0, r3, #29
 800af06:	d512      	bpl.n	800af2e <__swsetup_r+0x5a>
 800af08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af0a:	b141      	cbz	r1, 800af1e <__swsetup_r+0x4a>
 800af0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af10:	4299      	cmp	r1, r3
 800af12:	d002      	beq.n	800af1a <__swsetup_r+0x46>
 800af14:	4628      	mov	r0, r5
 800af16:	f000 ff1f 	bl	800bd58 <_free_r>
 800af1a:	2300      	movs	r3, #0
 800af1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af24:	81a3      	strh	r3, [r4, #12]
 800af26:	2300      	movs	r3, #0
 800af28:	6063      	str	r3, [r4, #4]
 800af2a:	6923      	ldr	r3, [r4, #16]
 800af2c:	6023      	str	r3, [r4, #0]
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	f043 0308 	orr.w	r3, r3, #8
 800af34:	81a3      	strh	r3, [r4, #12]
 800af36:	6923      	ldr	r3, [r4, #16]
 800af38:	b94b      	cbnz	r3, 800af4e <__swsetup_r+0x7a>
 800af3a:	89a3      	ldrh	r3, [r4, #12]
 800af3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af44:	d003      	beq.n	800af4e <__swsetup_r+0x7a>
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f002 fe9f 	bl	800dc8c <__smakebuf_r>
 800af4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af52:	f013 0201 	ands.w	r2, r3, #1
 800af56:	d00a      	beq.n	800af6e <__swsetup_r+0x9a>
 800af58:	2200      	movs	r2, #0
 800af5a:	60a2      	str	r2, [r4, #8]
 800af5c:	6962      	ldr	r2, [r4, #20]
 800af5e:	4252      	negs	r2, r2
 800af60:	61a2      	str	r2, [r4, #24]
 800af62:	6922      	ldr	r2, [r4, #16]
 800af64:	b942      	cbnz	r2, 800af78 <__swsetup_r+0xa4>
 800af66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af6a:	d1c5      	bne.n	800aef8 <__swsetup_r+0x24>
 800af6c:	bd38      	pop	{r3, r4, r5, pc}
 800af6e:	0799      	lsls	r1, r3, #30
 800af70:	bf58      	it	pl
 800af72:	6962      	ldrpl	r2, [r4, #20]
 800af74:	60a2      	str	r2, [r4, #8]
 800af76:	e7f4      	b.n	800af62 <__swsetup_r+0x8e>
 800af78:	2000      	movs	r0, #0
 800af7a:	e7f7      	b.n	800af6c <__swsetup_r+0x98>
 800af7c:	20000030 	.word	0x20000030

0800af80 <memset>:
 800af80:	4402      	add	r2, r0
 800af82:	4603      	mov	r3, r0
 800af84:	4293      	cmp	r3, r2
 800af86:	d100      	bne.n	800af8a <memset+0xa>
 800af88:	4770      	bx	lr
 800af8a:	f803 1b01 	strb.w	r1, [r3], #1
 800af8e:	e7f9      	b.n	800af84 <memset+0x4>

0800af90 <_localeconv_r>:
 800af90:	4800      	ldr	r0, [pc, #0]	@ (800af94 <_localeconv_r+0x4>)
 800af92:	4770      	bx	lr
 800af94:	20000170 	.word	0x20000170

0800af98 <_close_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	4d06      	ldr	r5, [pc, #24]	@ (800afb4 <_close_r+0x1c>)
 800af9c:	2300      	movs	r3, #0
 800af9e:	4604      	mov	r4, r0
 800afa0:	4608      	mov	r0, r1
 800afa2:	602b      	str	r3, [r5, #0]
 800afa4:	f7f8 fed6 	bl	8003d54 <_close>
 800afa8:	1c43      	adds	r3, r0, #1
 800afaa:	d102      	bne.n	800afb2 <_close_r+0x1a>
 800afac:	682b      	ldr	r3, [r5, #0]
 800afae:	b103      	cbz	r3, 800afb2 <_close_r+0x1a>
 800afb0:	6023      	str	r3, [r4, #0]
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	2000a344 	.word	0x2000a344

0800afb8 <_lseek_r>:
 800afb8:	b538      	push	{r3, r4, r5, lr}
 800afba:	4d07      	ldr	r5, [pc, #28]	@ (800afd8 <_lseek_r+0x20>)
 800afbc:	4604      	mov	r4, r0
 800afbe:	4608      	mov	r0, r1
 800afc0:	4611      	mov	r1, r2
 800afc2:	2200      	movs	r2, #0
 800afc4:	602a      	str	r2, [r5, #0]
 800afc6:	461a      	mov	r2, r3
 800afc8:	f7f8 feeb 	bl	8003da2 <_lseek>
 800afcc:	1c43      	adds	r3, r0, #1
 800afce:	d102      	bne.n	800afd6 <_lseek_r+0x1e>
 800afd0:	682b      	ldr	r3, [r5, #0]
 800afd2:	b103      	cbz	r3, 800afd6 <_lseek_r+0x1e>
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	bd38      	pop	{r3, r4, r5, pc}
 800afd8:	2000a344 	.word	0x2000a344

0800afdc <_read_r>:
 800afdc:	b538      	push	{r3, r4, r5, lr}
 800afde:	4d07      	ldr	r5, [pc, #28]	@ (800affc <_read_r+0x20>)
 800afe0:	4604      	mov	r4, r0
 800afe2:	4608      	mov	r0, r1
 800afe4:	4611      	mov	r1, r2
 800afe6:	2200      	movs	r2, #0
 800afe8:	602a      	str	r2, [r5, #0]
 800afea:	461a      	mov	r2, r3
 800afec:	f7f8 fe79 	bl	8003ce2 <_read>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d102      	bne.n	800affa <_read_r+0x1e>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	b103      	cbz	r3, 800affa <_read_r+0x1e>
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	2000a344 	.word	0x2000a344

0800b000 <_write_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4d07      	ldr	r5, [pc, #28]	@ (800b020 <_write_r+0x20>)
 800b004:	4604      	mov	r4, r0
 800b006:	4608      	mov	r0, r1
 800b008:	4611      	mov	r1, r2
 800b00a:	2200      	movs	r2, #0
 800b00c:	602a      	str	r2, [r5, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	f7f8 fe84 	bl	8003d1c <_write>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d102      	bne.n	800b01e <_write_r+0x1e>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	b103      	cbz	r3, 800b01e <_write_r+0x1e>
 800b01c:	6023      	str	r3, [r4, #0]
 800b01e:	bd38      	pop	{r3, r4, r5, pc}
 800b020:	2000a344 	.word	0x2000a344

0800b024 <__errno>:
 800b024:	4b01      	ldr	r3, [pc, #4]	@ (800b02c <__errno+0x8>)
 800b026:	6818      	ldr	r0, [r3, #0]
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop
 800b02c:	20000030 	.word	0x20000030

0800b030 <__libc_init_array>:
 800b030:	b570      	push	{r4, r5, r6, lr}
 800b032:	4d0d      	ldr	r5, [pc, #52]	@ (800b068 <__libc_init_array+0x38>)
 800b034:	4c0d      	ldr	r4, [pc, #52]	@ (800b06c <__libc_init_array+0x3c>)
 800b036:	1b64      	subs	r4, r4, r5
 800b038:	10a4      	asrs	r4, r4, #2
 800b03a:	2600      	movs	r6, #0
 800b03c:	42a6      	cmp	r6, r4
 800b03e:	d109      	bne.n	800b054 <__libc_init_array+0x24>
 800b040:	4d0b      	ldr	r5, [pc, #44]	@ (800b070 <__libc_init_array+0x40>)
 800b042:	4c0c      	ldr	r4, [pc, #48]	@ (800b074 <__libc_init_array+0x44>)
 800b044:	f003 fae2 	bl	800e60c <_init>
 800b048:	1b64      	subs	r4, r4, r5
 800b04a:	10a4      	asrs	r4, r4, #2
 800b04c:	2600      	movs	r6, #0
 800b04e:	42a6      	cmp	r6, r4
 800b050:	d105      	bne.n	800b05e <__libc_init_array+0x2e>
 800b052:	bd70      	pop	{r4, r5, r6, pc}
 800b054:	f855 3b04 	ldr.w	r3, [r5], #4
 800b058:	4798      	blx	r3
 800b05a:	3601      	adds	r6, #1
 800b05c:	e7ee      	b.n	800b03c <__libc_init_array+0xc>
 800b05e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b062:	4798      	blx	r3
 800b064:	3601      	adds	r6, #1
 800b066:	e7f2      	b.n	800b04e <__libc_init_array+0x1e>
 800b068:	0800f294 	.word	0x0800f294
 800b06c:	0800f294 	.word	0x0800f294
 800b070:	0800f294 	.word	0x0800f294
 800b074:	0800f298 	.word	0x0800f298

0800b078 <__retarget_lock_init_recursive>:
 800b078:	4770      	bx	lr

0800b07a <__retarget_lock_acquire_recursive>:
 800b07a:	4770      	bx	lr

0800b07c <__retarget_lock_release_recursive>:
 800b07c:	4770      	bx	lr

0800b07e <memcpy>:
 800b07e:	440a      	add	r2, r1
 800b080:	4291      	cmp	r1, r2
 800b082:	f100 33ff 	add.w	r3, r0, #4294967295
 800b086:	d100      	bne.n	800b08a <memcpy+0xc>
 800b088:	4770      	bx	lr
 800b08a:	b510      	push	{r4, lr}
 800b08c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b090:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b094:	4291      	cmp	r1, r2
 800b096:	d1f9      	bne.n	800b08c <memcpy+0xe>
 800b098:	bd10      	pop	{r4, pc}
	...

0800b09c <nanf>:
 800b09c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b0a4 <nanf+0x8>
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	7fc00000 	.word	0x7fc00000

0800b0a8 <quorem>:
 800b0a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ac:	6903      	ldr	r3, [r0, #16]
 800b0ae:	690c      	ldr	r4, [r1, #16]
 800b0b0:	42a3      	cmp	r3, r4
 800b0b2:	4607      	mov	r7, r0
 800b0b4:	db7e      	blt.n	800b1b4 <quorem+0x10c>
 800b0b6:	3c01      	subs	r4, #1
 800b0b8:	f101 0814 	add.w	r8, r1, #20
 800b0bc:	00a3      	lsls	r3, r4, #2
 800b0be:	f100 0514 	add.w	r5, r0, #20
 800b0c2:	9300      	str	r3, [sp, #0]
 800b0c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0c8:	9301      	str	r3, [sp, #4]
 800b0ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0da:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0de:	d32e      	bcc.n	800b13e <quorem+0x96>
 800b0e0:	f04f 0a00 	mov.w	sl, #0
 800b0e4:	46c4      	mov	ip, r8
 800b0e6:	46ae      	mov	lr, r5
 800b0e8:	46d3      	mov	fp, sl
 800b0ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0ee:	b298      	uxth	r0, r3
 800b0f0:	fb06 a000 	mla	r0, r6, r0, sl
 800b0f4:	0c02      	lsrs	r2, r0, #16
 800b0f6:	0c1b      	lsrs	r3, r3, #16
 800b0f8:	fb06 2303 	mla	r3, r6, r3, r2
 800b0fc:	f8de 2000 	ldr.w	r2, [lr]
 800b100:	b280      	uxth	r0, r0
 800b102:	b292      	uxth	r2, r2
 800b104:	1a12      	subs	r2, r2, r0
 800b106:	445a      	add	r2, fp
 800b108:	f8de 0000 	ldr.w	r0, [lr]
 800b10c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b110:	b29b      	uxth	r3, r3
 800b112:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b116:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b11a:	b292      	uxth	r2, r2
 800b11c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b120:	45e1      	cmp	r9, ip
 800b122:	f84e 2b04 	str.w	r2, [lr], #4
 800b126:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b12a:	d2de      	bcs.n	800b0ea <quorem+0x42>
 800b12c:	9b00      	ldr	r3, [sp, #0]
 800b12e:	58eb      	ldr	r3, [r5, r3]
 800b130:	b92b      	cbnz	r3, 800b13e <quorem+0x96>
 800b132:	9b01      	ldr	r3, [sp, #4]
 800b134:	3b04      	subs	r3, #4
 800b136:	429d      	cmp	r5, r3
 800b138:	461a      	mov	r2, r3
 800b13a:	d32f      	bcc.n	800b19c <quorem+0xf4>
 800b13c:	613c      	str	r4, [r7, #16]
 800b13e:	4638      	mov	r0, r7
 800b140:	f001 f9c6 	bl	800c4d0 <__mcmp>
 800b144:	2800      	cmp	r0, #0
 800b146:	db25      	blt.n	800b194 <quorem+0xec>
 800b148:	4629      	mov	r1, r5
 800b14a:	2000      	movs	r0, #0
 800b14c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b150:	f8d1 c000 	ldr.w	ip, [r1]
 800b154:	fa1f fe82 	uxth.w	lr, r2
 800b158:	fa1f f38c 	uxth.w	r3, ip
 800b15c:	eba3 030e 	sub.w	r3, r3, lr
 800b160:	4403      	add	r3, r0
 800b162:	0c12      	lsrs	r2, r2, #16
 800b164:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b168:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b172:	45c1      	cmp	r9, r8
 800b174:	f841 3b04 	str.w	r3, [r1], #4
 800b178:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b17c:	d2e6      	bcs.n	800b14c <quorem+0xa4>
 800b17e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b182:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b186:	b922      	cbnz	r2, 800b192 <quorem+0xea>
 800b188:	3b04      	subs	r3, #4
 800b18a:	429d      	cmp	r5, r3
 800b18c:	461a      	mov	r2, r3
 800b18e:	d30b      	bcc.n	800b1a8 <quorem+0x100>
 800b190:	613c      	str	r4, [r7, #16]
 800b192:	3601      	adds	r6, #1
 800b194:	4630      	mov	r0, r6
 800b196:	b003      	add	sp, #12
 800b198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19c:	6812      	ldr	r2, [r2, #0]
 800b19e:	3b04      	subs	r3, #4
 800b1a0:	2a00      	cmp	r2, #0
 800b1a2:	d1cb      	bne.n	800b13c <quorem+0x94>
 800b1a4:	3c01      	subs	r4, #1
 800b1a6:	e7c6      	b.n	800b136 <quorem+0x8e>
 800b1a8:	6812      	ldr	r2, [r2, #0]
 800b1aa:	3b04      	subs	r3, #4
 800b1ac:	2a00      	cmp	r2, #0
 800b1ae:	d1ef      	bne.n	800b190 <quorem+0xe8>
 800b1b0:	3c01      	subs	r4, #1
 800b1b2:	e7ea      	b.n	800b18a <quorem+0xe2>
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	e7ee      	b.n	800b196 <quorem+0xee>

0800b1b8 <_dtoa_r>:
 800b1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1bc:	69c7      	ldr	r7, [r0, #28]
 800b1be:	b097      	sub	sp, #92	@ 0x5c
 800b1c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b1c4:	ec55 4b10 	vmov	r4, r5, d0
 800b1c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b1ca:	9107      	str	r1, [sp, #28]
 800b1cc:	4681      	mov	r9, r0
 800b1ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800b1d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b1d2:	b97f      	cbnz	r7, 800b1f4 <_dtoa_r+0x3c>
 800b1d4:	2010      	movs	r0, #16
 800b1d6:	f000 fe09 	bl	800bdec <malloc>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	f8c9 001c 	str.w	r0, [r9, #28]
 800b1e0:	b920      	cbnz	r0, 800b1ec <_dtoa_r+0x34>
 800b1e2:	4ba9      	ldr	r3, [pc, #676]	@ (800b488 <_dtoa_r+0x2d0>)
 800b1e4:	21ef      	movs	r1, #239	@ 0xef
 800b1e6:	48a9      	ldr	r0, [pc, #676]	@ (800b48c <_dtoa_r+0x2d4>)
 800b1e8:	f002 fdf2 	bl	800ddd0 <__assert_func>
 800b1ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b1f0:	6007      	str	r7, [r0, #0]
 800b1f2:	60c7      	str	r7, [r0, #12]
 800b1f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1f8:	6819      	ldr	r1, [r3, #0]
 800b1fa:	b159      	cbz	r1, 800b214 <_dtoa_r+0x5c>
 800b1fc:	685a      	ldr	r2, [r3, #4]
 800b1fe:	604a      	str	r2, [r1, #4]
 800b200:	2301      	movs	r3, #1
 800b202:	4093      	lsls	r3, r2
 800b204:	608b      	str	r3, [r1, #8]
 800b206:	4648      	mov	r0, r9
 800b208:	f000 fee6 	bl	800bfd8 <_Bfree>
 800b20c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b210:	2200      	movs	r2, #0
 800b212:	601a      	str	r2, [r3, #0]
 800b214:	1e2b      	subs	r3, r5, #0
 800b216:	bfb9      	ittee	lt
 800b218:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b21c:	9305      	strlt	r3, [sp, #20]
 800b21e:	2300      	movge	r3, #0
 800b220:	6033      	strge	r3, [r6, #0]
 800b222:	9f05      	ldr	r7, [sp, #20]
 800b224:	4b9a      	ldr	r3, [pc, #616]	@ (800b490 <_dtoa_r+0x2d8>)
 800b226:	bfbc      	itt	lt
 800b228:	2201      	movlt	r2, #1
 800b22a:	6032      	strlt	r2, [r6, #0]
 800b22c:	43bb      	bics	r3, r7
 800b22e:	d112      	bne.n	800b256 <_dtoa_r+0x9e>
 800b230:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b232:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b236:	6013      	str	r3, [r2, #0]
 800b238:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b23c:	4323      	orrs	r3, r4
 800b23e:	f000 855a 	beq.w	800bcf6 <_dtoa_r+0xb3e>
 800b242:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b244:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b4a4 <_dtoa_r+0x2ec>
 800b248:	2b00      	cmp	r3, #0
 800b24a:	f000 855c 	beq.w	800bd06 <_dtoa_r+0xb4e>
 800b24e:	f10a 0303 	add.w	r3, sl, #3
 800b252:	f000 bd56 	b.w	800bd02 <_dtoa_r+0xb4a>
 800b256:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b25a:	2200      	movs	r2, #0
 800b25c:	ec51 0b17 	vmov	r0, r1, d7
 800b260:	2300      	movs	r3, #0
 800b262:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b266:	f7f5 fc57 	bl	8000b18 <__aeabi_dcmpeq>
 800b26a:	4680      	mov	r8, r0
 800b26c:	b158      	cbz	r0, 800b286 <_dtoa_r+0xce>
 800b26e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b270:	2301      	movs	r3, #1
 800b272:	6013      	str	r3, [r2, #0]
 800b274:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b276:	b113      	cbz	r3, 800b27e <_dtoa_r+0xc6>
 800b278:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b27a:	4b86      	ldr	r3, [pc, #536]	@ (800b494 <_dtoa_r+0x2dc>)
 800b27c:	6013      	str	r3, [r2, #0]
 800b27e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b4a8 <_dtoa_r+0x2f0>
 800b282:	f000 bd40 	b.w	800bd06 <_dtoa_r+0xb4e>
 800b286:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b28a:	aa14      	add	r2, sp, #80	@ 0x50
 800b28c:	a915      	add	r1, sp, #84	@ 0x54
 800b28e:	4648      	mov	r0, r9
 800b290:	f001 fa3e 	bl	800c710 <__d2b>
 800b294:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b298:	9002      	str	r0, [sp, #8]
 800b29a:	2e00      	cmp	r6, #0
 800b29c:	d078      	beq.n	800b390 <_dtoa_r+0x1d8>
 800b29e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b2a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b2b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b2b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	4b76      	ldr	r3, [pc, #472]	@ (800b498 <_dtoa_r+0x2e0>)
 800b2be:	f7f5 f80b 	bl	80002d8 <__aeabi_dsub>
 800b2c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b470 <_dtoa_r+0x2b8>)
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f7f5 f9be 	bl	8000648 <__aeabi_dmul>
 800b2cc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b478 <_dtoa_r+0x2c0>)
 800b2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d2:	f7f5 f803 	bl	80002dc <__adddf3>
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	4630      	mov	r0, r6
 800b2da:	460d      	mov	r5, r1
 800b2dc:	f7f5 f94a 	bl	8000574 <__aeabi_i2d>
 800b2e0:	a367      	add	r3, pc, #412	@ (adr r3, 800b480 <_dtoa_r+0x2c8>)
 800b2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e6:	f7f5 f9af 	bl	8000648 <__aeabi_dmul>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	f7f4 fff3 	bl	80002dc <__adddf3>
 800b2f6:	4604      	mov	r4, r0
 800b2f8:	460d      	mov	r5, r1
 800b2fa:	f7f5 fc55 	bl	8000ba8 <__aeabi_d2iz>
 800b2fe:	2200      	movs	r2, #0
 800b300:	4607      	mov	r7, r0
 800b302:	2300      	movs	r3, #0
 800b304:	4620      	mov	r0, r4
 800b306:	4629      	mov	r1, r5
 800b308:	f7f5 fc10 	bl	8000b2c <__aeabi_dcmplt>
 800b30c:	b140      	cbz	r0, 800b320 <_dtoa_r+0x168>
 800b30e:	4638      	mov	r0, r7
 800b310:	f7f5 f930 	bl	8000574 <__aeabi_i2d>
 800b314:	4622      	mov	r2, r4
 800b316:	462b      	mov	r3, r5
 800b318:	f7f5 fbfe 	bl	8000b18 <__aeabi_dcmpeq>
 800b31c:	b900      	cbnz	r0, 800b320 <_dtoa_r+0x168>
 800b31e:	3f01      	subs	r7, #1
 800b320:	2f16      	cmp	r7, #22
 800b322:	d852      	bhi.n	800b3ca <_dtoa_r+0x212>
 800b324:	4b5d      	ldr	r3, [pc, #372]	@ (800b49c <_dtoa_r+0x2e4>)
 800b326:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b332:	f7f5 fbfb 	bl	8000b2c <__aeabi_dcmplt>
 800b336:	2800      	cmp	r0, #0
 800b338:	d049      	beq.n	800b3ce <_dtoa_r+0x216>
 800b33a:	3f01      	subs	r7, #1
 800b33c:	2300      	movs	r3, #0
 800b33e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b340:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b342:	1b9b      	subs	r3, r3, r6
 800b344:	1e5a      	subs	r2, r3, #1
 800b346:	bf45      	ittet	mi
 800b348:	f1c3 0301 	rsbmi	r3, r3, #1
 800b34c:	9300      	strmi	r3, [sp, #0]
 800b34e:	2300      	movpl	r3, #0
 800b350:	2300      	movmi	r3, #0
 800b352:	9206      	str	r2, [sp, #24]
 800b354:	bf54      	ite	pl
 800b356:	9300      	strpl	r3, [sp, #0]
 800b358:	9306      	strmi	r3, [sp, #24]
 800b35a:	2f00      	cmp	r7, #0
 800b35c:	db39      	blt.n	800b3d2 <_dtoa_r+0x21a>
 800b35e:	9b06      	ldr	r3, [sp, #24]
 800b360:	970d      	str	r7, [sp, #52]	@ 0x34
 800b362:	443b      	add	r3, r7
 800b364:	9306      	str	r3, [sp, #24]
 800b366:	2300      	movs	r3, #0
 800b368:	9308      	str	r3, [sp, #32]
 800b36a:	9b07      	ldr	r3, [sp, #28]
 800b36c:	2b09      	cmp	r3, #9
 800b36e:	d863      	bhi.n	800b438 <_dtoa_r+0x280>
 800b370:	2b05      	cmp	r3, #5
 800b372:	bfc4      	itt	gt
 800b374:	3b04      	subgt	r3, #4
 800b376:	9307      	strgt	r3, [sp, #28]
 800b378:	9b07      	ldr	r3, [sp, #28]
 800b37a:	f1a3 0302 	sub.w	r3, r3, #2
 800b37e:	bfcc      	ite	gt
 800b380:	2400      	movgt	r4, #0
 800b382:	2401      	movle	r4, #1
 800b384:	2b03      	cmp	r3, #3
 800b386:	d863      	bhi.n	800b450 <_dtoa_r+0x298>
 800b388:	e8df f003 	tbb	[pc, r3]
 800b38c:	2b375452 	.word	0x2b375452
 800b390:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b394:	441e      	add	r6, r3
 800b396:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b39a:	2b20      	cmp	r3, #32
 800b39c:	bfc1      	itttt	gt
 800b39e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b3a2:	409f      	lslgt	r7, r3
 800b3a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b3a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b3ac:	bfd6      	itet	le
 800b3ae:	f1c3 0320 	rsble	r3, r3, #32
 800b3b2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b3b6:	fa04 f003 	lslle.w	r0, r4, r3
 800b3ba:	f7f5 f8cb 	bl	8000554 <__aeabi_ui2d>
 800b3be:	2201      	movs	r2, #1
 800b3c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b3c4:	3e01      	subs	r6, #1
 800b3c6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b3c8:	e776      	b.n	800b2b8 <_dtoa_r+0x100>
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e7b7      	b.n	800b33e <_dtoa_r+0x186>
 800b3ce:	9010      	str	r0, [sp, #64]	@ 0x40
 800b3d0:	e7b6      	b.n	800b340 <_dtoa_r+0x188>
 800b3d2:	9b00      	ldr	r3, [sp, #0]
 800b3d4:	1bdb      	subs	r3, r3, r7
 800b3d6:	9300      	str	r3, [sp, #0]
 800b3d8:	427b      	negs	r3, r7
 800b3da:	9308      	str	r3, [sp, #32]
 800b3dc:	2300      	movs	r3, #0
 800b3de:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3e0:	e7c3      	b.n	800b36a <_dtoa_r+0x1b2>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3e8:	eb07 0b03 	add.w	fp, r7, r3
 800b3ec:	f10b 0301 	add.w	r3, fp, #1
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	9303      	str	r3, [sp, #12]
 800b3f4:	bfb8      	it	lt
 800b3f6:	2301      	movlt	r3, #1
 800b3f8:	e006      	b.n	800b408 <_dtoa_r+0x250>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b400:	2b00      	cmp	r3, #0
 800b402:	dd28      	ble.n	800b456 <_dtoa_r+0x29e>
 800b404:	469b      	mov	fp, r3
 800b406:	9303      	str	r3, [sp, #12]
 800b408:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b40c:	2100      	movs	r1, #0
 800b40e:	2204      	movs	r2, #4
 800b410:	f102 0514 	add.w	r5, r2, #20
 800b414:	429d      	cmp	r5, r3
 800b416:	d926      	bls.n	800b466 <_dtoa_r+0x2ae>
 800b418:	6041      	str	r1, [r0, #4]
 800b41a:	4648      	mov	r0, r9
 800b41c:	f000 fd9c 	bl	800bf58 <_Balloc>
 800b420:	4682      	mov	sl, r0
 800b422:	2800      	cmp	r0, #0
 800b424:	d142      	bne.n	800b4ac <_dtoa_r+0x2f4>
 800b426:	4b1e      	ldr	r3, [pc, #120]	@ (800b4a0 <_dtoa_r+0x2e8>)
 800b428:	4602      	mov	r2, r0
 800b42a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b42e:	e6da      	b.n	800b1e6 <_dtoa_r+0x2e>
 800b430:	2300      	movs	r3, #0
 800b432:	e7e3      	b.n	800b3fc <_dtoa_r+0x244>
 800b434:	2300      	movs	r3, #0
 800b436:	e7d5      	b.n	800b3e4 <_dtoa_r+0x22c>
 800b438:	2401      	movs	r4, #1
 800b43a:	2300      	movs	r3, #0
 800b43c:	9307      	str	r3, [sp, #28]
 800b43e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b440:	f04f 3bff 	mov.w	fp, #4294967295
 800b444:	2200      	movs	r2, #0
 800b446:	f8cd b00c 	str.w	fp, [sp, #12]
 800b44a:	2312      	movs	r3, #18
 800b44c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b44e:	e7db      	b.n	800b408 <_dtoa_r+0x250>
 800b450:	2301      	movs	r3, #1
 800b452:	9309      	str	r3, [sp, #36]	@ 0x24
 800b454:	e7f4      	b.n	800b440 <_dtoa_r+0x288>
 800b456:	f04f 0b01 	mov.w	fp, #1
 800b45a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b45e:	465b      	mov	r3, fp
 800b460:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b464:	e7d0      	b.n	800b408 <_dtoa_r+0x250>
 800b466:	3101      	adds	r1, #1
 800b468:	0052      	lsls	r2, r2, #1
 800b46a:	e7d1      	b.n	800b410 <_dtoa_r+0x258>
 800b46c:	f3af 8000 	nop.w
 800b470:	636f4361 	.word	0x636f4361
 800b474:	3fd287a7 	.word	0x3fd287a7
 800b478:	8b60c8b3 	.word	0x8b60c8b3
 800b47c:	3fc68a28 	.word	0x3fc68a28
 800b480:	509f79fb 	.word	0x509f79fb
 800b484:	3fd34413 	.word	0x3fd34413
 800b488:	0800eeaa 	.word	0x0800eeaa
 800b48c:	0800eec1 	.word	0x0800eec1
 800b490:	7ff00000 	.word	0x7ff00000
 800b494:	0800ee75 	.word	0x0800ee75
 800b498:	3ff80000 	.word	0x3ff80000
 800b49c:	0800f070 	.word	0x0800f070
 800b4a0:	0800ef19 	.word	0x0800ef19
 800b4a4:	0800eea6 	.word	0x0800eea6
 800b4a8:	0800ee74 	.word	0x0800ee74
 800b4ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4b0:	6018      	str	r0, [r3, #0]
 800b4b2:	9b03      	ldr	r3, [sp, #12]
 800b4b4:	2b0e      	cmp	r3, #14
 800b4b6:	f200 80a1 	bhi.w	800b5fc <_dtoa_r+0x444>
 800b4ba:	2c00      	cmp	r4, #0
 800b4bc:	f000 809e 	beq.w	800b5fc <_dtoa_r+0x444>
 800b4c0:	2f00      	cmp	r7, #0
 800b4c2:	dd33      	ble.n	800b52c <_dtoa_r+0x374>
 800b4c4:	4b9c      	ldr	r3, [pc, #624]	@ (800b738 <_dtoa_r+0x580>)
 800b4c6:	f007 020f 	and.w	r2, r7, #15
 800b4ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4ce:	ed93 7b00 	vldr	d7, [r3]
 800b4d2:	05f8      	lsls	r0, r7, #23
 800b4d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b4d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b4dc:	d516      	bpl.n	800b50c <_dtoa_r+0x354>
 800b4de:	4b97      	ldr	r3, [pc, #604]	@ (800b73c <_dtoa_r+0x584>)
 800b4e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4e8:	f7f5 f9d8 	bl	800089c <__aeabi_ddiv>
 800b4ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4f0:	f004 040f 	and.w	r4, r4, #15
 800b4f4:	2603      	movs	r6, #3
 800b4f6:	4d91      	ldr	r5, [pc, #580]	@ (800b73c <_dtoa_r+0x584>)
 800b4f8:	b954      	cbnz	r4, 800b510 <_dtoa_r+0x358>
 800b4fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b502:	f7f5 f9cb 	bl	800089c <__aeabi_ddiv>
 800b506:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b50a:	e028      	b.n	800b55e <_dtoa_r+0x3a6>
 800b50c:	2602      	movs	r6, #2
 800b50e:	e7f2      	b.n	800b4f6 <_dtoa_r+0x33e>
 800b510:	07e1      	lsls	r1, r4, #31
 800b512:	d508      	bpl.n	800b526 <_dtoa_r+0x36e>
 800b514:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b518:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b51c:	f7f5 f894 	bl	8000648 <__aeabi_dmul>
 800b520:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b524:	3601      	adds	r6, #1
 800b526:	1064      	asrs	r4, r4, #1
 800b528:	3508      	adds	r5, #8
 800b52a:	e7e5      	b.n	800b4f8 <_dtoa_r+0x340>
 800b52c:	f000 80af 	beq.w	800b68e <_dtoa_r+0x4d6>
 800b530:	427c      	negs	r4, r7
 800b532:	4b81      	ldr	r3, [pc, #516]	@ (800b738 <_dtoa_r+0x580>)
 800b534:	4d81      	ldr	r5, [pc, #516]	@ (800b73c <_dtoa_r+0x584>)
 800b536:	f004 020f 	and.w	r2, r4, #15
 800b53a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b546:	f7f5 f87f 	bl	8000648 <__aeabi_dmul>
 800b54a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b54e:	1124      	asrs	r4, r4, #4
 800b550:	2300      	movs	r3, #0
 800b552:	2602      	movs	r6, #2
 800b554:	2c00      	cmp	r4, #0
 800b556:	f040 808f 	bne.w	800b678 <_dtoa_r+0x4c0>
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d1d3      	bne.n	800b506 <_dtoa_r+0x34e>
 800b55e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b560:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	f000 8094 	beq.w	800b692 <_dtoa_r+0x4da>
 800b56a:	4b75      	ldr	r3, [pc, #468]	@ (800b740 <_dtoa_r+0x588>)
 800b56c:	2200      	movs	r2, #0
 800b56e:	4620      	mov	r0, r4
 800b570:	4629      	mov	r1, r5
 800b572:	f7f5 fadb 	bl	8000b2c <__aeabi_dcmplt>
 800b576:	2800      	cmp	r0, #0
 800b578:	f000 808b 	beq.w	800b692 <_dtoa_r+0x4da>
 800b57c:	9b03      	ldr	r3, [sp, #12]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	f000 8087 	beq.w	800b692 <_dtoa_r+0x4da>
 800b584:	f1bb 0f00 	cmp.w	fp, #0
 800b588:	dd34      	ble.n	800b5f4 <_dtoa_r+0x43c>
 800b58a:	4620      	mov	r0, r4
 800b58c:	4b6d      	ldr	r3, [pc, #436]	@ (800b744 <_dtoa_r+0x58c>)
 800b58e:	2200      	movs	r2, #0
 800b590:	4629      	mov	r1, r5
 800b592:	f7f5 f859 	bl	8000648 <__aeabi_dmul>
 800b596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b59a:	f107 38ff 	add.w	r8, r7, #4294967295
 800b59e:	3601      	adds	r6, #1
 800b5a0:	465c      	mov	r4, fp
 800b5a2:	4630      	mov	r0, r6
 800b5a4:	f7f4 ffe6 	bl	8000574 <__aeabi_i2d>
 800b5a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5ac:	f7f5 f84c 	bl	8000648 <__aeabi_dmul>
 800b5b0:	4b65      	ldr	r3, [pc, #404]	@ (800b748 <_dtoa_r+0x590>)
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f7f4 fe92 	bl	80002dc <__adddf3>
 800b5b8:	4605      	mov	r5, r0
 800b5ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b5be:	2c00      	cmp	r4, #0
 800b5c0:	d16a      	bne.n	800b698 <_dtoa_r+0x4e0>
 800b5c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5c6:	4b61      	ldr	r3, [pc, #388]	@ (800b74c <_dtoa_r+0x594>)
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	f7f4 fe85 	bl	80002d8 <__aeabi_dsub>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5d6:	462a      	mov	r2, r5
 800b5d8:	4633      	mov	r3, r6
 800b5da:	f7f5 fac5 	bl	8000b68 <__aeabi_dcmpgt>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	f040 8298 	bne.w	800bb14 <_dtoa_r+0x95c>
 800b5e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5e8:	462a      	mov	r2, r5
 800b5ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b5ee:	f7f5 fa9d 	bl	8000b2c <__aeabi_dcmplt>
 800b5f2:	bb38      	cbnz	r0, 800b644 <_dtoa_r+0x48c>
 800b5f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b5f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b5fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	f2c0 8157 	blt.w	800b8b2 <_dtoa_r+0x6fa>
 800b604:	2f0e      	cmp	r7, #14
 800b606:	f300 8154 	bgt.w	800b8b2 <_dtoa_r+0x6fa>
 800b60a:	4b4b      	ldr	r3, [pc, #300]	@ (800b738 <_dtoa_r+0x580>)
 800b60c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b610:	ed93 7b00 	vldr	d7, [r3]
 800b614:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b616:	2b00      	cmp	r3, #0
 800b618:	ed8d 7b00 	vstr	d7, [sp]
 800b61c:	f280 80e5 	bge.w	800b7ea <_dtoa_r+0x632>
 800b620:	9b03      	ldr	r3, [sp, #12]
 800b622:	2b00      	cmp	r3, #0
 800b624:	f300 80e1 	bgt.w	800b7ea <_dtoa_r+0x632>
 800b628:	d10c      	bne.n	800b644 <_dtoa_r+0x48c>
 800b62a:	4b48      	ldr	r3, [pc, #288]	@ (800b74c <_dtoa_r+0x594>)
 800b62c:	2200      	movs	r2, #0
 800b62e:	ec51 0b17 	vmov	r0, r1, d7
 800b632:	f7f5 f809 	bl	8000648 <__aeabi_dmul>
 800b636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b63a:	f7f5 fa8b 	bl	8000b54 <__aeabi_dcmpge>
 800b63e:	2800      	cmp	r0, #0
 800b640:	f000 8266 	beq.w	800bb10 <_dtoa_r+0x958>
 800b644:	2400      	movs	r4, #0
 800b646:	4625      	mov	r5, r4
 800b648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b64a:	4656      	mov	r6, sl
 800b64c:	ea6f 0803 	mvn.w	r8, r3
 800b650:	2700      	movs	r7, #0
 800b652:	4621      	mov	r1, r4
 800b654:	4648      	mov	r0, r9
 800b656:	f000 fcbf 	bl	800bfd8 <_Bfree>
 800b65a:	2d00      	cmp	r5, #0
 800b65c:	f000 80bd 	beq.w	800b7da <_dtoa_r+0x622>
 800b660:	b12f      	cbz	r7, 800b66e <_dtoa_r+0x4b6>
 800b662:	42af      	cmp	r7, r5
 800b664:	d003      	beq.n	800b66e <_dtoa_r+0x4b6>
 800b666:	4639      	mov	r1, r7
 800b668:	4648      	mov	r0, r9
 800b66a:	f000 fcb5 	bl	800bfd8 <_Bfree>
 800b66e:	4629      	mov	r1, r5
 800b670:	4648      	mov	r0, r9
 800b672:	f000 fcb1 	bl	800bfd8 <_Bfree>
 800b676:	e0b0      	b.n	800b7da <_dtoa_r+0x622>
 800b678:	07e2      	lsls	r2, r4, #31
 800b67a:	d505      	bpl.n	800b688 <_dtoa_r+0x4d0>
 800b67c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b680:	f7f4 ffe2 	bl	8000648 <__aeabi_dmul>
 800b684:	3601      	adds	r6, #1
 800b686:	2301      	movs	r3, #1
 800b688:	1064      	asrs	r4, r4, #1
 800b68a:	3508      	adds	r5, #8
 800b68c:	e762      	b.n	800b554 <_dtoa_r+0x39c>
 800b68e:	2602      	movs	r6, #2
 800b690:	e765      	b.n	800b55e <_dtoa_r+0x3a6>
 800b692:	9c03      	ldr	r4, [sp, #12]
 800b694:	46b8      	mov	r8, r7
 800b696:	e784      	b.n	800b5a2 <_dtoa_r+0x3ea>
 800b698:	4b27      	ldr	r3, [pc, #156]	@ (800b738 <_dtoa_r+0x580>)
 800b69a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b69c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b6a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6a4:	4454      	add	r4, sl
 800b6a6:	2900      	cmp	r1, #0
 800b6a8:	d054      	beq.n	800b754 <_dtoa_r+0x59c>
 800b6aa:	4929      	ldr	r1, [pc, #164]	@ (800b750 <_dtoa_r+0x598>)
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	f7f5 f8f5 	bl	800089c <__aeabi_ddiv>
 800b6b2:	4633      	mov	r3, r6
 800b6b4:	462a      	mov	r2, r5
 800b6b6:	f7f4 fe0f 	bl	80002d8 <__aeabi_dsub>
 800b6ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6be:	4656      	mov	r6, sl
 800b6c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6c4:	f7f5 fa70 	bl	8000ba8 <__aeabi_d2iz>
 800b6c8:	4605      	mov	r5, r0
 800b6ca:	f7f4 ff53 	bl	8000574 <__aeabi_i2d>
 800b6ce:	4602      	mov	r2, r0
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6d6:	f7f4 fdff 	bl	80002d8 <__aeabi_dsub>
 800b6da:	3530      	adds	r5, #48	@ 0x30
 800b6dc:	4602      	mov	r2, r0
 800b6de:	460b      	mov	r3, r1
 800b6e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6e4:	f806 5b01 	strb.w	r5, [r6], #1
 800b6e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6ec:	f7f5 fa1e 	bl	8000b2c <__aeabi_dcmplt>
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d172      	bne.n	800b7da <_dtoa_r+0x622>
 800b6f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6f8:	4911      	ldr	r1, [pc, #68]	@ (800b740 <_dtoa_r+0x588>)
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	f7f4 fdec 	bl	80002d8 <__aeabi_dsub>
 800b700:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b704:	f7f5 fa12 	bl	8000b2c <__aeabi_dcmplt>
 800b708:	2800      	cmp	r0, #0
 800b70a:	f040 80b4 	bne.w	800b876 <_dtoa_r+0x6be>
 800b70e:	42a6      	cmp	r6, r4
 800b710:	f43f af70 	beq.w	800b5f4 <_dtoa_r+0x43c>
 800b714:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b718:	4b0a      	ldr	r3, [pc, #40]	@ (800b744 <_dtoa_r+0x58c>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	f7f4 ff94 	bl	8000648 <__aeabi_dmul>
 800b720:	4b08      	ldr	r3, [pc, #32]	@ (800b744 <_dtoa_r+0x58c>)
 800b722:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b726:	2200      	movs	r2, #0
 800b728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b72c:	f7f4 ff8c 	bl	8000648 <__aeabi_dmul>
 800b730:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b734:	e7c4      	b.n	800b6c0 <_dtoa_r+0x508>
 800b736:	bf00      	nop
 800b738:	0800f070 	.word	0x0800f070
 800b73c:	0800f048 	.word	0x0800f048
 800b740:	3ff00000 	.word	0x3ff00000
 800b744:	40240000 	.word	0x40240000
 800b748:	401c0000 	.word	0x401c0000
 800b74c:	40140000 	.word	0x40140000
 800b750:	3fe00000 	.word	0x3fe00000
 800b754:	4631      	mov	r1, r6
 800b756:	4628      	mov	r0, r5
 800b758:	f7f4 ff76 	bl	8000648 <__aeabi_dmul>
 800b75c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b760:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b762:	4656      	mov	r6, sl
 800b764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b768:	f7f5 fa1e 	bl	8000ba8 <__aeabi_d2iz>
 800b76c:	4605      	mov	r5, r0
 800b76e:	f7f4 ff01 	bl	8000574 <__aeabi_i2d>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b77a:	f7f4 fdad 	bl	80002d8 <__aeabi_dsub>
 800b77e:	3530      	adds	r5, #48	@ 0x30
 800b780:	f806 5b01 	strb.w	r5, [r6], #1
 800b784:	4602      	mov	r2, r0
 800b786:	460b      	mov	r3, r1
 800b788:	42a6      	cmp	r6, r4
 800b78a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b78e:	f04f 0200 	mov.w	r2, #0
 800b792:	d124      	bne.n	800b7de <_dtoa_r+0x626>
 800b794:	4baf      	ldr	r3, [pc, #700]	@ (800ba54 <_dtoa_r+0x89c>)
 800b796:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b79a:	f7f4 fd9f 	bl	80002dc <__adddf3>
 800b79e:	4602      	mov	r2, r0
 800b7a0:	460b      	mov	r3, r1
 800b7a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7a6:	f7f5 f9df 	bl	8000b68 <__aeabi_dcmpgt>
 800b7aa:	2800      	cmp	r0, #0
 800b7ac:	d163      	bne.n	800b876 <_dtoa_r+0x6be>
 800b7ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7b2:	49a8      	ldr	r1, [pc, #672]	@ (800ba54 <_dtoa_r+0x89c>)
 800b7b4:	2000      	movs	r0, #0
 800b7b6:	f7f4 fd8f 	bl	80002d8 <__aeabi_dsub>
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	460b      	mov	r3, r1
 800b7be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7c2:	f7f5 f9b3 	bl	8000b2c <__aeabi_dcmplt>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	f43f af14 	beq.w	800b5f4 <_dtoa_r+0x43c>
 800b7cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b7ce:	1e73      	subs	r3, r6, #1
 800b7d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b7d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b7d6:	2b30      	cmp	r3, #48	@ 0x30
 800b7d8:	d0f8      	beq.n	800b7cc <_dtoa_r+0x614>
 800b7da:	4647      	mov	r7, r8
 800b7dc:	e03b      	b.n	800b856 <_dtoa_r+0x69e>
 800b7de:	4b9e      	ldr	r3, [pc, #632]	@ (800ba58 <_dtoa_r+0x8a0>)
 800b7e0:	f7f4 ff32 	bl	8000648 <__aeabi_dmul>
 800b7e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7e8:	e7bc      	b.n	800b764 <_dtoa_r+0x5ac>
 800b7ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b7ee:	4656      	mov	r6, sl
 800b7f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	f7f5 f850 	bl	800089c <__aeabi_ddiv>
 800b7fc:	f7f5 f9d4 	bl	8000ba8 <__aeabi_d2iz>
 800b800:	4680      	mov	r8, r0
 800b802:	f7f4 feb7 	bl	8000574 <__aeabi_i2d>
 800b806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b80a:	f7f4 ff1d 	bl	8000648 <__aeabi_dmul>
 800b80e:	4602      	mov	r2, r0
 800b810:	460b      	mov	r3, r1
 800b812:	4620      	mov	r0, r4
 800b814:	4629      	mov	r1, r5
 800b816:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b81a:	f7f4 fd5d 	bl	80002d8 <__aeabi_dsub>
 800b81e:	f806 4b01 	strb.w	r4, [r6], #1
 800b822:	9d03      	ldr	r5, [sp, #12]
 800b824:	eba6 040a 	sub.w	r4, r6, sl
 800b828:	42a5      	cmp	r5, r4
 800b82a:	4602      	mov	r2, r0
 800b82c:	460b      	mov	r3, r1
 800b82e:	d133      	bne.n	800b898 <_dtoa_r+0x6e0>
 800b830:	f7f4 fd54 	bl	80002dc <__adddf3>
 800b834:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b838:	4604      	mov	r4, r0
 800b83a:	460d      	mov	r5, r1
 800b83c:	f7f5 f994 	bl	8000b68 <__aeabi_dcmpgt>
 800b840:	b9c0      	cbnz	r0, 800b874 <_dtoa_r+0x6bc>
 800b842:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b846:	4620      	mov	r0, r4
 800b848:	4629      	mov	r1, r5
 800b84a:	f7f5 f965 	bl	8000b18 <__aeabi_dcmpeq>
 800b84e:	b110      	cbz	r0, 800b856 <_dtoa_r+0x69e>
 800b850:	f018 0f01 	tst.w	r8, #1
 800b854:	d10e      	bne.n	800b874 <_dtoa_r+0x6bc>
 800b856:	9902      	ldr	r1, [sp, #8]
 800b858:	4648      	mov	r0, r9
 800b85a:	f000 fbbd 	bl	800bfd8 <_Bfree>
 800b85e:	2300      	movs	r3, #0
 800b860:	7033      	strb	r3, [r6, #0]
 800b862:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b864:	3701      	adds	r7, #1
 800b866:	601f      	str	r7, [r3, #0]
 800b868:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	f000 824b 	beq.w	800bd06 <_dtoa_r+0xb4e>
 800b870:	601e      	str	r6, [r3, #0]
 800b872:	e248      	b.n	800bd06 <_dtoa_r+0xb4e>
 800b874:	46b8      	mov	r8, r7
 800b876:	4633      	mov	r3, r6
 800b878:	461e      	mov	r6, r3
 800b87a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b87e:	2a39      	cmp	r2, #57	@ 0x39
 800b880:	d106      	bne.n	800b890 <_dtoa_r+0x6d8>
 800b882:	459a      	cmp	sl, r3
 800b884:	d1f8      	bne.n	800b878 <_dtoa_r+0x6c0>
 800b886:	2230      	movs	r2, #48	@ 0x30
 800b888:	f108 0801 	add.w	r8, r8, #1
 800b88c:	f88a 2000 	strb.w	r2, [sl]
 800b890:	781a      	ldrb	r2, [r3, #0]
 800b892:	3201      	adds	r2, #1
 800b894:	701a      	strb	r2, [r3, #0]
 800b896:	e7a0      	b.n	800b7da <_dtoa_r+0x622>
 800b898:	4b6f      	ldr	r3, [pc, #444]	@ (800ba58 <_dtoa_r+0x8a0>)
 800b89a:	2200      	movs	r2, #0
 800b89c:	f7f4 fed4 	bl	8000648 <__aeabi_dmul>
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	4604      	mov	r4, r0
 800b8a6:	460d      	mov	r5, r1
 800b8a8:	f7f5 f936 	bl	8000b18 <__aeabi_dcmpeq>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	d09f      	beq.n	800b7f0 <_dtoa_r+0x638>
 800b8b0:	e7d1      	b.n	800b856 <_dtoa_r+0x69e>
 800b8b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8b4:	2a00      	cmp	r2, #0
 800b8b6:	f000 80ea 	beq.w	800ba8e <_dtoa_r+0x8d6>
 800b8ba:	9a07      	ldr	r2, [sp, #28]
 800b8bc:	2a01      	cmp	r2, #1
 800b8be:	f300 80cd 	bgt.w	800ba5c <_dtoa_r+0x8a4>
 800b8c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b8c4:	2a00      	cmp	r2, #0
 800b8c6:	f000 80c1 	beq.w	800ba4c <_dtoa_r+0x894>
 800b8ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b8ce:	9c08      	ldr	r4, [sp, #32]
 800b8d0:	9e00      	ldr	r6, [sp, #0]
 800b8d2:	9a00      	ldr	r2, [sp, #0]
 800b8d4:	441a      	add	r2, r3
 800b8d6:	9200      	str	r2, [sp, #0]
 800b8d8:	9a06      	ldr	r2, [sp, #24]
 800b8da:	2101      	movs	r1, #1
 800b8dc:	441a      	add	r2, r3
 800b8de:	4648      	mov	r0, r9
 800b8e0:	9206      	str	r2, [sp, #24]
 800b8e2:	f000 fc77 	bl	800c1d4 <__i2b>
 800b8e6:	4605      	mov	r5, r0
 800b8e8:	b166      	cbz	r6, 800b904 <_dtoa_r+0x74c>
 800b8ea:	9b06      	ldr	r3, [sp, #24]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	dd09      	ble.n	800b904 <_dtoa_r+0x74c>
 800b8f0:	42b3      	cmp	r3, r6
 800b8f2:	9a00      	ldr	r2, [sp, #0]
 800b8f4:	bfa8      	it	ge
 800b8f6:	4633      	movge	r3, r6
 800b8f8:	1ad2      	subs	r2, r2, r3
 800b8fa:	9200      	str	r2, [sp, #0]
 800b8fc:	9a06      	ldr	r2, [sp, #24]
 800b8fe:	1af6      	subs	r6, r6, r3
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	9306      	str	r3, [sp, #24]
 800b904:	9b08      	ldr	r3, [sp, #32]
 800b906:	b30b      	cbz	r3, 800b94c <_dtoa_r+0x794>
 800b908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f000 80c6 	beq.w	800ba9c <_dtoa_r+0x8e4>
 800b910:	2c00      	cmp	r4, #0
 800b912:	f000 80c0 	beq.w	800ba96 <_dtoa_r+0x8de>
 800b916:	4629      	mov	r1, r5
 800b918:	4622      	mov	r2, r4
 800b91a:	4648      	mov	r0, r9
 800b91c:	f000 fd12 	bl	800c344 <__pow5mult>
 800b920:	9a02      	ldr	r2, [sp, #8]
 800b922:	4601      	mov	r1, r0
 800b924:	4605      	mov	r5, r0
 800b926:	4648      	mov	r0, r9
 800b928:	f000 fc6a 	bl	800c200 <__multiply>
 800b92c:	9902      	ldr	r1, [sp, #8]
 800b92e:	4680      	mov	r8, r0
 800b930:	4648      	mov	r0, r9
 800b932:	f000 fb51 	bl	800bfd8 <_Bfree>
 800b936:	9b08      	ldr	r3, [sp, #32]
 800b938:	1b1b      	subs	r3, r3, r4
 800b93a:	9308      	str	r3, [sp, #32]
 800b93c:	f000 80b1 	beq.w	800baa2 <_dtoa_r+0x8ea>
 800b940:	9a08      	ldr	r2, [sp, #32]
 800b942:	4641      	mov	r1, r8
 800b944:	4648      	mov	r0, r9
 800b946:	f000 fcfd 	bl	800c344 <__pow5mult>
 800b94a:	9002      	str	r0, [sp, #8]
 800b94c:	2101      	movs	r1, #1
 800b94e:	4648      	mov	r0, r9
 800b950:	f000 fc40 	bl	800c1d4 <__i2b>
 800b954:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b956:	4604      	mov	r4, r0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	f000 81d8 	beq.w	800bd0e <_dtoa_r+0xb56>
 800b95e:	461a      	mov	r2, r3
 800b960:	4601      	mov	r1, r0
 800b962:	4648      	mov	r0, r9
 800b964:	f000 fcee 	bl	800c344 <__pow5mult>
 800b968:	9b07      	ldr	r3, [sp, #28]
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	4604      	mov	r4, r0
 800b96e:	f300 809f 	bgt.w	800bab0 <_dtoa_r+0x8f8>
 800b972:	9b04      	ldr	r3, [sp, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	f040 8097 	bne.w	800baa8 <_dtoa_r+0x8f0>
 800b97a:	9b05      	ldr	r3, [sp, #20]
 800b97c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b980:	2b00      	cmp	r3, #0
 800b982:	f040 8093 	bne.w	800baac <_dtoa_r+0x8f4>
 800b986:	9b05      	ldr	r3, [sp, #20]
 800b988:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b98c:	0d1b      	lsrs	r3, r3, #20
 800b98e:	051b      	lsls	r3, r3, #20
 800b990:	b133      	cbz	r3, 800b9a0 <_dtoa_r+0x7e8>
 800b992:	9b00      	ldr	r3, [sp, #0]
 800b994:	3301      	adds	r3, #1
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	9b06      	ldr	r3, [sp, #24]
 800b99a:	3301      	adds	r3, #1
 800b99c:	9306      	str	r3, [sp, #24]
 800b99e:	2301      	movs	r3, #1
 800b9a0:	9308      	str	r3, [sp, #32]
 800b9a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	f000 81b8 	beq.w	800bd1a <_dtoa_r+0xb62>
 800b9aa:	6923      	ldr	r3, [r4, #16]
 800b9ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9b0:	6918      	ldr	r0, [r3, #16]
 800b9b2:	f000 fbc3 	bl	800c13c <__hi0bits>
 800b9b6:	f1c0 0020 	rsb	r0, r0, #32
 800b9ba:	9b06      	ldr	r3, [sp, #24]
 800b9bc:	4418      	add	r0, r3
 800b9be:	f010 001f 	ands.w	r0, r0, #31
 800b9c2:	f000 8082 	beq.w	800baca <_dtoa_r+0x912>
 800b9c6:	f1c0 0320 	rsb	r3, r0, #32
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	dd73      	ble.n	800bab6 <_dtoa_r+0x8fe>
 800b9ce:	9b00      	ldr	r3, [sp, #0]
 800b9d0:	f1c0 001c 	rsb	r0, r0, #28
 800b9d4:	4403      	add	r3, r0
 800b9d6:	9300      	str	r3, [sp, #0]
 800b9d8:	9b06      	ldr	r3, [sp, #24]
 800b9da:	4403      	add	r3, r0
 800b9dc:	4406      	add	r6, r0
 800b9de:	9306      	str	r3, [sp, #24]
 800b9e0:	9b00      	ldr	r3, [sp, #0]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	dd05      	ble.n	800b9f2 <_dtoa_r+0x83a>
 800b9e6:	9902      	ldr	r1, [sp, #8]
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	4648      	mov	r0, r9
 800b9ec:	f000 fd04 	bl	800c3f8 <__lshift>
 800b9f0:	9002      	str	r0, [sp, #8]
 800b9f2:	9b06      	ldr	r3, [sp, #24]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	dd05      	ble.n	800ba04 <_dtoa_r+0x84c>
 800b9f8:	4621      	mov	r1, r4
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	4648      	mov	r0, r9
 800b9fe:	f000 fcfb 	bl	800c3f8 <__lshift>
 800ba02:	4604      	mov	r4, r0
 800ba04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d061      	beq.n	800bace <_dtoa_r+0x916>
 800ba0a:	9802      	ldr	r0, [sp, #8]
 800ba0c:	4621      	mov	r1, r4
 800ba0e:	f000 fd5f 	bl	800c4d0 <__mcmp>
 800ba12:	2800      	cmp	r0, #0
 800ba14:	da5b      	bge.n	800bace <_dtoa_r+0x916>
 800ba16:	2300      	movs	r3, #0
 800ba18:	9902      	ldr	r1, [sp, #8]
 800ba1a:	220a      	movs	r2, #10
 800ba1c:	4648      	mov	r0, r9
 800ba1e:	f000 fafd 	bl	800c01c <__multadd>
 800ba22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba24:	9002      	str	r0, [sp, #8]
 800ba26:	f107 38ff 	add.w	r8, r7, #4294967295
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f000 8177 	beq.w	800bd1e <_dtoa_r+0xb66>
 800ba30:	4629      	mov	r1, r5
 800ba32:	2300      	movs	r3, #0
 800ba34:	220a      	movs	r2, #10
 800ba36:	4648      	mov	r0, r9
 800ba38:	f000 faf0 	bl	800c01c <__multadd>
 800ba3c:	f1bb 0f00 	cmp.w	fp, #0
 800ba40:	4605      	mov	r5, r0
 800ba42:	dc6f      	bgt.n	800bb24 <_dtoa_r+0x96c>
 800ba44:	9b07      	ldr	r3, [sp, #28]
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	dc49      	bgt.n	800bade <_dtoa_r+0x926>
 800ba4a:	e06b      	b.n	800bb24 <_dtoa_r+0x96c>
 800ba4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba52:	e73c      	b.n	800b8ce <_dtoa_r+0x716>
 800ba54:	3fe00000 	.word	0x3fe00000
 800ba58:	40240000 	.word	0x40240000
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	1e5c      	subs	r4, r3, #1
 800ba60:	9b08      	ldr	r3, [sp, #32]
 800ba62:	42a3      	cmp	r3, r4
 800ba64:	db09      	blt.n	800ba7a <_dtoa_r+0x8c2>
 800ba66:	1b1c      	subs	r4, r3, r4
 800ba68:	9b03      	ldr	r3, [sp, #12]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	f6bf af30 	bge.w	800b8d0 <_dtoa_r+0x718>
 800ba70:	9b00      	ldr	r3, [sp, #0]
 800ba72:	9a03      	ldr	r2, [sp, #12]
 800ba74:	1a9e      	subs	r6, r3, r2
 800ba76:	2300      	movs	r3, #0
 800ba78:	e72b      	b.n	800b8d2 <_dtoa_r+0x71a>
 800ba7a:	9b08      	ldr	r3, [sp, #32]
 800ba7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba7e:	9408      	str	r4, [sp, #32]
 800ba80:	1ae3      	subs	r3, r4, r3
 800ba82:	441a      	add	r2, r3
 800ba84:	9e00      	ldr	r6, [sp, #0]
 800ba86:	9b03      	ldr	r3, [sp, #12]
 800ba88:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba8a:	2400      	movs	r4, #0
 800ba8c:	e721      	b.n	800b8d2 <_dtoa_r+0x71a>
 800ba8e:	9c08      	ldr	r4, [sp, #32]
 800ba90:	9e00      	ldr	r6, [sp, #0]
 800ba92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ba94:	e728      	b.n	800b8e8 <_dtoa_r+0x730>
 800ba96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba9a:	e751      	b.n	800b940 <_dtoa_r+0x788>
 800ba9c:	9a08      	ldr	r2, [sp, #32]
 800ba9e:	9902      	ldr	r1, [sp, #8]
 800baa0:	e750      	b.n	800b944 <_dtoa_r+0x78c>
 800baa2:	f8cd 8008 	str.w	r8, [sp, #8]
 800baa6:	e751      	b.n	800b94c <_dtoa_r+0x794>
 800baa8:	2300      	movs	r3, #0
 800baaa:	e779      	b.n	800b9a0 <_dtoa_r+0x7e8>
 800baac:	9b04      	ldr	r3, [sp, #16]
 800baae:	e777      	b.n	800b9a0 <_dtoa_r+0x7e8>
 800bab0:	2300      	movs	r3, #0
 800bab2:	9308      	str	r3, [sp, #32]
 800bab4:	e779      	b.n	800b9aa <_dtoa_r+0x7f2>
 800bab6:	d093      	beq.n	800b9e0 <_dtoa_r+0x828>
 800bab8:	9a00      	ldr	r2, [sp, #0]
 800baba:	331c      	adds	r3, #28
 800babc:	441a      	add	r2, r3
 800babe:	9200      	str	r2, [sp, #0]
 800bac0:	9a06      	ldr	r2, [sp, #24]
 800bac2:	441a      	add	r2, r3
 800bac4:	441e      	add	r6, r3
 800bac6:	9206      	str	r2, [sp, #24]
 800bac8:	e78a      	b.n	800b9e0 <_dtoa_r+0x828>
 800baca:	4603      	mov	r3, r0
 800bacc:	e7f4      	b.n	800bab8 <_dtoa_r+0x900>
 800bace:	9b03      	ldr	r3, [sp, #12]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	46b8      	mov	r8, r7
 800bad4:	dc20      	bgt.n	800bb18 <_dtoa_r+0x960>
 800bad6:	469b      	mov	fp, r3
 800bad8:	9b07      	ldr	r3, [sp, #28]
 800bada:	2b02      	cmp	r3, #2
 800badc:	dd1e      	ble.n	800bb1c <_dtoa_r+0x964>
 800bade:	f1bb 0f00 	cmp.w	fp, #0
 800bae2:	f47f adb1 	bne.w	800b648 <_dtoa_r+0x490>
 800bae6:	4621      	mov	r1, r4
 800bae8:	465b      	mov	r3, fp
 800baea:	2205      	movs	r2, #5
 800baec:	4648      	mov	r0, r9
 800baee:	f000 fa95 	bl	800c01c <__multadd>
 800baf2:	4601      	mov	r1, r0
 800baf4:	4604      	mov	r4, r0
 800baf6:	9802      	ldr	r0, [sp, #8]
 800baf8:	f000 fcea 	bl	800c4d0 <__mcmp>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	f77f ada3 	ble.w	800b648 <_dtoa_r+0x490>
 800bb02:	4656      	mov	r6, sl
 800bb04:	2331      	movs	r3, #49	@ 0x31
 800bb06:	f806 3b01 	strb.w	r3, [r6], #1
 800bb0a:	f108 0801 	add.w	r8, r8, #1
 800bb0e:	e59f      	b.n	800b650 <_dtoa_r+0x498>
 800bb10:	9c03      	ldr	r4, [sp, #12]
 800bb12:	46b8      	mov	r8, r7
 800bb14:	4625      	mov	r5, r4
 800bb16:	e7f4      	b.n	800bb02 <_dtoa_r+0x94a>
 800bb18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bb1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	f000 8101 	beq.w	800bd26 <_dtoa_r+0xb6e>
 800bb24:	2e00      	cmp	r6, #0
 800bb26:	dd05      	ble.n	800bb34 <_dtoa_r+0x97c>
 800bb28:	4629      	mov	r1, r5
 800bb2a:	4632      	mov	r2, r6
 800bb2c:	4648      	mov	r0, r9
 800bb2e:	f000 fc63 	bl	800c3f8 <__lshift>
 800bb32:	4605      	mov	r5, r0
 800bb34:	9b08      	ldr	r3, [sp, #32]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d05c      	beq.n	800bbf4 <_dtoa_r+0xa3c>
 800bb3a:	6869      	ldr	r1, [r5, #4]
 800bb3c:	4648      	mov	r0, r9
 800bb3e:	f000 fa0b 	bl	800bf58 <_Balloc>
 800bb42:	4606      	mov	r6, r0
 800bb44:	b928      	cbnz	r0, 800bb52 <_dtoa_r+0x99a>
 800bb46:	4b82      	ldr	r3, [pc, #520]	@ (800bd50 <_dtoa_r+0xb98>)
 800bb48:	4602      	mov	r2, r0
 800bb4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb4e:	f7ff bb4a 	b.w	800b1e6 <_dtoa_r+0x2e>
 800bb52:	692a      	ldr	r2, [r5, #16]
 800bb54:	3202      	adds	r2, #2
 800bb56:	0092      	lsls	r2, r2, #2
 800bb58:	f105 010c 	add.w	r1, r5, #12
 800bb5c:	300c      	adds	r0, #12
 800bb5e:	f7ff fa8e 	bl	800b07e <memcpy>
 800bb62:	2201      	movs	r2, #1
 800bb64:	4631      	mov	r1, r6
 800bb66:	4648      	mov	r0, r9
 800bb68:	f000 fc46 	bl	800c3f8 <__lshift>
 800bb6c:	f10a 0301 	add.w	r3, sl, #1
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	eb0a 030b 	add.w	r3, sl, fp
 800bb76:	9308      	str	r3, [sp, #32]
 800bb78:	9b04      	ldr	r3, [sp, #16]
 800bb7a:	f003 0301 	and.w	r3, r3, #1
 800bb7e:	462f      	mov	r7, r5
 800bb80:	9306      	str	r3, [sp, #24]
 800bb82:	4605      	mov	r5, r0
 800bb84:	9b00      	ldr	r3, [sp, #0]
 800bb86:	9802      	ldr	r0, [sp, #8]
 800bb88:	4621      	mov	r1, r4
 800bb8a:	f103 3bff 	add.w	fp, r3, #4294967295
 800bb8e:	f7ff fa8b 	bl	800b0a8 <quorem>
 800bb92:	4603      	mov	r3, r0
 800bb94:	3330      	adds	r3, #48	@ 0x30
 800bb96:	9003      	str	r0, [sp, #12]
 800bb98:	4639      	mov	r1, r7
 800bb9a:	9802      	ldr	r0, [sp, #8]
 800bb9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb9e:	f000 fc97 	bl	800c4d0 <__mcmp>
 800bba2:	462a      	mov	r2, r5
 800bba4:	9004      	str	r0, [sp, #16]
 800bba6:	4621      	mov	r1, r4
 800bba8:	4648      	mov	r0, r9
 800bbaa:	f000 fcad 	bl	800c508 <__mdiff>
 800bbae:	68c2      	ldr	r2, [r0, #12]
 800bbb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbb2:	4606      	mov	r6, r0
 800bbb4:	bb02      	cbnz	r2, 800bbf8 <_dtoa_r+0xa40>
 800bbb6:	4601      	mov	r1, r0
 800bbb8:	9802      	ldr	r0, [sp, #8]
 800bbba:	f000 fc89 	bl	800c4d0 <__mcmp>
 800bbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	4631      	mov	r1, r6
 800bbc4:	4648      	mov	r0, r9
 800bbc6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bbc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbca:	f000 fa05 	bl	800bfd8 <_Bfree>
 800bbce:	9b07      	ldr	r3, [sp, #28]
 800bbd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bbd2:	9e00      	ldr	r6, [sp, #0]
 800bbd4:	ea42 0103 	orr.w	r1, r2, r3
 800bbd8:	9b06      	ldr	r3, [sp, #24]
 800bbda:	4319      	orrs	r1, r3
 800bbdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbde:	d10d      	bne.n	800bbfc <_dtoa_r+0xa44>
 800bbe0:	2b39      	cmp	r3, #57	@ 0x39
 800bbe2:	d027      	beq.n	800bc34 <_dtoa_r+0xa7c>
 800bbe4:	9a04      	ldr	r2, [sp, #16]
 800bbe6:	2a00      	cmp	r2, #0
 800bbe8:	dd01      	ble.n	800bbee <_dtoa_r+0xa36>
 800bbea:	9b03      	ldr	r3, [sp, #12]
 800bbec:	3331      	adds	r3, #49	@ 0x31
 800bbee:	f88b 3000 	strb.w	r3, [fp]
 800bbf2:	e52e      	b.n	800b652 <_dtoa_r+0x49a>
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	e7b9      	b.n	800bb6c <_dtoa_r+0x9b4>
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	e7e2      	b.n	800bbc2 <_dtoa_r+0xa0a>
 800bbfc:	9904      	ldr	r1, [sp, #16]
 800bbfe:	2900      	cmp	r1, #0
 800bc00:	db04      	blt.n	800bc0c <_dtoa_r+0xa54>
 800bc02:	9807      	ldr	r0, [sp, #28]
 800bc04:	4301      	orrs	r1, r0
 800bc06:	9806      	ldr	r0, [sp, #24]
 800bc08:	4301      	orrs	r1, r0
 800bc0a:	d120      	bne.n	800bc4e <_dtoa_r+0xa96>
 800bc0c:	2a00      	cmp	r2, #0
 800bc0e:	ddee      	ble.n	800bbee <_dtoa_r+0xa36>
 800bc10:	9902      	ldr	r1, [sp, #8]
 800bc12:	9300      	str	r3, [sp, #0]
 800bc14:	2201      	movs	r2, #1
 800bc16:	4648      	mov	r0, r9
 800bc18:	f000 fbee 	bl	800c3f8 <__lshift>
 800bc1c:	4621      	mov	r1, r4
 800bc1e:	9002      	str	r0, [sp, #8]
 800bc20:	f000 fc56 	bl	800c4d0 <__mcmp>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	9b00      	ldr	r3, [sp, #0]
 800bc28:	dc02      	bgt.n	800bc30 <_dtoa_r+0xa78>
 800bc2a:	d1e0      	bne.n	800bbee <_dtoa_r+0xa36>
 800bc2c:	07da      	lsls	r2, r3, #31
 800bc2e:	d5de      	bpl.n	800bbee <_dtoa_r+0xa36>
 800bc30:	2b39      	cmp	r3, #57	@ 0x39
 800bc32:	d1da      	bne.n	800bbea <_dtoa_r+0xa32>
 800bc34:	2339      	movs	r3, #57	@ 0x39
 800bc36:	f88b 3000 	strb.w	r3, [fp]
 800bc3a:	4633      	mov	r3, r6
 800bc3c:	461e      	mov	r6, r3
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc44:	2a39      	cmp	r2, #57	@ 0x39
 800bc46:	d04e      	beq.n	800bce6 <_dtoa_r+0xb2e>
 800bc48:	3201      	adds	r2, #1
 800bc4a:	701a      	strb	r2, [r3, #0]
 800bc4c:	e501      	b.n	800b652 <_dtoa_r+0x49a>
 800bc4e:	2a00      	cmp	r2, #0
 800bc50:	dd03      	ble.n	800bc5a <_dtoa_r+0xaa2>
 800bc52:	2b39      	cmp	r3, #57	@ 0x39
 800bc54:	d0ee      	beq.n	800bc34 <_dtoa_r+0xa7c>
 800bc56:	3301      	adds	r3, #1
 800bc58:	e7c9      	b.n	800bbee <_dtoa_r+0xa36>
 800bc5a:	9a00      	ldr	r2, [sp, #0]
 800bc5c:	9908      	ldr	r1, [sp, #32]
 800bc5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc62:	428a      	cmp	r2, r1
 800bc64:	d028      	beq.n	800bcb8 <_dtoa_r+0xb00>
 800bc66:	9902      	ldr	r1, [sp, #8]
 800bc68:	2300      	movs	r3, #0
 800bc6a:	220a      	movs	r2, #10
 800bc6c:	4648      	mov	r0, r9
 800bc6e:	f000 f9d5 	bl	800c01c <__multadd>
 800bc72:	42af      	cmp	r7, r5
 800bc74:	9002      	str	r0, [sp, #8]
 800bc76:	f04f 0300 	mov.w	r3, #0
 800bc7a:	f04f 020a 	mov.w	r2, #10
 800bc7e:	4639      	mov	r1, r7
 800bc80:	4648      	mov	r0, r9
 800bc82:	d107      	bne.n	800bc94 <_dtoa_r+0xadc>
 800bc84:	f000 f9ca 	bl	800c01c <__multadd>
 800bc88:	4607      	mov	r7, r0
 800bc8a:	4605      	mov	r5, r0
 800bc8c:	9b00      	ldr	r3, [sp, #0]
 800bc8e:	3301      	adds	r3, #1
 800bc90:	9300      	str	r3, [sp, #0]
 800bc92:	e777      	b.n	800bb84 <_dtoa_r+0x9cc>
 800bc94:	f000 f9c2 	bl	800c01c <__multadd>
 800bc98:	4629      	mov	r1, r5
 800bc9a:	4607      	mov	r7, r0
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	220a      	movs	r2, #10
 800bca0:	4648      	mov	r0, r9
 800bca2:	f000 f9bb 	bl	800c01c <__multadd>
 800bca6:	4605      	mov	r5, r0
 800bca8:	e7f0      	b.n	800bc8c <_dtoa_r+0xad4>
 800bcaa:	f1bb 0f00 	cmp.w	fp, #0
 800bcae:	bfcc      	ite	gt
 800bcb0:	465e      	movgt	r6, fp
 800bcb2:	2601      	movle	r6, #1
 800bcb4:	4456      	add	r6, sl
 800bcb6:	2700      	movs	r7, #0
 800bcb8:	9902      	ldr	r1, [sp, #8]
 800bcba:	9300      	str	r3, [sp, #0]
 800bcbc:	2201      	movs	r2, #1
 800bcbe:	4648      	mov	r0, r9
 800bcc0:	f000 fb9a 	bl	800c3f8 <__lshift>
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	9002      	str	r0, [sp, #8]
 800bcc8:	f000 fc02 	bl	800c4d0 <__mcmp>
 800bccc:	2800      	cmp	r0, #0
 800bcce:	dcb4      	bgt.n	800bc3a <_dtoa_r+0xa82>
 800bcd0:	d102      	bne.n	800bcd8 <_dtoa_r+0xb20>
 800bcd2:	9b00      	ldr	r3, [sp, #0]
 800bcd4:	07db      	lsls	r3, r3, #31
 800bcd6:	d4b0      	bmi.n	800bc3a <_dtoa_r+0xa82>
 800bcd8:	4633      	mov	r3, r6
 800bcda:	461e      	mov	r6, r3
 800bcdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bce0:	2a30      	cmp	r2, #48	@ 0x30
 800bce2:	d0fa      	beq.n	800bcda <_dtoa_r+0xb22>
 800bce4:	e4b5      	b.n	800b652 <_dtoa_r+0x49a>
 800bce6:	459a      	cmp	sl, r3
 800bce8:	d1a8      	bne.n	800bc3c <_dtoa_r+0xa84>
 800bcea:	2331      	movs	r3, #49	@ 0x31
 800bcec:	f108 0801 	add.w	r8, r8, #1
 800bcf0:	f88a 3000 	strb.w	r3, [sl]
 800bcf4:	e4ad      	b.n	800b652 <_dtoa_r+0x49a>
 800bcf6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bcf8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bd54 <_dtoa_r+0xb9c>
 800bcfc:	b11b      	cbz	r3, 800bd06 <_dtoa_r+0xb4e>
 800bcfe:	f10a 0308 	add.w	r3, sl, #8
 800bd02:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bd04:	6013      	str	r3, [r2, #0]
 800bd06:	4650      	mov	r0, sl
 800bd08:	b017      	add	sp, #92	@ 0x5c
 800bd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd0e:	9b07      	ldr	r3, [sp, #28]
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	f77f ae2e 	ble.w	800b972 <_dtoa_r+0x7ba>
 800bd16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd18:	9308      	str	r3, [sp, #32]
 800bd1a:	2001      	movs	r0, #1
 800bd1c:	e64d      	b.n	800b9ba <_dtoa_r+0x802>
 800bd1e:	f1bb 0f00 	cmp.w	fp, #0
 800bd22:	f77f aed9 	ble.w	800bad8 <_dtoa_r+0x920>
 800bd26:	4656      	mov	r6, sl
 800bd28:	9802      	ldr	r0, [sp, #8]
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	f7ff f9bc 	bl	800b0a8 <quorem>
 800bd30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bd34:	f806 3b01 	strb.w	r3, [r6], #1
 800bd38:	eba6 020a 	sub.w	r2, r6, sl
 800bd3c:	4593      	cmp	fp, r2
 800bd3e:	ddb4      	ble.n	800bcaa <_dtoa_r+0xaf2>
 800bd40:	9902      	ldr	r1, [sp, #8]
 800bd42:	2300      	movs	r3, #0
 800bd44:	220a      	movs	r2, #10
 800bd46:	4648      	mov	r0, r9
 800bd48:	f000 f968 	bl	800c01c <__multadd>
 800bd4c:	9002      	str	r0, [sp, #8]
 800bd4e:	e7eb      	b.n	800bd28 <_dtoa_r+0xb70>
 800bd50:	0800ef19 	.word	0x0800ef19
 800bd54:	0800ee9d 	.word	0x0800ee9d

0800bd58 <_free_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	4605      	mov	r5, r0
 800bd5c:	2900      	cmp	r1, #0
 800bd5e:	d041      	beq.n	800bde4 <_free_r+0x8c>
 800bd60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd64:	1f0c      	subs	r4, r1, #4
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	bfb8      	it	lt
 800bd6a:	18e4      	addlt	r4, r4, r3
 800bd6c:	f000 f8e8 	bl	800bf40 <__malloc_lock>
 800bd70:	4a1d      	ldr	r2, [pc, #116]	@ (800bde8 <_free_r+0x90>)
 800bd72:	6813      	ldr	r3, [r2, #0]
 800bd74:	b933      	cbnz	r3, 800bd84 <_free_r+0x2c>
 800bd76:	6063      	str	r3, [r4, #4]
 800bd78:	6014      	str	r4, [r2, #0]
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd80:	f000 b8e4 	b.w	800bf4c <__malloc_unlock>
 800bd84:	42a3      	cmp	r3, r4
 800bd86:	d908      	bls.n	800bd9a <_free_r+0x42>
 800bd88:	6820      	ldr	r0, [r4, #0]
 800bd8a:	1821      	adds	r1, r4, r0
 800bd8c:	428b      	cmp	r3, r1
 800bd8e:	bf01      	itttt	eq
 800bd90:	6819      	ldreq	r1, [r3, #0]
 800bd92:	685b      	ldreq	r3, [r3, #4]
 800bd94:	1809      	addeq	r1, r1, r0
 800bd96:	6021      	streq	r1, [r4, #0]
 800bd98:	e7ed      	b.n	800bd76 <_free_r+0x1e>
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	685b      	ldr	r3, [r3, #4]
 800bd9e:	b10b      	cbz	r3, 800bda4 <_free_r+0x4c>
 800bda0:	42a3      	cmp	r3, r4
 800bda2:	d9fa      	bls.n	800bd9a <_free_r+0x42>
 800bda4:	6811      	ldr	r1, [r2, #0]
 800bda6:	1850      	adds	r0, r2, r1
 800bda8:	42a0      	cmp	r0, r4
 800bdaa:	d10b      	bne.n	800bdc4 <_free_r+0x6c>
 800bdac:	6820      	ldr	r0, [r4, #0]
 800bdae:	4401      	add	r1, r0
 800bdb0:	1850      	adds	r0, r2, r1
 800bdb2:	4283      	cmp	r3, r0
 800bdb4:	6011      	str	r1, [r2, #0]
 800bdb6:	d1e0      	bne.n	800bd7a <_free_r+0x22>
 800bdb8:	6818      	ldr	r0, [r3, #0]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	6053      	str	r3, [r2, #4]
 800bdbe:	4408      	add	r0, r1
 800bdc0:	6010      	str	r0, [r2, #0]
 800bdc2:	e7da      	b.n	800bd7a <_free_r+0x22>
 800bdc4:	d902      	bls.n	800bdcc <_free_r+0x74>
 800bdc6:	230c      	movs	r3, #12
 800bdc8:	602b      	str	r3, [r5, #0]
 800bdca:	e7d6      	b.n	800bd7a <_free_r+0x22>
 800bdcc:	6820      	ldr	r0, [r4, #0]
 800bdce:	1821      	adds	r1, r4, r0
 800bdd0:	428b      	cmp	r3, r1
 800bdd2:	bf04      	itt	eq
 800bdd4:	6819      	ldreq	r1, [r3, #0]
 800bdd6:	685b      	ldreq	r3, [r3, #4]
 800bdd8:	6063      	str	r3, [r4, #4]
 800bdda:	bf04      	itt	eq
 800bddc:	1809      	addeq	r1, r1, r0
 800bdde:	6021      	streq	r1, [r4, #0]
 800bde0:	6054      	str	r4, [r2, #4]
 800bde2:	e7ca      	b.n	800bd7a <_free_r+0x22>
 800bde4:	bd38      	pop	{r3, r4, r5, pc}
 800bde6:	bf00      	nop
 800bde8:	2000a350 	.word	0x2000a350

0800bdec <malloc>:
 800bdec:	4b02      	ldr	r3, [pc, #8]	@ (800bdf8 <malloc+0xc>)
 800bdee:	4601      	mov	r1, r0
 800bdf0:	6818      	ldr	r0, [r3, #0]
 800bdf2:	f000 b825 	b.w	800be40 <_malloc_r>
 800bdf6:	bf00      	nop
 800bdf8:	20000030 	.word	0x20000030

0800bdfc <sbrk_aligned>:
 800bdfc:	b570      	push	{r4, r5, r6, lr}
 800bdfe:	4e0f      	ldr	r6, [pc, #60]	@ (800be3c <sbrk_aligned+0x40>)
 800be00:	460c      	mov	r4, r1
 800be02:	6831      	ldr	r1, [r6, #0]
 800be04:	4605      	mov	r5, r0
 800be06:	b911      	cbnz	r1, 800be0e <sbrk_aligned+0x12>
 800be08:	f001 ffca 	bl	800dda0 <_sbrk_r>
 800be0c:	6030      	str	r0, [r6, #0]
 800be0e:	4621      	mov	r1, r4
 800be10:	4628      	mov	r0, r5
 800be12:	f001 ffc5 	bl	800dda0 <_sbrk_r>
 800be16:	1c43      	adds	r3, r0, #1
 800be18:	d103      	bne.n	800be22 <sbrk_aligned+0x26>
 800be1a:	f04f 34ff 	mov.w	r4, #4294967295
 800be1e:	4620      	mov	r0, r4
 800be20:	bd70      	pop	{r4, r5, r6, pc}
 800be22:	1cc4      	adds	r4, r0, #3
 800be24:	f024 0403 	bic.w	r4, r4, #3
 800be28:	42a0      	cmp	r0, r4
 800be2a:	d0f8      	beq.n	800be1e <sbrk_aligned+0x22>
 800be2c:	1a21      	subs	r1, r4, r0
 800be2e:	4628      	mov	r0, r5
 800be30:	f001 ffb6 	bl	800dda0 <_sbrk_r>
 800be34:	3001      	adds	r0, #1
 800be36:	d1f2      	bne.n	800be1e <sbrk_aligned+0x22>
 800be38:	e7ef      	b.n	800be1a <sbrk_aligned+0x1e>
 800be3a:	bf00      	nop
 800be3c:	2000a34c 	.word	0x2000a34c

0800be40 <_malloc_r>:
 800be40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be44:	1ccd      	adds	r5, r1, #3
 800be46:	f025 0503 	bic.w	r5, r5, #3
 800be4a:	3508      	adds	r5, #8
 800be4c:	2d0c      	cmp	r5, #12
 800be4e:	bf38      	it	cc
 800be50:	250c      	movcc	r5, #12
 800be52:	2d00      	cmp	r5, #0
 800be54:	4606      	mov	r6, r0
 800be56:	db01      	blt.n	800be5c <_malloc_r+0x1c>
 800be58:	42a9      	cmp	r1, r5
 800be5a:	d904      	bls.n	800be66 <_malloc_r+0x26>
 800be5c:	230c      	movs	r3, #12
 800be5e:	6033      	str	r3, [r6, #0]
 800be60:	2000      	movs	r0, #0
 800be62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf3c <_malloc_r+0xfc>
 800be6a:	f000 f869 	bl	800bf40 <__malloc_lock>
 800be6e:	f8d8 3000 	ldr.w	r3, [r8]
 800be72:	461c      	mov	r4, r3
 800be74:	bb44      	cbnz	r4, 800bec8 <_malloc_r+0x88>
 800be76:	4629      	mov	r1, r5
 800be78:	4630      	mov	r0, r6
 800be7a:	f7ff ffbf 	bl	800bdfc <sbrk_aligned>
 800be7e:	1c43      	adds	r3, r0, #1
 800be80:	4604      	mov	r4, r0
 800be82:	d158      	bne.n	800bf36 <_malloc_r+0xf6>
 800be84:	f8d8 4000 	ldr.w	r4, [r8]
 800be88:	4627      	mov	r7, r4
 800be8a:	2f00      	cmp	r7, #0
 800be8c:	d143      	bne.n	800bf16 <_malloc_r+0xd6>
 800be8e:	2c00      	cmp	r4, #0
 800be90:	d04b      	beq.n	800bf2a <_malloc_r+0xea>
 800be92:	6823      	ldr	r3, [r4, #0]
 800be94:	4639      	mov	r1, r7
 800be96:	4630      	mov	r0, r6
 800be98:	eb04 0903 	add.w	r9, r4, r3
 800be9c:	f001 ff80 	bl	800dda0 <_sbrk_r>
 800bea0:	4581      	cmp	r9, r0
 800bea2:	d142      	bne.n	800bf2a <_malloc_r+0xea>
 800bea4:	6821      	ldr	r1, [r4, #0]
 800bea6:	1a6d      	subs	r5, r5, r1
 800bea8:	4629      	mov	r1, r5
 800beaa:	4630      	mov	r0, r6
 800beac:	f7ff ffa6 	bl	800bdfc <sbrk_aligned>
 800beb0:	3001      	adds	r0, #1
 800beb2:	d03a      	beq.n	800bf2a <_malloc_r+0xea>
 800beb4:	6823      	ldr	r3, [r4, #0]
 800beb6:	442b      	add	r3, r5
 800beb8:	6023      	str	r3, [r4, #0]
 800beba:	f8d8 3000 	ldr.w	r3, [r8]
 800bebe:	685a      	ldr	r2, [r3, #4]
 800bec0:	bb62      	cbnz	r2, 800bf1c <_malloc_r+0xdc>
 800bec2:	f8c8 7000 	str.w	r7, [r8]
 800bec6:	e00f      	b.n	800bee8 <_malloc_r+0xa8>
 800bec8:	6822      	ldr	r2, [r4, #0]
 800beca:	1b52      	subs	r2, r2, r5
 800becc:	d420      	bmi.n	800bf10 <_malloc_r+0xd0>
 800bece:	2a0b      	cmp	r2, #11
 800bed0:	d917      	bls.n	800bf02 <_malloc_r+0xc2>
 800bed2:	1961      	adds	r1, r4, r5
 800bed4:	42a3      	cmp	r3, r4
 800bed6:	6025      	str	r5, [r4, #0]
 800bed8:	bf18      	it	ne
 800beda:	6059      	strne	r1, [r3, #4]
 800bedc:	6863      	ldr	r3, [r4, #4]
 800bede:	bf08      	it	eq
 800bee0:	f8c8 1000 	streq.w	r1, [r8]
 800bee4:	5162      	str	r2, [r4, r5]
 800bee6:	604b      	str	r3, [r1, #4]
 800bee8:	4630      	mov	r0, r6
 800beea:	f000 f82f 	bl	800bf4c <__malloc_unlock>
 800beee:	f104 000b 	add.w	r0, r4, #11
 800bef2:	1d23      	adds	r3, r4, #4
 800bef4:	f020 0007 	bic.w	r0, r0, #7
 800bef8:	1ac2      	subs	r2, r0, r3
 800befa:	bf1c      	itt	ne
 800befc:	1a1b      	subne	r3, r3, r0
 800befe:	50a3      	strne	r3, [r4, r2]
 800bf00:	e7af      	b.n	800be62 <_malloc_r+0x22>
 800bf02:	6862      	ldr	r2, [r4, #4]
 800bf04:	42a3      	cmp	r3, r4
 800bf06:	bf0c      	ite	eq
 800bf08:	f8c8 2000 	streq.w	r2, [r8]
 800bf0c:	605a      	strne	r2, [r3, #4]
 800bf0e:	e7eb      	b.n	800bee8 <_malloc_r+0xa8>
 800bf10:	4623      	mov	r3, r4
 800bf12:	6864      	ldr	r4, [r4, #4]
 800bf14:	e7ae      	b.n	800be74 <_malloc_r+0x34>
 800bf16:	463c      	mov	r4, r7
 800bf18:	687f      	ldr	r7, [r7, #4]
 800bf1a:	e7b6      	b.n	800be8a <_malloc_r+0x4a>
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	42a3      	cmp	r3, r4
 800bf22:	d1fb      	bne.n	800bf1c <_malloc_r+0xdc>
 800bf24:	2300      	movs	r3, #0
 800bf26:	6053      	str	r3, [r2, #4]
 800bf28:	e7de      	b.n	800bee8 <_malloc_r+0xa8>
 800bf2a:	230c      	movs	r3, #12
 800bf2c:	6033      	str	r3, [r6, #0]
 800bf2e:	4630      	mov	r0, r6
 800bf30:	f000 f80c 	bl	800bf4c <__malloc_unlock>
 800bf34:	e794      	b.n	800be60 <_malloc_r+0x20>
 800bf36:	6005      	str	r5, [r0, #0]
 800bf38:	e7d6      	b.n	800bee8 <_malloc_r+0xa8>
 800bf3a:	bf00      	nop
 800bf3c:	2000a350 	.word	0x2000a350

0800bf40 <__malloc_lock>:
 800bf40:	4801      	ldr	r0, [pc, #4]	@ (800bf48 <__malloc_lock+0x8>)
 800bf42:	f7ff b89a 	b.w	800b07a <__retarget_lock_acquire_recursive>
 800bf46:	bf00      	nop
 800bf48:	2000a348 	.word	0x2000a348

0800bf4c <__malloc_unlock>:
 800bf4c:	4801      	ldr	r0, [pc, #4]	@ (800bf54 <__malloc_unlock+0x8>)
 800bf4e:	f7ff b895 	b.w	800b07c <__retarget_lock_release_recursive>
 800bf52:	bf00      	nop
 800bf54:	2000a348 	.word	0x2000a348

0800bf58 <_Balloc>:
 800bf58:	b570      	push	{r4, r5, r6, lr}
 800bf5a:	69c6      	ldr	r6, [r0, #28]
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	460d      	mov	r5, r1
 800bf60:	b976      	cbnz	r6, 800bf80 <_Balloc+0x28>
 800bf62:	2010      	movs	r0, #16
 800bf64:	f7ff ff42 	bl	800bdec <malloc>
 800bf68:	4602      	mov	r2, r0
 800bf6a:	61e0      	str	r0, [r4, #28]
 800bf6c:	b920      	cbnz	r0, 800bf78 <_Balloc+0x20>
 800bf6e:	4b18      	ldr	r3, [pc, #96]	@ (800bfd0 <_Balloc+0x78>)
 800bf70:	4818      	ldr	r0, [pc, #96]	@ (800bfd4 <_Balloc+0x7c>)
 800bf72:	216b      	movs	r1, #107	@ 0x6b
 800bf74:	f001 ff2c 	bl	800ddd0 <__assert_func>
 800bf78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf7c:	6006      	str	r6, [r0, #0]
 800bf7e:	60c6      	str	r6, [r0, #12]
 800bf80:	69e6      	ldr	r6, [r4, #28]
 800bf82:	68f3      	ldr	r3, [r6, #12]
 800bf84:	b183      	cbz	r3, 800bfa8 <_Balloc+0x50>
 800bf86:	69e3      	ldr	r3, [r4, #28]
 800bf88:	68db      	ldr	r3, [r3, #12]
 800bf8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf8e:	b9b8      	cbnz	r0, 800bfc0 <_Balloc+0x68>
 800bf90:	2101      	movs	r1, #1
 800bf92:	fa01 f605 	lsl.w	r6, r1, r5
 800bf96:	1d72      	adds	r2, r6, #5
 800bf98:	0092      	lsls	r2, r2, #2
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f001 ff36 	bl	800de0c <_calloc_r>
 800bfa0:	b160      	cbz	r0, 800bfbc <_Balloc+0x64>
 800bfa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfa6:	e00e      	b.n	800bfc6 <_Balloc+0x6e>
 800bfa8:	2221      	movs	r2, #33	@ 0x21
 800bfaa:	2104      	movs	r1, #4
 800bfac:	4620      	mov	r0, r4
 800bfae:	f001 ff2d 	bl	800de0c <_calloc_r>
 800bfb2:	69e3      	ldr	r3, [r4, #28]
 800bfb4:	60f0      	str	r0, [r6, #12]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d1e4      	bne.n	800bf86 <_Balloc+0x2e>
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	bd70      	pop	{r4, r5, r6, pc}
 800bfc0:	6802      	ldr	r2, [r0, #0]
 800bfc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfcc:	e7f7      	b.n	800bfbe <_Balloc+0x66>
 800bfce:	bf00      	nop
 800bfd0:	0800eeaa 	.word	0x0800eeaa
 800bfd4:	0800ef2a 	.word	0x0800ef2a

0800bfd8 <_Bfree>:
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	69c6      	ldr	r6, [r0, #28]
 800bfdc:	4605      	mov	r5, r0
 800bfde:	460c      	mov	r4, r1
 800bfe0:	b976      	cbnz	r6, 800c000 <_Bfree+0x28>
 800bfe2:	2010      	movs	r0, #16
 800bfe4:	f7ff ff02 	bl	800bdec <malloc>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	61e8      	str	r0, [r5, #28]
 800bfec:	b920      	cbnz	r0, 800bff8 <_Bfree+0x20>
 800bfee:	4b09      	ldr	r3, [pc, #36]	@ (800c014 <_Bfree+0x3c>)
 800bff0:	4809      	ldr	r0, [pc, #36]	@ (800c018 <_Bfree+0x40>)
 800bff2:	218f      	movs	r1, #143	@ 0x8f
 800bff4:	f001 feec 	bl	800ddd0 <__assert_func>
 800bff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bffc:	6006      	str	r6, [r0, #0]
 800bffe:	60c6      	str	r6, [r0, #12]
 800c000:	b13c      	cbz	r4, 800c012 <_Bfree+0x3a>
 800c002:	69eb      	ldr	r3, [r5, #28]
 800c004:	6862      	ldr	r2, [r4, #4]
 800c006:	68db      	ldr	r3, [r3, #12]
 800c008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c00c:	6021      	str	r1, [r4, #0]
 800c00e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c012:	bd70      	pop	{r4, r5, r6, pc}
 800c014:	0800eeaa 	.word	0x0800eeaa
 800c018:	0800ef2a 	.word	0x0800ef2a

0800c01c <__multadd>:
 800c01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c020:	690d      	ldr	r5, [r1, #16]
 800c022:	4607      	mov	r7, r0
 800c024:	460c      	mov	r4, r1
 800c026:	461e      	mov	r6, r3
 800c028:	f101 0c14 	add.w	ip, r1, #20
 800c02c:	2000      	movs	r0, #0
 800c02e:	f8dc 3000 	ldr.w	r3, [ip]
 800c032:	b299      	uxth	r1, r3
 800c034:	fb02 6101 	mla	r1, r2, r1, r6
 800c038:	0c1e      	lsrs	r6, r3, #16
 800c03a:	0c0b      	lsrs	r3, r1, #16
 800c03c:	fb02 3306 	mla	r3, r2, r6, r3
 800c040:	b289      	uxth	r1, r1
 800c042:	3001      	adds	r0, #1
 800c044:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c048:	4285      	cmp	r5, r0
 800c04a:	f84c 1b04 	str.w	r1, [ip], #4
 800c04e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c052:	dcec      	bgt.n	800c02e <__multadd+0x12>
 800c054:	b30e      	cbz	r6, 800c09a <__multadd+0x7e>
 800c056:	68a3      	ldr	r3, [r4, #8]
 800c058:	42ab      	cmp	r3, r5
 800c05a:	dc19      	bgt.n	800c090 <__multadd+0x74>
 800c05c:	6861      	ldr	r1, [r4, #4]
 800c05e:	4638      	mov	r0, r7
 800c060:	3101      	adds	r1, #1
 800c062:	f7ff ff79 	bl	800bf58 <_Balloc>
 800c066:	4680      	mov	r8, r0
 800c068:	b928      	cbnz	r0, 800c076 <__multadd+0x5a>
 800c06a:	4602      	mov	r2, r0
 800c06c:	4b0c      	ldr	r3, [pc, #48]	@ (800c0a0 <__multadd+0x84>)
 800c06e:	480d      	ldr	r0, [pc, #52]	@ (800c0a4 <__multadd+0x88>)
 800c070:	21ba      	movs	r1, #186	@ 0xba
 800c072:	f001 fead 	bl	800ddd0 <__assert_func>
 800c076:	6922      	ldr	r2, [r4, #16]
 800c078:	3202      	adds	r2, #2
 800c07a:	f104 010c 	add.w	r1, r4, #12
 800c07e:	0092      	lsls	r2, r2, #2
 800c080:	300c      	adds	r0, #12
 800c082:	f7fe fffc 	bl	800b07e <memcpy>
 800c086:	4621      	mov	r1, r4
 800c088:	4638      	mov	r0, r7
 800c08a:	f7ff ffa5 	bl	800bfd8 <_Bfree>
 800c08e:	4644      	mov	r4, r8
 800c090:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c094:	3501      	adds	r5, #1
 800c096:	615e      	str	r6, [r3, #20]
 800c098:	6125      	str	r5, [r4, #16]
 800c09a:	4620      	mov	r0, r4
 800c09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0a0:	0800ef19 	.word	0x0800ef19
 800c0a4:	0800ef2a 	.word	0x0800ef2a

0800c0a8 <__s2b>:
 800c0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0ac:	460c      	mov	r4, r1
 800c0ae:	4615      	mov	r5, r2
 800c0b0:	461f      	mov	r7, r3
 800c0b2:	2209      	movs	r2, #9
 800c0b4:	3308      	adds	r3, #8
 800c0b6:	4606      	mov	r6, r0
 800c0b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0bc:	2100      	movs	r1, #0
 800c0be:	2201      	movs	r2, #1
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	db09      	blt.n	800c0d8 <__s2b+0x30>
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	f7ff ff47 	bl	800bf58 <_Balloc>
 800c0ca:	b940      	cbnz	r0, 800c0de <__s2b+0x36>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	4b19      	ldr	r3, [pc, #100]	@ (800c134 <__s2b+0x8c>)
 800c0d0:	4819      	ldr	r0, [pc, #100]	@ (800c138 <__s2b+0x90>)
 800c0d2:	21d3      	movs	r1, #211	@ 0xd3
 800c0d4:	f001 fe7c 	bl	800ddd0 <__assert_func>
 800c0d8:	0052      	lsls	r2, r2, #1
 800c0da:	3101      	adds	r1, #1
 800c0dc:	e7f0      	b.n	800c0c0 <__s2b+0x18>
 800c0de:	9b08      	ldr	r3, [sp, #32]
 800c0e0:	6143      	str	r3, [r0, #20]
 800c0e2:	2d09      	cmp	r5, #9
 800c0e4:	f04f 0301 	mov.w	r3, #1
 800c0e8:	6103      	str	r3, [r0, #16]
 800c0ea:	dd16      	ble.n	800c11a <__s2b+0x72>
 800c0ec:	f104 0909 	add.w	r9, r4, #9
 800c0f0:	46c8      	mov	r8, r9
 800c0f2:	442c      	add	r4, r5
 800c0f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c0f8:	4601      	mov	r1, r0
 800c0fa:	3b30      	subs	r3, #48	@ 0x30
 800c0fc:	220a      	movs	r2, #10
 800c0fe:	4630      	mov	r0, r6
 800c100:	f7ff ff8c 	bl	800c01c <__multadd>
 800c104:	45a0      	cmp	r8, r4
 800c106:	d1f5      	bne.n	800c0f4 <__s2b+0x4c>
 800c108:	f1a5 0408 	sub.w	r4, r5, #8
 800c10c:	444c      	add	r4, r9
 800c10e:	1b2d      	subs	r5, r5, r4
 800c110:	1963      	adds	r3, r4, r5
 800c112:	42bb      	cmp	r3, r7
 800c114:	db04      	blt.n	800c120 <__s2b+0x78>
 800c116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c11a:	340a      	adds	r4, #10
 800c11c:	2509      	movs	r5, #9
 800c11e:	e7f6      	b.n	800c10e <__s2b+0x66>
 800c120:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c124:	4601      	mov	r1, r0
 800c126:	3b30      	subs	r3, #48	@ 0x30
 800c128:	220a      	movs	r2, #10
 800c12a:	4630      	mov	r0, r6
 800c12c:	f7ff ff76 	bl	800c01c <__multadd>
 800c130:	e7ee      	b.n	800c110 <__s2b+0x68>
 800c132:	bf00      	nop
 800c134:	0800ef19 	.word	0x0800ef19
 800c138:	0800ef2a 	.word	0x0800ef2a

0800c13c <__hi0bits>:
 800c13c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c140:	4603      	mov	r3, r0
 800c142:	bf36      	itet	cc
 800c144:	0403      	lslcc	r3, r0, #16
 800c146:	2000      	movcs	r0, #0
 800c148:	2010      	movcc	r0, #16
 800c14a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c14e:	bf3c      	itt	cc
 800c150:	021b      	lslcc	r3, r3, #8
 800c152:	3008      	addcc	r0, #8
 800c154:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c158:	bf3c      	itt	cc
 800c15a:	011b      	lslcc	r3, r3, #4
 800c15c:	3004      	addcc	r0, #4
 800c15e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c162:	bf3c      	itt	cc
 800c164:	009b      	lslcc	r3, r3, #2
 800c166:	3002      	addcc	r0, #2
 800c168:	2b00      	cmp	r3, #0
 800c16a:	db05      	blt.n	800c178 <__hi0bits+0x3c>
 800c16c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c170:	f100 0001 	add.w	r0, r0, #1
 800c174:	bf08      	it	eq
 800c176:	2020      	moveq	r0, #32
 800c178:	4770      	bx	lr

0800c17a <__lo0bits>:
 800c17a:	6803      	ldr	r3, [r0, #0]
 800c17c:	4602      	mov	r2, r0
 800c17e:	f013 0007 	ands.w	r0, r3, #7
 800c182:	d00b      	beq.n	800c19c <__lo0bits+0x22>
 800c184:	07d9      	lsls	r1, r3, #31
 800c186:	d421      	bmi.n	800c1cc <__lo0bits+0x52>
 800c188:	0798      	lsls	r0, r3, #30
 800c18a:	bf49      	itett	mi
 800c18c:	085b      	lsrmi	r3, r3, #1
 800c18e:	089b      	lsrpl	r3, r3, #2
 800c190:	2001      	movmi	r0, #1
 800c192:	6013      	strmi	r3, [r2, #0]
 800c194:	bf5c      	itt	pl
 800c196:	6013      	strpl	r3, [r2, #0]
 800c198:	2002      	movpl	r0, #2
 800c19a:	4770      	bx	lr
 800c19c:	b299      	uxth	r1, r3
 800c19e:	b909      	cbnz	r1, 800c1a4 <__lo0bits+0x2a>
 800c1a0:	0c1b      	lsrs	r3, r3, #16
 800c1a2:	2010      	movs	r0, #16
 800c1a4:	b2d9      	uxtb	r1, r3
 800c1a6:	b909      	cbnz	r1, 800c1ac <__lo0bits+0x32>
 800c1a8:	3008      	adds	r0, #8
 800c1aa:	0a1b      	lsrs	r3, r3, #8
 800c1ac:	0719      	lsls	r1, r3, #28
 800c1ae:	bf04      	itt	eq
 800c1b0:	091b      	lsreq	r3, r3, #4
 800c1b2:	3004      	addeq	r0, #4
 800c1b4:	0799      	lsls	r1, r3, #30
 800c1b6:	bf04      	itt	eq
 800c1b8:	089b      	lsreq	r3, r3, #2
 800c1ba:	3002      	addeq	r0, #2
 800c1bc:	07d9      	lsls	r1, r3, #31
 800c1be:	d403      	bmi.n	800c1c8 <__lo0bits+0x4e>
 800c1c0:	085b      	lsrs	r3, r3, #1
 800c1c2:	f100 0001 	add.w	r0, r0, #1
 800c1c6:	d003      	beq.n	800c1d0 <__lo0bits+0x56>
 800c1c8:	6013      	str	r3, [r2, #0]
 800c1ca:	4770      	bx	lr
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	4770      	bx	lr
 800c1d0:	2020      	movs	r0, #32
 800c1d2:	4770      	bx	lr

0800c1d4 <__i2b>:
 800c1d4:	b510      	push	{r4, lr}
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	2101      	movs	r1, #1
 800c1da:	f7ff febd 	bl	800bf58 <_Balloc>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	b928      	cbnz	r0, 800c1ee <__i2b+0x1a>
 800c1e2:	4b05      	ldr	r3, [pc, #20]	@ (800c1f8 <__i2b+0x24>)
 800c1e4:	4805      	ldr	r0, [pc, #20]	@ (800c1fc <__i2b+0x28>)
 800c1e6:	f240 1145 	movw	r1, #325	@ 0x145
 800c1ea:	f001 fdf1 	bl	800ddd0 <__assert_func>
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	6144      	str	r4, [r0, #20]
 800c1f2:	6103      	str	r3, [r0, #16]
 800c1f4:	bd10      	pop	{r4, pc}
 800c1f6:	bf00      	nop
 800c1f8:	0800ef19 	.word	0x0800ef19
 800c1fc:	0800ef2a 	.word	0x0800ef2a

0800c200 <__multiply>:
 800c200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c204:	4617      	mov	r7, r2
 800c206:	690a      	ldr	r2, [r1, #16]
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	bfa8      	it	ge
 800c20e:	463b      	movge	r3, r7
 800c210:	4689      	mov	r9, r1
 800c212:	bfa4      	itt	ge
 800c214:	460f      	movge	r7, r1
 800c216:	4699      	movge	r9, r3
 800c218:	693d      	ldr	r5, [r7, #16]
 800c21a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	6879      	ldr	r1, [r7, #4]
 800c222:	eb05 060a 	add.w	r6, r5, sl
 800c226:	42b3      	cmp	r3, r6
 800c228:	b085      	sub	sp, #20
 800c22a:	bfb8      	it	lt
 800c22c:	3101      	addlt	r1, #1
 800c22e:	f7ff fe93 	bl	800bf58 <_Balloc>
 800c232:	b930      	cbnz	r0, 800c242 <__multiply+0x42>
 800c234:	4602      	mov	r2, r0
 800c236:	4b41      	ldr	r3, [pc, #260]	@ (800c33c <__multiply+0x13c>)
 800c238:	4841      	ldr	r0, [pc, #260]	@ (800c340 <__multiply+0x140>)
 800c23a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c23e:	f001 fdc7 	bl	800ddd0 <__assert_func>
 800c242:	f100 0414 	add.w	r4, r0, #20
 800c246:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c24a:	4623      	mov	r3, r4
 800c24c:	2200      	movs	r2, #0
 800c24e:	4573      	cmp	r3, lr
 800c250:	d320      	bcc.n	800c294 <__multiply+0x94>
 800c252:	f107 0814 	add.w	r8, r7, #20
 800c256:	f109 0114 	add.w	r1, r9, #20
 800c25a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c25e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c262:	9302      	str	r3, [sp, #8]
 800c264:	1beb      	subs	r3, r5, r7
 800c266:	3b15      	subs	r3, #21
 800c268:	f023 0303 	bic.w	r3, r3, #3
 800c26c:	3304      	adds	r3, #4
 800c26e:	3715      	adds	r7, #21
 800c270:	42bd      	cmp	r5, r7
 800c272:	bf38      	it	cc
 800c274:	2304      	movcc	r3, #4
 800c276:	9301      	str	r3, [sp, #4]
 800c278:	9b02      	ldr	r3, [sp, #8]
 800c27a:	9103      	str	r1, [sp, #12]
 800c27c:	428b      	cmp	r3, r1
 800c27e:	d80c      	bhi.n	800c29a <__multiply+0x9a>
 800c280:	2e00      	cmp	r6, #0
 800c282:	dd03      	ble.n	800c28c <__multiply+0x8c>
 800c284:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d055      	beq.n	800c338 <__multiply+0x138>
 800c28c:	6106      	str	r6, [r0, #16]
 800c28e:	b005      	add	sp, #20
 800c290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c294:	f843 2b04 	str.w	r2, [r3], #4
 800c298:	e7d9      	b.n	800c24e <__multiply+0x4e>
 800c29a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c29e:	f1ba 0f00 	cmp.w	sl, #0
 800c2a2:	d01f      	beq.n	800c2e4 <__multiply+0xe4>
 800c2a4:	46c4      	mov	ip, r8
 800c2a6:	46a1      	mov	r9, r4
 800c2a8:	2700      	movs	r7, #0
 800c2aa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c2ae:	f8d9 3000 	ldr.w	r3, [r9]
 800c2b2:	fa1f fb82 	uxth.w	fp, r2
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c2bc:	443b      	add	r3, r7
 800c2be:	f8d9 7000 	ldr.w	r7, [r9]
 800c2c2:	0c12      	lsrs	r2, r2, #16
 800c2c4:	0c3f      	lsrs	r7, r7, #16
 800c2c6:	fb0a 7202 	mla	r2, sl, r2, r7
 800c2ca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c2ce:	b29b      	uxth	r3, r3
 800c2d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2d4:	4565      	cmp	r5, ip
 800c2d6:	f849 3b04 	str.w	r3, [r9], #4
 800c2da:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c2de:	d8e4      	bhi.n	800c2aa <__multiply+0xaa>
 800c2e0:	9b01      	ldr	r3, [sp, #4]
 800c2e2:	50e7      	str	r7, [r4, r3]
 800c2e4:	9b03      	ldr	r3, [sp, #12]
 800c2e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c2ea:	3104      	adds	r1, #4
 800c2ec:	f1b9 0f00 	cmp.w	r9, #0
 800c2f0:	d020      	beq.n	800c334 <__multiply+0x134>
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	4647      	mov	r7, r8
 800c2f6:	46a4      	mov	ip, r4
 800c2f8:	f04f 0a00 	mov.w	sl, #0
 800c2fc:	f8b7 b000 	ldrh.w	fp, [r7]
 800c300:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c304:	fb09 220b 	mla	r2, r9, fp, r2
 800c308:	4452      	add	r2, sl
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c310:	f84c 3b04 	str.w	r3, [ip], #4
 800c314:	f857 3b04 	ldr.w	r3, [r7], #4
 800c318:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c31c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c320:	fb09 330a 	mla	r3, r9, sl, r3
 800c324:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c328:	42bd      	cmp	r5, r7
 800c32a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c32e:	d8e5      	bhi.n	800c2fc <__multiply+0xfc>
 800c330:	9a01      	ldr	r2, [sp, #4]
 800c332:	50a3      	str	r3, [r4, r2]
 800c334:	3404      	adds	r4, #4
 800c336:	e79f      	b.n	800c278 <__multiply+0x78>
 800c338:	3e01      	subs	r6, #1
 800c33a:	e7a1      	b.n	800c280 <__multiply+0x80>
 800c33c:	0800ef19 	.word	0x0800ef19
 800c340:	0800ef2a 	.word	0x0800ef2a

0800c344 <__pow5mult>:
 800c344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c348:	4615      	mov	r5, r2
 800c34a:	f012 0203 	ands.w	r2, r2, #3
 800c34e:	4607      	mov	r7, r0
 800c350:	460e      	mov	r6, r1
 800c352:	d007      	beq.n	800c364 <__pow5mult+0x20>
 800c354:	4c25      	ldr	r4, [pc, #148]	@ (800c3ec <__pow5mult+0xa8>)
 800c356:	3a01      	subs	r2, #1
 800c358:	2300      	movs	r3, #0
 800c35a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c35e:	f7ff fe5d 	bl	800c01c <__multadd>
 800c362:	4606      	mov	r6, r0
 800c364:	10ad      	asrs	r5, r5, #2
 800c366:	d03d      	beq.n	800c3e4 <__pow5mult+0xa0>
 800c368:	69fc      	ldr	r4, [r7, #28]
 800c36a:	b97c      	cbnz	r4, 800c38c <__pow5mult+0x48>
 800c36c:	2010      	movs	r0, #16
 800c36e:	f7ff fd3d 	bl	800bdec <malloc>
 800c372:	4602      	mov	r2, r0
 800c374:	61f8      	str	r0, [r7, #28]
 800c376:	b928      	cbnz	r0, 800c384 <__pow5mult+0x40>
 800c378:	4b1d      	ldr	r3, [pc, #116]	@ (800c3f0 <__pow5mult+0xac>)
 800c37a:	481e      	ldr	r0, [pc, #120]	@ (800c3f4 <__pow5mult+0xb0>)
 800c37c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c380:	f001 fd26 	bl	800ddd0 <__assert_func>
 800c384:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c388:	6004      	str	r4, [r0, #0]
 800c38a:	60c4      	str	r4, [r0, #12]
 800c38c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c390:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c394:	b94c      	cbnz	r4, 800c3aa <__pow5mult+0x66>
 800c396:	f240 2171 	movw	r1, #625	@ 0x271
 800c39a:	4638      	mov	r0, r7
 800c39c:	f7ff ff1a 	bl	800c1d4 <__i2b>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	6003      	str	r3, [r0, #0]
 800c3aa:	f04f 0900 	mov.w	r9, #0
 800c3ae:	07eb      	lsls	r3, r5, #31
 800c3b0:	d50a      	bpl.n	800c3c8 <__pow5mult+0x84>
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	4622      	mov	r2, r4
 800c3b6:	4638      	mov	r0, r7
 800c3b8:	f7ff ff22 	bl	800c200 <__multiply>
 800c3bc:	4631      	mov	r1, r6
 800c3be:	4680      	mov	r8, r0
 800c3c0:	4638      	mov	r0, r7
 800c3c2:	f7ff fe09 	bl	800bfd8 <_Bfree>
 800c3c6:	4646      	mov	r6, r8
 800c3c8:	106d      	asrs	r5, r5, #1
 800c3ca:	d00b      	beq.n	800c3e4 <__pow5mult+0xa0>
 800c3cc:	6820      	ldr	r0, [r4, #0]
 800c3ce:	b938      	cbnz	r0, 800c3e0 <__pow5mult+0x9c>
 800c3d0:	4622      	mov	r2, r4
 800c3d2:	4621      	mov	r1, r4
 800c3d4:	4638      	mov	r0, r7
 800c3d6:	f7ff ff13 	bl	800c200 <__multiply>
 800c3da:	6020      	str	r0, [r4, #0]
 800c3dc:	f8c0 9000 	str.w	r9, [r0]
 800c3e0:	4604      	mov	r4, r0
 800c3e2:	e7e4      	b.n	800c3ae <__pow5mult+0x6a>
 800c3e4:	4630      	mov	r0, r6
 800c3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ea:	bf00      	nop
 800c3ec:	0800f03c 	.word	0x0800f03c
 800c3f0:	0800eeaa 	.word	0x0800eeaa
 800c3f4:	0800ef2a 	.word	0x0800ef2a

0800c3f8 <__lshift>:
 800c3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	6849      	ldr	r1, [r1, #4]
 800c400:	6923      	ldr	r3, [r4, #16]
 800c402:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c406:	68a3      	ldr	r3, [r4, #8]
 800c408:	4607      	mov	r7, r0
 800c40a:	4691      	mov	r9, r2
 800c40c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c410:	f108 0601 	add.w	r6, r8, #1
 800c414:	42b3      	cmp	r3, r6
 800c416:	db0b      	blt.n	800c430 <__lshift+0x38>
 800c418:	4638      	mov	r0, r7
 800c41a:	f7ff fd9d 	bl	800bf58 <_Balloc>
 800c41e:	4605      	mov	r5, r0
 800c420:	b948      	cbnz	r0, 800c436 <__lshift+0x3e>
 800c422:	4602      	mov	r2, r0
 800c424:	4b28      	ldr	r3, [pc, #160]	@ (800c4c8 <__lshift+0xd0>)
 800c426:	4829      	ldr	r0, [pc, #164]	@ (800c4cc <__lshift+0xd4>)
 800c428:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c42c:	f001 fcd0 	bl	800ddd0 <__assert_func>
 800c430:	3101      	adds	r1, #1
 800c432:	005b      	lsls	r3, r3, #1
 800c434:	e7ee      	b.n	800c414 <__lshift+0x1c>
 800c436:	2300      	movs	r3, #0
 800c438:	f100 0114 	add.w	r1, r0, #20
 800c43c:	f100 0210 	add.w	r2, r0, #16
 800c440:	4618      	mov	r0, r3
 800c442:	4553      	cmp	r3, sl
 800c444:	db33      	blt.n	800c4ae <__lshift+0xb6>
 800c446:	6920      	ldr	r0, [r4, #16]
 800c448:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c44c:	f104 0314 	add.w	r3, r4, #20
 800c450:	f019 091f 	ands.w	r9, r9, #31
 800c454:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c458:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c45c:	d02b      	beq.n	800c4b6 <__lshift+0xbe>
 800c45e:	f1c9 0e20 	rsb	lr, r9, #32
 800c462:	468a      	mov	sl, r1
 800c464:	2200      	movs	r2, #0
 800c466:	6818      	ldr	r0, [r3, #0]
 800c468:	fa00 f009 	lsl.w	r0, r0, r9
 800c46c:	4310      	orrs	r0, r2
 800c46e:	f84a 0b04 	str.w	r0, [sl], #4
 800c472:	f853 2b04 	ldr.w	r2, [r3], #4
 800c476:	459c      	cmp	ip, r3
 800c478:	fa22 f20e 	lsr.w	r2, r2, lr
 800c47c:	d8f3      	bhi.n	800c466 <__lshift+0x6e>
 800c47e:	ebac 0304 	sub.w	r3, ip, r4
 800c482:	3b15      	subs	r3, #21
 800c484:	f023 0303 	bic.w	r3, r3, #3
 800c488:	3304      	adds	r3, #4
 800c48a:	f104 0015 	add.w	r0, r4, #21
 800c48e:	4560      	cmp	r0, ip
 800c490:	bf88      	it	hi
 800c492:	2304      	movhi	r3, #4
 800c494:	50ca      	str	r2, [r1, r3]
 800c496:	b10a      	cbz	r2, 800c49c <__lshift+0xa4>
 800c498:	f108 0602 	add.w	r6, r8, #2
 800c49c:	3e01      	subs	r6, #1
 800c49e:	4638      	mov	r0, r7
 800c4a0:	612e      	str	r6, [r5, #16]
 800c4a2:	4621      	mov	r1, r4
 800c4a4:	f7ff fd98 	bl	800bfd8 <_Bfree>
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	e7c5      	b.n	800c442 <__lshift+0x4a>
 800c4b6:	3904      	subs	r1, #4
 800c4b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c4c0:	459c      	cmp	ip, r3
 800c4c2:	d8f9      	bhi.n	800c4b8 <__lshift+0xc0>
 800c4c4:	e7ea      	b.n	800c49c <__lshift+0xa4>
 800c4c6:	bf00      	nop
 800c4c8:	0800ef19 	.word	0x0800ef19
 800c4cc:	0800ef2a 	.word	0x0800ef2a

0800c4d0 <__mcmp>:
 800c4d0:	690a      	ldr	r2, [r1, #16]
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	6900      	ldr	r0, [r0, #16]
 800c4d6:	1a80      	subs	r0, r0, r2
 800c4d8:	b530      	push	{r4, r5, lr}
 800c4da:	d10e      	bne.n	800c4fa <__mcmp+0x2a>
 800c4dc:	3314      	adds	r3, #20
 800c4de:	3114      	adds	r1, #20
 800c4e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c4e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c4e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c4ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c4f0:	4295      	cmp	r5, r2
 800c4f2:	d003      	beq.n	800c4fc <__mcmp+0x2c>
 800c4f4:	d205      	bcs.n	800c502 <__mcmp+0x32>
 800c4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4fa:	bd30      	pop	{r4, r5, pc}
 800c4fc:	42a3      	cmp	r3, r4
 800c4fe:	d3f3      	bcc.n	800c4e8 <__mcmp+0x18>
 800c500:	e7fb      	b.n	800c4fa <__mcmp+0x2a>
 800c502:	2001      	movs	r0, #1
 800c504:	e7f9      	b.n	800c4fa <__mcmp+0x2a>
	...

0800c508 <__mdiff>:
 800c508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50c:	4689      	mov	r9, r1
 800c50e:	4606      	mov	r6, r0
 800c510:	4611      	mov	r1, r2
 800c512:	4648      	mov	r0, r9
 800c514:	4614      	mov	r4, r2
 800c516:	f7ff ffdb 	bl	800c4d0 <__mcmp>
 800c51a:	1e05      	subs	r5, r0, #0
 800c51c:	d112      	bne.n	800c544 <__mdiff+0x3c>
 800c51e:	4629      	mov	r1, r5
 800c520:	4630      	mov	r0, r6
 800c522:	f7ff fd19 	bl	800bf58 <_Balloc>
 800c526:	4602      	mov	r2, r0
 800c528:	b928      	cbnz	r0, 800c536 <__mdiff+0x2e>
 800c52a:	4b3f      	ldr	r3, [pc, #252]	@ (800c628 <__mdiff+0x120>)
 800c52c:	f240 2137 	movw	r1, #567	@ 0x237
 800c530:	483e      	ldr	r0, [pc, #248]	@ (800c62c <__mdiff+0x124>)
 800c532:	f001 fc4d 	bl	800ddd0 <__assert_func>
 800c536:	2301      	movs	r3, #1
 800c538:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c53c:	4610      	mov	r0, r2
 800c53e:	b003      	add	sp, #12
 800c540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c544:	bfbc      	itt	lt
 800c546:	464b      	movlt	r3, r9
 800c548:	46a1      	movlt	r9, r4
 800c54a:	4630      	mov	r0, r6
 800c54c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c550:	bfba      	itte	lt
 800c552:	461c      	movlt	r4, r3
 800c554:	2501      	movlt	r5, #1
 800c556:	2500      	movge	r5, #0
 800c558:	f7ff fcfe 	bl	800bf58 <_Balloc>
 800c55c:	4602      	mov	r2, r0
 800c55e:	b918      	cbnz	r0, 800c568 <__mdiff+0x60>
 800c560:	4b31      	ldr	r3, [pc, #196]	@ (800c628 <__mdiff+0x120>)
 800c562:	f240 2145 	movw	r1, #581	@ 0x245
 800c566:	e7e3      	b.n	800c530 <__mdiff+0x28>
 800c568:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c56c:	6926      	ldr	r6, [r4, #16]
 800c56e:	60c5      	str	r5, [r0, #12]
 800c570:	f109 0310 	add.w	r3, r9, #16
 800c574:	f109 0514 	add.w	r5, r9, #20
 800c578:	f104 0e14 	add.w	lr, r4, #20
 800c57c:	f100 0b14 	add.w	fp, r0, #20
 800c580:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c584:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c588:	9301      	str	r3, [sp, #4]
 800c58a:	46d9      	mov	r9, fp
 800c58c:	f04f 0c00 	mov.w	ip, #0
 800c590:	9b01      	ldr	r3, [sp, #4]
 800c592:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c596:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c59a:	9301      	str	r3, [sp, #4]
 800c59c:	fa1f f38a 	uxth.w	r3, sl
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	b283      	uxth	r3, r0
 800c5a4:	1acb      	subs	r3, r1, r3
 800c5a6:	0c00      	lsrs	r0, r0, #16
 800c5a8:	4463      	add	r3, ip
 800c5aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c5b8:	4576      	cmp	r6, lr
 800c5ba:	f849 3b04 	str.w	r3, [r9], #4
 800c5be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5c2:	d8e5      	bhi.n	800c590 <__mdiff+0x88>
 800c5c4:	1b33      	subs	r3, r6, r4
 800c5c6:	3b15      	subs	r3, #21
 800c5c8:	f023 0303 	bic.w	r3, r3, #3
 800c5cc:	3415      	adds	r4, #21
 800c5ce:	3304      	adds	r3, #4
 800c5d0:	42a6      	cmp	r6, r4
 800c5d2:	bf38      	it	cc
 800c5d4:	2304      	movcc	r3, #4
 800c5d6:	441d      	add	r5, r3
 800c5d8:	445b      	add	r3, fp
 800c5da:	461e      	mov	r6, r3
 800c5dc:	462c      	mov	r4, r5
 800c5de:	4544      	cmp	r4, r8
 800c5e0:	d30e      	bcc.n	800c600 <__mdiff+0xf8>
 800c5e2:	f108 0103 	add.w	r1, r8, #3
 800c5e6:	1b49      	subs	r1, r1, r5
 800c5e8:	f021 0103 	bic.w	r1, r1, #3
 800c5ec:	3d03      	subs	r5, #3
 800c5ee:	45a8      	cmp	r8, r5
 800c5f0:	bf38      	it	cc
 800c5f2:	2100      	movcc	r1, #0
 800c5f4:	440b      	add	r3, r1
 800c5f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5fa:	b191      	cbz	r1, 800c622 <__mdiff+0x11a>
 800c5fc:	6117      	str	r7, [r2, #16]
 800c5fe:	e79d      	b.n	800c53c <__mdiff+0x34>
 800c600:	f854 1b04 	ldr.w	r1, [r4], #4
 800c604:	46e6      	mov	lr, ip
 800c606:	0c08      	lsrs	r0, r1, #16
 800c608:	fa1c fc81 	uxtah	ip, ip, r1
 800c60c:	4471      	add	r1, lr
 800c60e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c612:	b289      	uxth	r1, r1
 800c614:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c618:	f846 1b04 	str.w	r1, [r6], #4
 800c61c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c620:	e7dd      	b.n	800c5de <__mdiff+0xd6>
 800c622:	3f01      	subs	r7, #1
 800c624:	e7e7      	b.n	800c5f6 <__mdiff+0xee>
 800c626:	bf00      	nop
 800c628:	0800ef19 	.word	0x0800ef19
 800c62c:	0800ef2a 	.word	0x0800ef2a

0800c630 <__ulp>:
 800c630:	b082      	sub	sp, #8
 800c632:	ed8d 0b00 	vstr	d0, [sp]
 800c636:	9a01      	ldr	r2, [sp, #4]
 800c638:	4b0f      	ldr	r3, [pc, #60]	@ (800c678 <__ulp+0x48>)
 800c63a:	4013      	ands	r3, r2
 800c63c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c640:	2b00      	cmp	r3, #0
 800c642:	dc08      	bgt.n	800c656 <__ulp+0x26>
 800c644:	425b      	negs	r3, r3
 800c646:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c64a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c64e:	da04      	bge.n	800c65a <__ulp+0x2a>
 800c650:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c654:	4113      	asrs	r3, r2
 800c656:	2200      	movs	r2, #0
 800c658:	e008      	b.n	800c66c <__ulp+0x3c>
 800c65a:	f1a2 0314 	sub.w	r3, r2, #20
 800c65e:	2b1e      	cmp	r3, #30
 800c660:	bfda      	itte	le
 800c662:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c666:	40da      	lsrle	r2, r3
 800c668:	2201      	movgt	r2, #1
 800c66a:	2300      	movs	r3, #0
 800c66c:	4619      	mov	r1, r3
 800c66e:	4610      	mov	r0, r2
 800c670:	ec41 0b10 	vmov	d0, r0, r1
 800c674:	b002      	add	sp, #8
 800c676:	4770      	bx	lr
 800c678:	7ff00000 	.word	0x7ff00000

0800c67c <__b2d>:
 800c67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c680:	6906      	ldr	r6, [r0, #16]
 800c682:	f100 0814 	add.w	r8, r0, #20
 800c686:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c68a:	1f37      	subs	r7, r6, #4
 800c68c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c690:	4610      	mov	r0, r2
 800c692:	f7ff fd53 	bl	800c13c <__hi0bits>
 800c696:	f1c0 0320 	rsb	r3, r0, #32
 800c69a:	280a      	cmp	r0, #10
 800c69c:	600b      	str	r3, [r1, #0]
 800c69e:	491b      	ldr	r1, [pc, #108]	@ (800c70c <__b2d+0x90>)
 800c6a0:	dc15      	bgt.n	800c6ce <__b2d+0x52>
 800c6a2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c6a6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c6aa:	45b8      	cmp	r8, r7
 800c6ac:	ea43 0501 	orr.w	r5, r3, r1
 800c6b0:	bf34      	ite	cc
 800c6b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c6b6:	2300      	movcs	r3, #0
 800c6b8:	3015      	adds	r0, #21
 800c6ba:	fa02 f000 	lsl.w	r0, r2, r0
 800c6be:	fa23 f30c 	lsr.w	r3, r3, ip
 800c6c2:	4303      	orrs	r3, r0
 800c6c4:	461c      	mov	r4, r3
 800c6c6:	ec45 4b10 	vmov	d0, r4, r5
 800c6ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ce:	45b8      	cmp	r8, r7
 800c6d0:	bf3a      	itte	cc
 800c6d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c6d6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c6da:	2300      	movcs	r3, #0
 800c6dc:	380b      	subs	r0, #11
 800c6de:	d012      	beq.n	800c706 <__b2d+0x8a>
 800c6e0:	f1c0 0120 	rsb	r1, r0, #32
 800c6e4:	fa23 f401 	lsr.w	r4, r3, r1
 800c6e8:	4082      	lsls	r2, r0
 800c6ea:	4322      	orrs	r2, r4
 800c6ec:	4547      	cmp	r7, r8
 800c6ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c6f2:	bf8c      	ite	hi
 800c6f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c6f8:	2200      	movls	r2, #0
 800c6fa:	4083      	lsls	r3, r0
 800c6fc:	40ca      	lsrs	r2, r1
 800c6fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c702:	4313      	orrs	r3, r2
 800c704:	e7de      	b.n	800c6c4 <__b2d+0x48>
 800c706:	ea42 0501 	orr.w	r5, r2, r1
 800c70a:	e7db      	b.n	800c6c4 <__b2d+0x48>
 800c70c:	3ff00000 	.word	0x3ff00000

0800c710 <__d2b>:
 800c710:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c714:	460f      	mov	r7, r1
 800c716:	2101      	movs	r1, #1
 800c718:	ec59 8b10 	vmov	r8, r9, d0
 800c71c:	4616      	mov	r6, r2
 800c71e:	f7ff fc1b 	bl	800bf58 <_Balloc>
 800c722:	4604      	mov	r4, r0
 800c724:	b930      	cbnz	r0, 800c734 <__d2b+0x24>
 800c726:	4602      	mov	r2, r0
 800c728:	4b23      	ldr	r3, [pc, #140]	@ (800c7b8 <__d2b+0xa8>)
 800c72a:	4824      	ldr	r0, [pc, #144]	@ (800c7bc <__d2b+0xac>)
 800c72c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c730:	f001 fb4e 	bl	800ddd0 <__assert_func>
 800c734:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c738:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c73c:	b10d      	cbz	r5, 800c742 <__d2b+0x32>
 800c73e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c742:	9301      	str	r3, [sp, #4]
 800c744:	f1b8 0300 	subs.w	r3, r8, #0
 800c748:	d023      	beq.n	800c792 <__d2b+0x82>
 800c74a:	4668      	mov	r0, sp
 800c74c:	9300      	str	r3, [sp, #0]
 800c74e:	f7ff fd14 	bl	800c17a <__lo0bits>
 800c752:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c756:	b1d0      	cbz	r0, 800c78e <__d2b+0x7e>
 800c758:	f1c0 0320 	rsb	r3, r0, #32
 800c75c:	fa02 f303 	lsl.w	r3, r2, r3
 800c760:	430b      	orrs	r3, r1
 800c762:	40c2      	lsrs	r2, r0
 800c764:	6163      	str	r3, [r4, #20]
 800c766:	9201      	str	r2, [sp, #4]
 800c768:	9b01      	ldr	r3, [sp, #4]
 800c76a:	61a3      	str	r3, [r4, #24]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	bf0c      	ite	eq
 800c770:	2201      	moveq	r2, #1
 800c772:	2202      	movne	r2, #2
 800c774:	6122      	str	r2, [r4, #16]
 800c776:	b1a5      	cbz	r5, 800c7a2 <__d2b+0x92>
 800c778:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c77c:	4405      	add	r5, r0
 800c77e:	603d      	str	r5, [r7, #0]
 800c780:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c784:	6030      	str	r0, [r6, #0]
 800c786:	4620      	mov	r0, r4
 800c788:	b003      	add	sp, #12
 800c78a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c78e:	6161      	str	r1, [r4, #20]
 800c790:	e7ea      	b.n	800c768 <__d2b+0x58>
 800c792:	a801      	add	r0, sp, #4
 800c794:	f7ff fcf1 	bl	800c17a <__lo0bits>
 800c798:	9b01      	ldr	r3, [sp, #4]
 800c79a:	6163      	str	r3, [r4, #20]
 800c79c:	3020      	adds	r0, #32
 800c79e:	2201      	movs	r2, #1
 800c7a0:	e7e8      	b.n	800c774 <__d2b+0x64>
 800c7a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c7a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c7aa:	6038      	str	r0, [r7, #0]
 800c7ac:	6918      	ldr	r0, [r3, #16]
 800c7ae:	f7ff fcc5 	bl	800c13c <__hi0bits>
 800c7b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c7b6:	e7e5      	b.n	800c784 <__d2b+0x74>
 800c7b8:	0800ef19 	.word	0x0800ef19
 800c7bc:	0800ef2a 	.word	0x0800ef2a

0800c7c0 <__ratio>:
 800c7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c4:	b085      	sub	sp, #20
 800c7c6:	e9cd 1000 	strd	r1, r0, [sp]
 800c7ca:	a902      	add	r1, sp, #8
 800c7cc:	f7ff ff56 	bl	800c67c <__b2d>
 800c7d0:	9800      	ldr	r0, [sp, #0]
 800c7d2:	a903      	add	r1, sp, #12
 800c7d4:	ec55 4b10 	vmov	r4, r5, d0
 800c7d8:	f7ff ff50 	bl	800c67c <__b2d>
 800c7dc:	9b01      	ldr	r3, [sp, #4]
 800c7de:	6919      	ldr	r1, [r3, #16]
 800c7e0:	9b00      	ldr	r3, [sp, #0]
 800c7e2:	691b      	ldr	r3, [r3, #16]
 800c7e4:	1ac9      	subs	r1, r1, r3
 800c7e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c7ea:	1a9b      	subs	r3, r3, r2
 800c7ec:	ec5b ab10 	vmov	sl, fp, d0
 800c7f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	bfce      	itee	gt
 800c7f8:	462a      	movgt	r2, r5
 800c7fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c7fe:	465a      	movle	r2, fp
 800c800:	462f      	mov	r7, r5
 800c802:	46d9      	mov	r9, fp
 800c804:	bfcc      	ite	gt
 800c806:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c80a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c80e:	464b      	mov	r3, r9
 800c810:	4652      	mov	r2, sl
 800c812:	4620      	mov	r0, r4
 800c814:	4639      	mov	r1, r7
 800c816:	f7f4 f841 	bl	800089c <__aeabi_ddiv>
 800c81a:	ec41 0b10 	vmov	d0, r0, r1
 800c81e:	b005      	add	sp, #20
 800c820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c824 <__copybits>:
 800c824:	3901      	subs	r1, #1
 800c826:	b570      	push	{r4, r5, r6, lr}
 800c828:	1149      	asrs	r1, r1, #5
 800c82a:	6914      	ldr	r4, [r2, #16]
 800c82c:	3101      	adds	r1, #1
 800c82e:	f102 0314 	add.w	r3, r2, #20
 800c832:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c836:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c83a:	1f05      	subs	r5, r0, #4
 800c83c:	42a3      	cmp	r3, r4
 800c83e:	d30c      	bcc.n	800c85a <__copybits+0x36>
 800c840:	1aa3      	subs	r3, r4, r2
 800c842:	3b11      	subs	r3, #17
 800c844:	f023 0303 	bic.w	r3, r3, #3
 800c848:	3211      	adds	r2, #17
 800c84a:	42a2      	cmp	r2, r4
 800c84c:	bf88      	it	hi
 800c84e:	2300      	movhi	r3, #0
 800c850:	4418      	add	r0, r3
 800c852:	2300      	movs	r3, #0
 800c854:	4288      	cmp	r0, r1
 800c856:	d305      	bcc.n	800c864 <__copybits+0x40>
 800c858:	bd70      	pop	{r4, r5, r6, pc}
 800c85a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c85e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c862:	e7eb      	b.n	800c83c <__copybits+0x18>
 800c864:	f840 3b04 	str.w	r3, [r0], #4
 800c868:	e7f4      	b.n	800c854 <__copybits+0x30>

0800c86a <__any_on>:
 800c86a:	f100 0214 	add.w	r2, r0, #20
 800c86e:	6900      	ldr	r0, [r0, #16]
 800c870:	114b      	asrs	r3, r1, #5
 800c872:	4298      	cmp	r0, r3
 800c874:	b510      	push	{r4, lr}
 800c876:	db11      	blt.n	800c89c <__any_on+0x32>
 800c878:	dd0a      	ble.n	800c890 <__any_on+0x26>
 800c87a:	f011 011f 	ands.w	r1, r1, #31
 800c87e:	d007      	beq.n	800c890 <__any_on+0x26>
 800c880:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c884:	fa24 f001 	lsr.w	r0, r4, r1
 800c888:	fa00 f101 	lsl.w	r1, r0, r1
 800c88c:	428c      	cmp	r4, r1
 800c88e:	d10b      	bne.n	800c8a8 <__any_on+0x3e>
 800c890:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c894:	4293      	cmp	r3, r2
 800c896:	d803      	bhi.n	800c8a0 <__any_on+0x36>
 800c898:	2000      	movs	r0, #0
 800c89a:	bd10      	pop	{r4, pc}
 800c89c:	4603      	mov	r3, r0
 800c89e:	e7f7      	b.n	800c890 <__any_on+0x26>
 800c8a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c8a4:	2900      	cmp	r1, #0
 800c8a6:	d0f5      	beq.n	800c894 <__any_on+0x2a>
 800c8a8:	2001      	movs	r0, #1
 800c8aa:	e7f6      	b.n	800c89a <__any_on+0x30>

0800c8ac <sulp>:
 800c8ac:	b570      	push	{r4, r5, r6, lr}
 800c8ae:	4604      	mov	r4, r0
 800c8b0:	460d      	mov	r5, r1
 800c8b2:	ec45 4b10 	vmov	d0, r4, r5
 800c8b6:	4616      	mov	r6, r2
 800c8b8:	f7ff feba 	bl	800c630 <__ulp>
 800c8bc:	ec51 0b10 	vmov	r0, r1, d0
 800c8c0:	b17e      	cbz	r6, 800c8e2 <sulp+0x36>
 800c8c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c8c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	dd09      	ble.n	800c8e2 <sulp+0x36>
 800c8ce:	051b      	lsls	r3, r3, #20
 800c8d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c8d4:	2400      	movs	r4, #0
 800c8d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c8da:	4622      	mov	r2, r4
 800c8dc:	462b      	mov	r3, r5
 800c8de:	f7f3 feb3 	bl	8000648 <__aeabi_dmul>
 800c8e2:	ec41 0b10 	vmov	d0, r0, r1
 800c8e6:	bd70      	pop	{r4, r5, r6, pc}

0800c8e8 <_strtod_l>:
 800c8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ec:	b09f      	sub	sp, #124	@ 0x7c
 800c8ee:	460c      	mov	r4, r1
 800c8f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c8f6:	9005      	str	r0, [sp, #20]
 800c8f8:	f04f 0a00 	mov.w	sl, #0
 800c8fc:	f04f 0b00 	mov.w	fp, #0
 800c900:	460a      	mov	r2, r1
 800c902:	9219      	str	r2, [sp, #100]	@ 0x64
 800c904:	7811      	ldrb	r1, [r2, #0]
 800c906:	292b      	cmp	r1, #43	@ 0x2b
 800c908:	d04a      	beq.n	800c9a0 <_strtod_l+0xb8>
 800c90a:	d838      	bhi.n	800c97e <_strtod_l+0x96>
 800c90c:	290d      	cmp	r1, #13
 800c90e:	d832      	bhi.n	800c976 <_strtod_l+0x8e>
 800c910:	2908      	cmp	r1, #8
 800c912:	d832      	bhi.n	800c97a <_strtod_l+0x92>
 800c914:	2900      	cmp	r1, #0
 800c916:	d03b      	beq.n	800c990 <_strtod_l+0xa8>
 800c918:	2200      	movs	r2, #0
 800c91a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c91c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c91e:	782a      	ldrb	r2, [r5, #0]
 800c920:	2a30      	cmp	r2, #48	@ 0x30
 800c922:	f040 80b2 	bne.w	800ca8a <_strtod_l+0x1a2>
 800c926:	786a      	ldrb	r2, [r5, #1]
 800c928:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c92c:	2a58      	cmp	r2, #88	@ 0x58
 800c92e:	d16e      	bne.n	800ca0e <_strtod_l+0x126>
 800c930:	9302      	str	r3, [sp, #8]
 800c932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c934:	9301      	str	r3, [sp, #4]
 800c936:	ab1a      	add	r3, sp, #104	@ 0x68
 800c938:	9300      	str	r3, [sp, #0]
 800c93a:	4a8f      	ldr	r2, [pc, #572]	@ (800cb78 <_strtod_l+0x290>)
 800c93c:	9805      	ldr	r0, [sp, #20]
 800c93e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c940:	a919      	add	r1, sp, #100	@ 0x64
 800c942:	f001 fadf 	bl	800df04 <__gethex>
 800c946:	f010 060f 	ands.w	r6, r0, #15
 800c94a:	4604      	mov	r4, r0
 800c94c:	d005      	beq.n	800c95a <_strtod_l+0x72>
 800c94e:	2e06      	cmp	r6, #6
 800c950:	d128      	bne.n	800c9a4 <_strtod_l+0xbc>
 800c952:	3501      	adds	r5, #1
 800c954:	2300      	movs	r3, #0
 800c956:	9519      	str	r5, [sp, #100]	@ 0x64
 800c958:	930e      	str	r3, [sp, #56]	@ 0x38
 800c95a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	f040 858e 	bne.w	800d47e <_strtod_l+0xb96>
 800c962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c964:	b1cb      	cbz	r3, 800c99a <_strtod_l+0xb2>
 800c966:	4652      	mov	r2, sl
 800c968:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c96c:	ec43 2b10 	vmov	d0, r2, r3
 800c970:	b01f      	add	sp, #124	@ 0x7c
 800c972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c976:	2920      	cmp	r1, #32
 800c978:	d1ce      	bne.n	800c918 <_strtod_l+0x30>
 800c97a:	3201      	adds	r2, #1
 800c97c:	e7c1      	b.n	800c902 <_strtod_l+0x1a>
 800c97e:	292d      	cmp	r1, #45	@ 0x2d
 800c980:	d1ca      	bne.n	800c918 <_strtod_l+0x30>
 800c982:	2101      	movs	r1, #1
 800c984:	910e      	str	r1, [sp, #56]	@ 0x38
 800c986:	1c51      	adds	r1, r2, #1
 800c988:	9119      	str	r1, [sp, #100]	@ 0x64
 800c98a:	7852      	ldrb	r2, [r2, #1]
 800c98c:	2a00      	cmp	r2, #0
 800c98e:	d1c5      	bne.n	800c91c <_strtod_l+0x34>
 800c990:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c992:	9419      	str	r4, [sp, #100]	@ 0x64
 800c994:	2b00      	cmp	r3, #0
 800c996:	f040 8570 	bne.w	800d47a <_strtod_l+0xb92>
 800c99a:	4652      	mov	r2, sl
 800c99c:	465b      	mov	r3, fp
 800c99e:	e7e5      	b.n	800c96c <_strtod_l+0x84>
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	e7ef      	b.n	800c984 <_strtod_l+0x9c>
 800c9a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c9a6:	b13a      	cbz	r2, 800c9b8 <_strtod_l+0xd0>
 800c9a8:	2135      	movs	r1, #53	@ 0x35
 800c9aa:	a81c      	add	r0, sp, #112	@ 0x70
 800c9ac:	f7ff ff3a 	bl	800c824 <__copybits>
 800c9b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c9b2:	9805      	ldr	r0, [sp, #20]
 800c9b4:	f7ff fb10 	bl	800bfd8 <_Bfree>
 800c9b8:	3e01      	subs	r6, #1
 800c9ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c9bc:	2e04      	cmp	r6, #4
 800c9be:	d806      	bhi.n	800c9ce <_strtod_l+0xe6>
 800c9c0:	e8df f006 	tbb	[pc, r6]
 800c9c4:	201d0314 	.word	0x201d0314
 800c9c8:	14          	.byte	0x14
 800c9c9:	00          	.byte	0x00
 800c9ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c9ce:	05e1      	lsls	r1, r4, #23
 800c9d0:	bf48      	it	mi
 800c9d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c9d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c9da:	0d1b      	lsrs	r3, r3, #20
 800c9dc:	051b      	lsls	r3, r3, #20
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d1bb      	bne.n	800c95a <_strtod_l+0x72>
 800c9e2:	f7fe fb1f 	bl	800b024 <__errno>
 800c9e6:	2322      	movs	r3, #34	@ 0x22
 800c9e8:	6003      	str	r3, [r0, #0]
 800c9ea:	e7b6      	b.n	800c95a <_strtod_l+0x72>
 800c9ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c9f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c9f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c9f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c9fc:	e7e7      	b.n	800c9ce <_strtod_l+0xe6>
 800c9fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cb80 <_strtod_l+0x298>
 800ca02:	e7e4      	b.n	800c9ce <_strtod_l+0xe6>
 800ca04:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ca08:	f04f 3aff 	mov.w	sl, #4294967295
 800ca0c:	e7df      	b.n	800c9ce <_strtod_l+0xe6>
 800ca0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca10:	1c5a      	adds	r2, r3, #1
 800ca12:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca14:	785b      	ldrb	r3, [r3, #1]
 800ca16:	2b30      	cmp	r3, #48	@ 0x30
 800ca18:	d0f9      	beq.n	800ca0e <_strtod_l+0x126>
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d09d      	beq.n	800c95a <_strtod_l+0x72>
 800ca1e:	2301      	movs	r3, #1
 800ca20:	2700      	movs	r7, #0
 800ca22:	9308      	str	r3, [sp, #32]
 800ca24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca26:	930c      	str	r3, [sp, #48]	@ 0x30
 800ca28:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ca2a:	46b9      	mov	r9, r7
 800ca2c:	220a      	movs	r2, #10
 800ca2e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ca30:	7805      	ldrb	r5, [r0, #0]
 800ca32:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ca36:	b2d9      	uxtb	r1, r3
 800ca38:	2909      	cmp	r1, #9
 800ca3a:	d928      	bls.n	800ca8e <_strtod_l+0x1a6>
 800ca3c:	494f      	ldr	r1, [pc, #316]	@ (800cb7c <_strtod_l+0x294>)
 800ca3e:	2201      	movs	r2, #1
 800ca40:	f001 f97a 	bl	800dd38 <strncmp>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	d032      	beq.n	800caae <_strtod_l+0x1c6>
 800ca48:	2000      	movs	r0, #0
 800ca4a:	462a      	mov	r2, r5
 800ca4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca4e:	464d      	mov	r5, r9
 800ca50:	4603      	mov	r3, r0
 800ca52:	2a65      	cmp	r2, #101	@ 0x65
 800ca54:	d001      	beq.n	800ca5a <_strtod_l+0x172>
 800ca56:	2a45      	cmp	r2, #69	@ 0x45
 800ca58:	d114      	bne.n	800ca84 <_strtod_l+0x19c>
 800ca5a:	b91d      	cbnz	r5, 800ca64 <_strtod_l+0x17c>
 800ca5c:	9a08      	ldr	r2, [sp, #32]
 800ca5e:	4302      	orrs	r2, r0
 800ca60:	d096      	beq.n	800c990 <_strtod_l+0xa8>
 800ca62:	2500      	movs	r5, #0
 800ca64:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ca66:	1c62      	adds	r2, r4, #1
 800ca68:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca6a:	7862      	ldrb	r2, [r4, #1]
 800ca6c:	2a2b      	cmp	r2, #43	@ 0x2b
 800ca6e:	d07a      	beq.n	800cb66 <_strtod_l+0x27e>
 800ca70:	2a2d      	cmp	r2, #45	@ 0x2d
 800ca72:	d07e      	beq.n	800cb72 <_strtod_l+0x28a>
 800ca74:	f04f 0c00 	mov.w	ip, #0
 800ca78:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ca7c:	2909      	cmp	r1, #9
 800ca7e:	f240 8085 	bls.w	800cb8c <_strtod_l+0x2a4>
 800ca82:	9419      	str	r4, [sp, #100]	@ 0x64
 800ca84:	f04f 0800 	mov.w	r8, #0
 800ca88:	e0a5      	b.n	800cbd6 <_strtod_l+0x2ee>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	e7c8      	b.n	800ca20 <_strtod_l+0x138>
 800ca8e:	f1b9 0f08 	cmp.w	r9, #8
 800ca92:	bfd8      	it	le
 800ca94:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800ca96:	f100 0001 	add.w	r0, r0, #1
 800ca9a:	bfda      	itte	le
 800ca9c:	fb02 3301 	mlale	r3, r2, r1, r3
 800caa0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800caa2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800caa6:	f109 0901 	add.w	r9, r9, #1
 800caaa:	9019      	str	r0, [sp, #100]	@ 0x64
 800caac:	e7bf      	b.n	800ca2e <_strtod_l+0x146>
 800caae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cab0:	1c5a      	adds	r2, r3, #1
 800cab2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cab4:	785a      	ldrb	r2, [r3, #1]
 800cab6:	f1b9 0f00 	cmp.w	r9, #0
 800caba:	d03b      	beq.n	800cb34 <_strtod_l+0x24c>
 800cabc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cabe:	464d      	mov	r5, r9
 800cac0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cac4:	2b09      	cmp	r3, #9
 800cac6:	d912      	bls.n	800caee <_strtod_l+0x206>
 800cac8:	2301      	movs	r3, #1
 800caca:	e7c2      	b.n	800ca52 <_strtod_l+0x16a>
 800cacc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cace:	1c5a      	adds	r2, r3, #1
 800cad0:	9219      	str	r2, [sp, #100]	@ 0x64
 800cad2:	785a      	ldrb	r2, [r3, #1]
 800cad4:	3001      	adds	r0, #1
 800cad6:	2a30      	cmp	r2, #48	@ 0x30
 800cad8:	d0f8      	beq.n	800cacc <_strtod_l+0x1e4>
 800cada:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cade:	2b08      	cmp	r3, #8
 800cae0:	f200 84d2 	bhi.w	800d488 <_strtod_l+0xba0>
 800cae4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cae6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cae8:	2000      	movs	r0, #0
 800caea:	930c      	str	r3, [sp, #48]	@ 0x30
 800caec:	4605      	mov	r5, r0
 800caee:	3a30      	subs	r2, #48	@ 0x30
 800caf0:	f100 0301 	add.w	r3, r0, #1
 800caf4:	d018      	beq.n	800cb28 <_strtod_l+0x240>
 800caf6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800caf8:	4419      	add	r1, r3
 800cafa:	910a      	str	r1, [sp, #40]	@ 0x28
 800cafc:	462e      	mov	r6, r5
 800cafe:	f04f 0e0a 	mov.w	lr, #10
 800cb02:	1c71      	adds	r1, r6, #1
 800cb04:	eba1 0c05 	sub.w	ip, r1, r5
 800cb08:	4563      	cmp	r3, ip
 800cb0a:	dc15      	bgt.n	800cb38 <_strtod_l+0x250>
 800cb0c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cb10:	182b      	adds	r3, r5, r0
 800cb12:	2b08      	cmp	r3, #8
 800cb14:	f105 0501 	add.w	r5, r5, #1
 800cb18:	4405      	add	r5, r0
 800cb1a:	dc1a      	bgt.n	800cb52 <_strtod_l+0x26a>
 800cb1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb1e:	230a      	movs	r3, #10
 800cb20:	fb03 2301 	mla	r3, r3, r1, r2
 800cb24:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb26:	2300      	movs	r3, #0
 800cb28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb2a:	1c51      	adds	r1, r2, #1
 800cb2c:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb2e:	7852      	ldrb	r2, [r2, #1]
 800cb30:	4618      	mov	r0, r3
 800cb32:	e7c5      	b.n	800cac0 <_strtod_l+0x1d8>
 800cb34:	4648      	mov	r0, r9
 800cb36:	e7ce      	b.n	800cad6 <_strtod_l+0x1ee>
 800cb38:	2e08      	cmp	r6, #8
 800cb3a:	dc05      	bgt.n	800cb48 <_strtod_l+0x260>
 800cb3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800cb3e:	fb0e f606 	mul.w	r6, lr, r6
 800cb42:	960b      	str	r6, [sp, #44]	@ 0x2c
 800cb44:	460e      	mov	r6, r1
 800cb46:	e7dc      	b.n	800cb02 <_strtod_l+0x21a>
 800cb48:	2910      	cmp	r1, #16
 800cb4a:	bfd8      	it	le
 800cb4c:	fb0e f707 	mulle.w	r7, lr, r7
 800cb50:	e7f8      	b.n	800cb44 <_strtod_l+0x25c>
 800cb52:	2b0f      	cmp	r3, #15
 800cb54:	bfdc      	itt	le
 800cb56:	230a      	movle	r3, #10
 800cb58:	fb03 2707 	mlale	r7, r3, r7, r2
 800cb5c:	e7e3      	b.n	800cb26 <_strtod_l+0x23e>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb62:	2301      	movs	r3, #1
 800cb64:	e77a      	b.n	800ca5c <_strtod_l+0x174>
 800cb66:	f04f 0c00 	mov.w	ip, #0
 800cb6a:	1ca2      	adds	r2, r4, #2
 800cb6c:	9219      	str	r2, [sp, #100]	@ 0x64
 800cb6e:	78a2      	ldrb	r2, [r4, #2]
 800cb70:	e782      	b.n	800ca78 <_strtod_l+0x190>
 800cb72:	f04f 0c01 	mov.w	ip, #1
 800cb76:	e7f8      	b.n	800cb6a <_strtod_l+0x282>
 800cb78:	0800f14c 	.word	0x0800f14c
 800cb7c:	0800ef83 	.word	0x0800ef83
 800cb80:	7ff00000 	.word	0x7ff00000
 800cb84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb86:	1c51      	adds	r1, r2, #1
 800cb88:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb8a:	7852      	ldrb	r2, [r2, #1]
 800cb8c:	2a30      	cmp	r2, #48	@ 0x30
 800cb8e:	d0f9      	beq.n	800cb84 <_strtod_l+0x29c>
 800cb90:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cb94:	2908      	cmp	r1, #8
 800cb96:	f63f af75 	bhi.w	800ca84 <_strtod_l+0x19c>
 800cb9a:	3a30      	subs	r2, #48	@ 0x30
 800cb9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cba0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cba2:	f04f 080a 	mov.w	r8, #10
 800cba6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cba8:	1c56      	adds	r6, r2, #1
 800cbaa:	9619      	str	r6, [sp, #100]	@ 0x64
 800cbac:	7852      	ldrb	r2, [r2, #1]
 800cbae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cbb2:	f1be 0f09 	cmp.w	lr, #9
 800cbb6:	d939      	bls.n	800cc2c <_strtod_l+0x344>
 800cbb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cbba:	1a76      	subs	r6, r6, r1
 800cbbc:	2e08      	cmp	r6, #8
 800cbbe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cbc2:	dc03      	bgt.n	800cbcc <_strtod_l+0x2e4>
 800cbc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cbc6:	4588      	cmp	r8, r1
 800cbc8:	bfa8      	it	ge
 800cbca:	4688      	movge	r8, r1
 800cbcc:	f1bc 0f00 	cmp.w	ip, #0
 800cbd0:	d001      	beq.n	800cbd6 <_strtod_l+0x2ee>
 800cbd2:	f1c8 0800 	rsb	r8, r8, #0
 800cbd6:	2d00      	cmp	r5, #0
 800cbd8:	d14e      	bne.n	800cc78 <_strtod_l+0x390>
 800cbda:	9908      	ldr	r1, [sp, #32]
 800cbdc:	4308      	orrs	r0, r1
 800cbde:	f47f aebc 	bne.w	800c95a <_strtod_l+0x72>
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	f47f aed4 	bne.w	800c990 <_strtod_l+0xa8>
 800cbe8:	2a69      	cmp	r2, #105	@ 0x69
 800cbea:	d028      	beq.n	800cc3e <_strtod_l+0x356>
 800cbec:	dc25      	bgt.n	800cc3a <_strtod_l+0x352>
 800cbee:	2a49      	cmp	r2, #73	@ 0x49
 800cbf0:	d025      	beq.n	800cc3e <_strtod_l+0x356>
 800cbf2:	2a4e      	cmp	r2, #78	@ 0x4e
 800cbf4:	f47f aecc 	bne.w	800c990 <_strtod_l+0xa8>
 800cbf8:	499a      	ldr	r1, [pc, #616]	@ (800ce64 <_strtod_l+0x57c>)
 800cbfa:	a819      	add	r0, sp, #100	@ 0x64
 800cbfc:	f001 fba4 	bl	800e348 <__match>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	f43f aec5 	beq.w	800c990 <_strtod_l+0xa8>
 800cc06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	2b28      	cmp	r3, #40	@ 0x28
 800cc0c:	d12e      	bne.n	800cc6c <_strtod_l+0x384>
 800cc0e:	4996      	ldr	r1, [pc, #600]	@ (800ce68 <_strtod_l+0x580>)
 800cc10:	aa1c      	add	r2, sp, #112	@ 0x70
 800cc12:	a819      	add	r0, sp, #100	@ 0x64
 800cc14:	f001 fbac 	bl	800e370 <__hexnan>
 800cc18:	2805      	cmp	r0, #5
 800cc1a:	d127      	bne.n	800cc6c <_strtod_l+0x384>
 800cc1c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cc1e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cc22:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cc26:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cc2a:	e696      	b.n	800c95a <_strtod_l+0x72>
 800cc2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc2e:	fb08 2101 	mla	r1, r8, r1, r2
 800cc32:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cc36:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc38:	e7b5      	b.n	800cba6 <_strtod_l+0x2be>
 800cc3a:	2a6e      	cmp	r2, #110	@ 0x6e
 800cc3c:	e7da      	b.n	800cbf4 <_strtod_l+0x30c>
 800cc3e:	498b      	ldr	r1, [pc, #556]	@ (800ce6c <_strtod_l+0x584>)
 800cc40:	a819      	add	r0, sp, #100	@ 0x64
 800cc42:	f001 fb81 	bl	800e348 <__match>
 800cc46:	2800      	cmp	r0, #0
 800cc48:	f43f aea2 	beq.w	800c990 <_strtod_l+0xa8>
 800cc4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc4e:	4988      	ldr	r1, [pc, #544]	@ (800ce70 <_strtod_l+0x588>)
 800cc50:	3b01      	subs	r3, #1
 800cc52:	a819      	add	r0, sp, #100	@ 0x64
 800cc54:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc56:	f001 fb77 	bl	800e348 <__match>
 800cc5a:	b910      	cbnz	r0, 800cc62 <_strtod_l+0x37a>
 800cc5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc5e:	3301      	adds	r3, #1
 800cc60:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc62:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ce80 <_strtod_l+0x598>
 800cc66:	f04f 0a00 	mov.w	sl, #0
 800cc6a:	e676      	b.n	800c95a <_strtod_l+0x72>
 800cc6c:	4881      	ldr	r0, [pc, #516]	@ (800ce74 <_strtod_l+0x58c>)
 800cc6e:	f001 f8a7 	bl	800ddc0 <nan>
 800cc72:	ec5b ab10 	vmov	sl, fp, d0
 800cc76:	e670      	b.n	800c95a <_strtod_l+0x72>
 800cc78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc7a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cc7c:	eba8 0303 	sub.w	r3, r8, r3
 800cc80:	f1b9 0f00 	cmp.w	r9, #0
 800cc84:	bf08      	it	eq
 800cc86:	46a9      	moveq	r9, r5
 800cc88:	2d10      	cmp	r5, #16
 800cc8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc8c:	462c      	mov	r4, r5
 800cc8e:	bfa8      	it	ge
 800cc90:	2410      	movge	r4, #16
 800cc92:	f7f3 fc5f 	bl	8000554 <__aeabi_ui2d>
 800cc96:	2d09      	cmp	r5, #9
 800cc98:	4682      	mov	sl, r0
 800cc9a:	468b      	mov	fp, r1
 800cc9c:	dc13      	bgt.n	800ccc6 <_strtod_l+0x3de>
 800cc9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	f43f ae5a 	beq.w	800c95a <_strtod_l+0x72>
 800cca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cca8:	dd78      	ble.n	800cd9c <_strtod_l+0x4b4>
 800ccaa:	2b16      	cmp	r3, #22
 800ccac:	dc5f      	bgt.n	800cd6e <_strtod_l+0x486>
 800ccae:	4972      	ldr	r1, [pc, #456]	@ (800ce78 <_strtod_l+0x590>)
 800ccb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ccb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccb8:	4652      	mov	r2, sl
 800ccba:	465b      	mov	r3, fp
 800ccbc:	f7f3 fcc4 	bl	8000648 <__aeabi_dmul>
 800ccc0:	4682      	mov	sl, r0
 800ccc2:	468b      	mov	fp, r1
 800ccc4:	e649      	b.n	800c95a <_strtod_l+0x72>
 800ccc6:	4b6c      	ldr	r3, [pc, #432]	@ (800ce78 <_strtod_l+0x590>)
 800ccc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cccc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ccd0:	f7f3 fcba 	bl	8000648 <__aeabi_dmul>
 800ccd4:	4682      	mov	sl, r0
 800ccd6:	4638      	mov	r0, r7
 800ccd8:	468b      	mov	fp, r1
 800ccda:	f7f3 fc3b 	bl	8000554 <__aeabi_ui2d>
 800ccde:	4602      	mov	r2, r0
 800cce0:	460b      	mov	r3, r1
 800cce2:	4650      	mov	r0, sl
 800cce4:	4659      	mov	r1, fp
 800cce6:	f7f3 faf9 	bl	80002dc <__adddf3>
 800ccea:	2d0f      	cmp	r5, #15
 800ccec:	4682      	mov	sl, r0
 800ccee:	468b      	mov	fp, r1
 800ccf0:	ddd5      	ble.n	800cc9e <_strtod_l+0x3b6>
 800ccf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccf4:	1b2c      	subs	r4, r5, r4
 800ccf6:	441c      	add	r4, r3
 800ccf8:	2c00      	cmp	r4, #0
 800ccfa:	f340 8093 	ble.w	800ce24 <_strtod_l+0x53c>
 800ccfe:	f014 030f 	ands.w	r3, r4, #15
 800cd02:	d00a      	beq.n	800cd1a <_strtod_l+0x432>
 800cd04:	495c      	ldr	r1, [pc, #368]	@ (800ce78 <_strtod_l+0x590>)
 800cd06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cd0a:	4652      	mov	r2, sl
 800cd0c:	465b      	mov	r3, fp
 800cd0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd12:	f7f3 fc99 	bl	8000648 <__aeabi_dmul>
 800cd16:	4682      	mov	sl, r0
 800cd18:	468b      	mov	fp, r1
 800cd1a:	f034 040f 	bics.w	r4, r4, #15
 800cd1e:	d073      	beq.n	800ce08 <_strtod_l+0x520>
 800cd20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cd24:	dd49      	ble.n	800cdba <_strtod_l+0x4d2>
 800cd26:	2400      	movs	r4, #0
 800cd28:	46a0      	mov	r8, r4
 800cd2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cd2c:	46a1      	mov	r9, r4
 800cd2e:	9a05      	ldr	r2, [sp, #20]
 800cd30:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ce80 <_strtod_l+0x598>
 800cd34:	2322      	movs	r3, #34	@ 0x22
 800cd36:	6013      	str	r3, [r2, #0]
 800cd38:	f04f 0a00 	mov.w	sl, #0
 800cd3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	f43f ae0b 	beq.w	800c95a <_strtod_l+0x72>
 800cd44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd46:	9805      	ldr	r0, [sp, #20]
 800cd48:	f7ff f946 	bl	800bfd8 <_Bfree>
 800cd4c:	9805      	ldr	r0, [sp, #20]
 800cd4e:	4649      	mov	r1, r9
 800cd50:	f7ff f942 	bl	800bfd8 <_Bfree>
 800cd54:	9805      	ldr	r0, [sp, #20]
 800cd56:	4641      	mov	r1, r8
 800cd58:	f7ff f93e 	bl	800bfd8 <_Bfree>
 800cd5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd5e:	9805      	ldr	r0, [sp, #20]
 800cd60:	f7ff f93a 	bl	800bfd8 <_Bfree>
 800cd64:	9805      	ldr	r0, [sp, #20]
 800cd66:	4621      	mov	r1, r4
 800cd68:	f7ff f936 	bl	800bfd8 <_Bfree>
 800cd6c:	e5f5      	b.n	800c95a <_strtod_l+0x72>
 800cd6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cd74:	4293      	cmp	r3, r2
 800cd76:	dbbc      	blt.n	800ccf2 <_strtod_l+0x40a>
 800cd78:	4c3f      	ldr	r4, [pc, #252]	@ (800ce78 <_strtod_l+0x590>)
 800cd7a:	f1c5 050f 	rsb	r5, r5, #15
 800cd7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cd82:	4652      	mov	r2, sl
 800cd84:	465b      	mov	r3, fp
 800cd86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd8a:	f7f3 fc5d 	bl	8000648 <__aeabi_dmul>
 800cd8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd90:	1b5d      	subs	r5, r3, r5
 800cd92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cd96:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cd9a:	e78f      	b.n	800ccbc <_strtod_l+0x3d4>
 800cd9c:	3316      	adds	r3, #22
 800cd9e:	dba8      	blt.n	800ccf2 <_strtod_l+0x40a>
 800cda0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cda2:	eba3 0808 	sub.w	r8, r3, r8
 800cda6:	4b34      	ldr	r3, [pc, #208]	@ (800ce78 <_strtod_l+0x590>)
 800cda8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cdac:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cdb0:	4650      	mov	r0, sl
 800cdb2:	4659      	mov	r1, fp
 800cdb4:	f7f3 fd72 	bl	800089c <__aeabi_ddiv>
 800cdb8:	e782      	b.n	800ccc0 <_strtod_l+0x3d8>
 800cdba:	2300      	movs	r3, #0
 800cdbc:	4f2f      	ldr	r7, [pc, #188]	@ (800ce7c <_strtod_l+0x594>)
 800cdbe:	1124      	asrs	r4, r4, #4
 800cdc0:	4650      	mov	r0, sl
 800cdc2:	4659      	mov	r1, fp
 800cdc4:	461e      	mov	r6, r3
 800cdc6:	2c01      	cmp	r4, #1
 800cdc8:	dc21      	bgt.n	800ce0e <_strtod_l+0x526>
 800cdca:	b10b      	cbz	r3, 800cdd0 <_strtod_l+0x4e8>
 800cdcc:	4682      	mov	sl, r0
 800cdce:	468b      	mov	fp, r1
 800cdd0:	492a      	ldr	r1, [pc, #168]	@ (800ce7c <_strtod_l+0x594>)
 800cdd2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cdd6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cdda:	4652      	mov	r2, sl
 800cddc:	465b      	mov	r3, fp
 800cdde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cde2:	f7f3 fc31 	bl	8000648 <__aeabi_dmul>
 800cde6:	4b26      	ldr	r3, [pc, #152]	@ (800ce80 <_strtod_l+0x598>)
 800cde8:	460a      	mov	r2, r1
 800cdea:	400b      	ands	r3, r1
 800cdec:	4925      	ldr	r1, [pc, #148]	@ (800ce84 <_strtod_l+0x59c>)
 800cdee:	428b      	cmp	r3, r1
 800cdf0:	4682      	mov	sl, r0
 800cdf2:	d898      	bhi.n	800cd26 <_strtod_l+0x43e>
 800cdf4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cdf8:	428b      	cmp	r3, r1
 800cdfa:	bf86      	itte	hi
 800cdfc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ce88 <_strtod_l+0x5a0>
 800ce00:	f04f 3aff 	movhi.w	sl, #4294967295
 800ce04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ce08:	2300      	movs	r3, #0
 800ce0a:	9308      	str	r3, [sp, #32]
 800ce0c:	e076      	b.n	800cefc <_strtod_l+0x614>
 800ce0e:	07e2      	lsls	r2, r4, #31
 800ce10:	d504      	bpl.n	800ce1c <_strtod_l+0x534>
 800ce12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce16:	f7f3 fc17 	bl	8000648 <__aeabi_dmul>
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	3601      	adds	r6, #1
 800ce1e:	1064      	asrs	r4, r4, #1
 800ce20:	3708      	adds	r7, #8
 800ce22:	e7d0      	b.n	800cdc6 <_strtod_l+0x4de>
 800ce24:	d0f0      	beq.n	800ce08 <_strtod_l+0x520>
 800ce26:	4264      	negs	r4, r4
 800ce28:	f014 020f 	ands.w	r2, r4, #15
 800ce2c:	d00a      	beq.n	800ce44 <_strtod_l+0x55c>
 800ce2e:	4b12      	ldr	r3, [pc, #72]	@ (800ce78 <_strtod_l+0x590>)
 800ce30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce34:	4650      	mov	r0, sl
 800ce36:	4659      	mov	r1, fp
 800ce38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3c:	f7f3 fd2e 	bl	800089c <__aeabi_ddiv>
 800ce40:	4682      	mov	sl, r0
 800ce42:	468b      	mov	fp, r1
 800ce44:	1124      	asrs	r4, r4, #4
 800ce46:	d0df      	beq.n	800ce08 <_strtod_l+0x520>
 800ce48:	2c1f      	cmp	r4, #31
 800ce4a:	dd1f      	ble.n	800ce8c <_strtod_l+0x5a4>
 800ce4c:	2400      	movs	r4, #0
 800ce4e:	46a0      	mov	r8, r4
 800ce50:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ce52:	46a1      	mov	r9, r4
 800ce54:	9a05      	ldr	r2, [sp, #20]
 800ce56:	2322      	movs	r3, #34	@ 0x22
 800ce58:	f04f 0a00 	mov.w	sl, #0
 800ce5c:	f04f 0b00 	mov.w	fp, #0
 800ce60:	6013      	str	r3, [r2, #0]
 800ce62:	e76b      	b.n	800cd3c <_strtod_l+0x454>
 800ce64:	0800ee71 	.word	0x0800ee71
 800ce68:	0800f138 	.word	0x0800f138
 800ce6c:	0800ee69 	.word	0x0800ee69
 800ce70:	0800eea0 	.word	0x0800eea0
 800ce74:	0800efd9 	.word	0x0800efd9
 800ce78:	0800f070 	.word	0x0800f070
 800ce7c:	0800f048 	.word	0x0800f048
 800ce80:	7ff00000 	.word	0x7ff00000
 800ce84:	7ca00000 	.word	0x7ca00000
 800ce88:	7fefffff 	.word	0x7fefffff
 800ce8c:	f014 0310 	ands.w	r3, r4, #16
 800ce90:	bf18      	it	ne
 800ce92:	236a      	movne	r3, #106	@ 0x6a
 800ce94:	4ea9      	ldr	r6, [pc, #676]	@ (800d13c <_strtod_l+0x854>)
 800ce96:	9308      	str	r3, [sp, #32]
 800ce98:	4650      	mov	r0, sl
 800ce9a:	4659      	mov	r1, fp
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	07e7      	lsls	r7, r4, #31
 800cea0:	d504      	bpl.n	800ceac <_strtod_l+0x5c4>
 800cea2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cea6:	f7f3 fbcf 	bl	8000648 <__aeabi_dmul>
 800ceaa:	2301      	movs	r3, #1
 800ceac:	1064      	asrs	r4, r4, #1
 800ceae:	f106 0608 	add.w	r6, r6, #8
 800ceb2:	d1f4      	bne.n	800ce9e <_strtod_l+0x5b6>
 800ceb4:	b10b      	cbz	r3, 800ceba <_strtod_l+0x5d2>
 800ceb6:	4682      	mov	sl, r0
 800ceb8:	468b      	mov	fp, r1
 800ceba:	9b08      	ldr	r3, [sp, #32]
 800cebc:	b1b3      	cbz	r3, 800ceec <_strtod_l+0x604>
 800cebe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cec2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	4659      	mov	r1, fp
 800ceca:	dd0f      	ble.n	800ceec <_strtod_l+0x604>
 800cecc:	2b1f      	cmp	r3, #31
 800cece:	dd56      	ble.n	800cf7e <_strtod_l+0x696>
 800ced0:	2b34      	cmp	r3, #52	@ 0x34
 800ced2:	bfde      	ittt	le
 800ced4:	f04f 33ff 	movle.w	r3, #4294967295
 800ced8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cedc:	4093      	lslle	r3, r2
 800cede:	f04f 0a00 	mov.w	sl, #0
 800cee2:	bfcc      	ite	gt
 800cee4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cee8:	ea03 0b01 	andle.w	fp, r3, r1
 800ceec:	2200      	movs	r2, #0
 800ceee:	2300      	movs	r3, #0
 800cef0:	4650      	mov	r0, sl
 800cef2:	4659      	mov	r1, fp
 800cef4:	f7f3 fe10 	bl	8000b18 <__aeabi_dcmpeq>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	d1a7      	bne.n	800ce4c <_strtod_l+0x564>
 800cefc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cefe:	9300      	str	r3, [sp, #0]
 800cf00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cf02:	9805      	ldr	r0, [sp, #20]
 800cf04:	462b      	mov	r3, r5
 800cf06:	464a      	mov	r2, r9
 800cf08:	f7ff f8ce 	bl	800c0a8 <__s2b>
 800cf0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	f43f af09 	beq.w	800cd26 <_strtod_l+0x43e>
 800cf14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf18:	2a00      	cmp	r2, #0
 800cf1a:	eba3 0308 	sub.w	r3, r3, r8
 800cf1e:	bfa8      	it	ge
 800cf20:	2300      	movge	r3, #0
 800cf22:	9312      	str	r3, [sp, #72]	@ 0x48
 800cf24:	2400      	movs	r4, #0
 800cf26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cf2a:	9316      	str	r3, [sp, #88]	@ 0x58
 800cf2c:	46a0      	mov	r8, r4
 800cf2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf30:	9805      	ldr	r0, [sp, #20]
 800cf32:	6859      	ldr	r1, [r3, #4]
 800cf34:	f7ff f810 	bl	800bf58 <_Balloc>
 800cf38:	4681      	mov	r9, r0
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	f43f aef7 	beq.w	800cd2e <_strtod_l+0x446>
 800cf40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf42:	691a      	ldr	r2, [r3, #16]
 800cf44:	3202      	adds	r2, #2
 800cf46:	f103 010c 	add.w	r1, r3, #12
 800cf4a:	0092      	lsls	r2, r2, #2
 800cf4c:	300c      	adds	r0, #12
 800cf4e:	f7fe f896 	bl	800b07e <memcpy>
 800cf52:	ec4b ab10 	vmov	d0, sl, fp
 800cf56:	9805      	ldr	r0, [sp, #20]
 800cf58:	aa1c      	add	r2, sp, #112	@ 0x70
 800cf5a:	a91b      	add	r1, sp, #108	@ 0x6c
 800cf5c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cf60:	f7ff fbd6 	bl	800c710 <__d2b>
 800cf64:	901a      	str	r0, [sp, #104]	@ 0x68
 800cf66:	2800      	cmp	r0, #0
 800cf68:	f43f aee1 	beq.w	800cd2e <_strtod_l+0x446>
 800cf6c:	9805      	ldr	r0, [sp, #20]
 800cf6e:	2101      	movs	r1, #1
 800cf70:	f7ff f930 	bl	800c1d4 <__i2b>
 800cf74:	4680      	mov	r8, r0
 800cf76:	b948      	cbnz	r0, 800cf8c <_strtod_l+0x6a4>
 800cf78:	f04f 0800 	mov.w	r8, #0
 800cf7c:	e6d7      	b.n	800cd2e <_strtod_l+0x446>
 800cf7e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf82:	fa02 f303 	lsl.w	r3, r2, r3
 800cf86:	ea03 0a0a 	and.w	sl, r3, sl
 800cf8a:	e7af      	b.n	800ceec <_strtod_l+0x604>
 800cf8c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cf8e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cf90:	2d00      	cmp	r5, #0
 800cf92:	bfab      	itete	ge
 800cf94:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cf96:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cf98:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cf9a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cf9c:	bfac      	ite	ge
 800cf9e:	18ef      	addge	r7, r5, r3
 800cfa0:	1b5e      	sublt	r6, r3, r5
 800cfa2:	9b08      	ldr	r3, [sp, #32]
 800cfa4:	1aed      	subs	r5, r5, r3
 800cfa6:	4415      	add	r5, r2
 800cfa8:	4b65      	ldr	r3, [pc, #404]	@ (800d140 <_strtod_l+0x858>)
 800cfaa:	3d01      	subs	r5, #1
 800cfac:	429d      	cmp	r5, r3
 800cfae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cfb2:	da50      	bge.n	800d056 <_strtod_l+0x76e>
 800cfb4:	1b5b      	subs	r3, r3, r5
 800cfb6:	2b1f      	cmp	r3, #31
 800cfb8:	eba2 0203 	sub.w	r2, r2, r3
 800cfbc:	f04f 0101 	mov.w	r1, #1
 800cfc0:	dc3d      	bgt.n	800d03e <_strtod_l+0x756>
 800cfc2:	fa01 f303 	lsl.w	r3, r1, r3
 800cfc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cfc8:	2300      	movs	r3, #0
 800cfca:	9310      	str	r3, [sp, #64]	@ 0x40
 800cfcc:	18bd      	adds	r5, r7, r2
 800cfce:	9b08      	ldr	r3, [sp, #32]
 800cfd0:	42af      	cmp	r7, r5
 800cfd2:	4416      	add	r6, r2
 800cfd4:	441e      	add	r6, r3
 800cfd6:	463b      	mov	r3, r7
 800cfd8:	bfa8      	it	ge
 800cfda:	462b      	movge	r3, r5
 800cfdc:	42b3      	cmp	r3, r6
 800cfde:	bfa8      	it	ge
 800cfe0:	4633      	movge	r3, r6
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	bfc2      	ittt	gt
 800cfe6:	1aed      	subgt	r5, r5, r3
 800cfe8:	1af6      	subgt	r6, r6, r3
 800cfea:	1aff      	subgt	r7, r7, r3
 800cfec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	dd16      	ble.n	800d020 <_strtod_l+0x738>
 800cff2:	4641      	mov	r1, r8
 800cff4:	9805      	ldr	r0, [sp, #20]
 800cff6:	461a      	mov	r2, r3
 800cff8:	f7ff f9a4 	bl	800c344 <__pow5mult>
 800cffc:	4680      	mov	r8, r0
 800cffe:	2800      	cmp	r0, #0
 800d000:	d0ba      	beq.n	800cf78 <_strtod_l+0x690>
 800d002:	4601      	mov	r1, r0
 800d004:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d006:	9805      	ldr	r0, [sp, #20]
 800d008:	f7ff f8fa 	bl	800c200 <__multiply>
 800d00c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d00e:	2800      	cmp	r0, #0
 800d010:	f43f ae8d 	beq.w	800cd2e <_strtod_l+0x446>
 800d014:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d016:	9805      	ldr	r0, [sp, #20]
 800d018:	f7fe ffde 	bl	800bfd8 <_Bfree>
 800d01c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d01e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d020:	2d00      	cmp	r5, #0
 800d022:	dc1d      	bgt.n	800d060 <_strtod_l+0x778>
 800d024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d026:	2b00      	cmp	r3, #0
 800d028:	dd23      	ble.n	800d072 <_strtod_l+0x78a>
 800d02a:	4649      	mov	r1, r9
 800d02c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d02e:	9805      	ldr	r0, [sp, #20]
 800d030:	f7ff f988 	bl	800c344 <__pow5mult>
 800d034:	4681      	mov	r9, r0
 800d036:	b9e0      	cbnz	r0, 800d072 <_strtod_l+0x78a>
 800d038:	f04f 0900 	mov.w	r9, #0
 800d03c:	e677      	b.n	800cd2e <_strtod_l+0x446>
 800d03e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d042:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d046:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d04a:	35e2      	adds	r5, #226	@ 0xe2
 800d04c:	fa01 f305 	lsl.w	r3, r1, r5
 800d050:	9310      	str	r3, [sp, #64]	@ 0x40
 800d052:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d054:	e7ba      	b.n	800cfcc <_strtod_l+0x6e4>
 800d056:	2300      	movs	r3, #0
 800d058:	9310      	str	r3, [sp, #64]	@ 0x40
 800d05a:	2301      	movs	r3, #1
 800d05c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d05e:	e7b5      	b.n	800cfcc <_strtod_l+0x6e4>
 800d060:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d062:	9805      	ldr	r0, [sp, #20]
 800d064:	462a      	mov	r2, r5
 800d066:	f7ff f9c7 	bl	800c3f8 <__lshift>
 800d06a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d06c:	2800      	cmp	r0, #0
 800d06e:	d1d9      	bne.n	800d024 <_strtod_l+0x73c>
 800d070:	e65d      	b.n	800cd2e <_strtod_l+0x446>
 800d072:	2e00      	cmp	r6, #0
 800d074:	dd07      	ble.n	800d086 <_strtod_l+0x79e>
 800d076:	4649      	mov	r1, r9
 800d078:	9805      	ldr	r0, [sp, #20]
 800d07a:	4632      	mov	r2, r6
 800d07c:	f7ff f9bc 	bl	800c3f8 <__lshift>
 800d080:	4681      	mov	r9, r0
 800d082:	2800      	cmp	r0, #0
 800d084:	d0d8      	beq.n	800d038 <_strtod_l+0x750>
 800d086:	2f00      	cmp	r7, #0
 800d088:	dd08      	ble.n	800d09c <_strtod_l+0x7b4>
 800d08a:	4641      	mov	r1, r8
 800d08c:	9805      	ldr	r0, [sp, #20]
 800d08e:	463a      	mov	r2, r7
 800d090:	f7ff f9b2 	bl	800c3f8 <__lshift>
 800d094:	4680      	mov	r8, r0
 800d096:	2800      	cmp	r0, #0
 800d098:	f43f ae49 	beq.w	800cd2e <_strtod_l+0x446>
 800d09c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d09e:	9805      	ldr	r0, [sp, #20]
 800d0a0:	464a      	mov	r2, r9
 800d0a2:	f7ff fa31 	bl	800c508 <__mdiff>
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	f43f ae40 	beq.w	800cd2e <_strtod_l+0x446>
 800d0ae:	68c3      	ldr	r3, [r0, #12]
 800d0b0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60c3      	str	r3, [r0, #12]
 800d0b6:	4641      	mov	r1, r8
 800d0b8:	f7ff fa0a 	bl	800c4d0 <__mcmp>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	da45      	bge.n	800d14c <_strtod_l+0x864>
 800d0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0c2:	ea53 030a 	orrs.w	r3, r3, sl
 800d0c6:	d16b      	bne.n	800d1a0 <_strtod_l+0x8b8>
 800d0c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d167      	bne.n	800d1a0 <_strtod_l+0x8b8>
 800d0d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0d4:	0d1b      	lsrs	r3, r3, #20
 800d0d6:	051b      	lsls	r3, r3, #20
 800d0d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0dc:	d960      	bls.n	800d1a0 <_strtod_l+0x8b8>
 800d0de:	6963      	ldr	r3, [r4, #20]
 800d0e0:	b913      	cbnz	r3, 800d0e8 <_strtod_l+0x800>
 800d0e2:	6923      	ldr	r3, [r4, #16]
 800d0e4:	2b01      	cmp	r3, #1
 800d0e6:	dd5b      	ble.n	800d1a0 <_strtod_l+0x8b8>
 800d0e8:	4621      	mov	r1, r4
 800d0ea:	2201      	movs	r2, #1
 800d0ec:	9805      	ldr	r0, [sp, #20]
 800d0ee:	f7ff f983 	bl	800c3f8 <__lshift>
 800d0f2:	4641      	mov	r1, r8
 800d0f4:	4604      	mov	r4, r0
 800d0f6:	f7ff f9eb 	bl	800c4d0 <__mcmp>
 800d0fa:	2800      	cmp	r0, #0
 800d0fc:	dd50      	ble.n	800d1a0 <_strtod_l+0x8b8>
 800d0fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d102:	9a08      	ldr	r2, [sp, #32]
 800d104:	0d1b      	lsrs	r3, r3, #20
 800d106:	051b      	lsls	r3, r3, #20
 800d108:	2a00      	cmp	r2, #0
 800d10a:	d06a      	beq.n	800d1e2 <_strtod_l+0x8fa>
 800d10c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d110:	d867      	bhi.n	800d1e2 <_strtod_l+0x8fa>
 800d112:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d116:	f67f ae9d 	bls.w	800ce54 <_strtod_l+0x56c>
 800d11a:	4b0a      	ldr	r3, [pc, #40]	@ (800d144 <_strtod_l+0x85c>)
 800d11c:	4650      	mov	r0, sl
 800d11e:	4659      	mov	r1, fp
 800d120:	2200      	movs	r2, #0
 800d122:	f7f3 fa91 	bl	8000648 <__aeabi_dmul>
 800d126:	4b08      	ldr	r3, [pc, #32]	@ (800d148 <_strtod_l+0x860>)
 800d128:	400b      	ands	r3, r1
 800d12a:	4682      	mov	sl, r0
 800d12c:	468b      	mov	fp, r1
 800d12e:	2b00      	cmp	r3, #0
 800d130:	f47f ae08 	bne.w	800cd44 <_strtod_l+0x45c>
 800d134:	9a05      	ldr	r2, [sp, #20]
 800d136:	2322      	movs	r3, #34	@ 0x22
 800d138:	6013      	str	r3, [r2, #0]
 800d13a:	e603      	b.n	800cd44 <_strtod_l+0x45c>
 800d13c:	0800f160 	.word	0x0800f160
 800d140:	fffffc02 	.word	0xfffffc02
 800d144:	39500000 	.word	0x39500000
 800d148:	7ff00000 	.word	0x7ff00000
 800d14c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d150:	d165      	bne.n	800d21e <_strtod_l+0x936>
 800d152:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d154:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d158:	b35a      	cbz	r2, 800d1b2 <_strtod_l+0x8ca>
 800d15a:	4a9f      	ldr	r2, [pc, #636]	@ (800d3d8 <_strtod_l+0xaf0>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d12b      	bne.n	800d1b8 <_strtod_l+0x8d0>
 800d160:	9b08      	ldr	r3, [sp, #32]
 800d162:	4651      	mov	r1, sl
 800d164:	b303      	cbz	r3, 800d1a8 <_strtod_l+0x8c0>
 800d166:	4b9d      	ldr	r3, [pc, #628]	@ (800d3dc <_strtod_l+0xaf4>)
 800d168:	465a      	mov	r2, fp
 800d16a:	4013      	ands	r3, r2
 800d16c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d170:	f04f 32ff 	mov.w	r2, #4294967295
 800d174:	d81b      	bhi.n	800d1ae <_strtod_l+0x8c6>
 800d176:	0d1b      	lsrs	r3, r3, #20
 800d178:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d17c:	fa02 f303 	lsl.w	r3, r2, r3
 800d180:	4299      	cmp	r1, r3
 800d182:	d119      	bne.n	800d1b8 <_strtod_l+0x8d0>
 800d184:	4b96      	ldr	r3, [pc, #600]	@ (800d3e0 <_strtod_l+0xaf8>)
 800d186:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d188:	429a      	cmp	r2, r3
 800d18a:	d102      	bne.n	800d192 <_strtod_l+0x8aa>
 800d18c:	3101      	adds	r1, #1
 800d18e:	f43f adce 	beq.w	800cd2e <_strtod_l+0x446>
 800d192:	4b92      	ldr	r3, [pc, #584]	@ (800d3dc <_strtod_l+0xaf4>)
 800d194:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d196:	401a      	ands	r2, r3
 800d198:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d19c:	f04f 0a00 	mov.w	sl, #0
 800d1a0:	9b08      	ldr	r3, [sp, #32]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d1b9      	bne.n	800d11a <_strtod_l+0x832>
 800d1a6:	e5cd      	b.n	800cd44 <_strtod_l+0x45c>
 800d1a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d1ac:	e7e8      	b.n	800d180 <_strtod_l+0x898>
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	e7e6      	b.n	800d180 <_strtod_l+0x898>
 800d1b2:	ea53 030a 	orrs.w	r3, r3, sl
 800d1b6:	d0a2      	beq.n	800d0fe <_strtod_l+0x816>
 800d1b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d1ba:	b1db      	cbz	r3, 800d1f4 <_strtod_l+0x90c>
 800d1bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d1be:	4213      	tst	r3, r2
 800d1c0:	d0ee      	beq.n	800d1a0 <_strtod_l+0x8b8>
 800d1c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1c4:	9a08      	ldr	r2, [sp, #32]
 800d1c6:	4650      	mov	r0, sl
 800d1c8:	4659      	mov	r1, fp
 800d1ca:	b1bb      	cbz	r3, 800d1fc <_strtod_l+0x914>
 800d1cc:	f7ff fb6e 	bl	800c8ac <sulp>
 800d1d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1d4:	ec53 2b10 	vmov	r2, r3, d0
 800d1d8:	f7f3 f880 	bl	80002dc <__adddf3>
 800d1dc:	4682      	mov	sl, r0
 800d1de:	468b      	mov	fp, r1
 800d1e0:	e7de      	b.n	800d1a0 <_strtod_l+0x8b8>
 800d1e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d1e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d1ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d1ee:	f04f 3aff 	mov.w	sl, #4294967295
 800d1f2:	e7d5      	b.n	800d1a0 <_strtod_l+0x8b8>
 800d1f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1f6:	ea13 0f0a 	tst.w	r3, sl
 800d1fa:	e7e1      	b.n	800d1c0 <_strtod_l+0x8d8>
 800d1fc:	f7ff fb56 	bl	800c8ac <sulp>
 800d200:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d204:	ec53 2b10 	vmov	r2, r3, d0
 800d208:	f7f3 f866 	bl	80002d8 <__aeabi_dsub>
 800d20c:	2200      	movs	r2, #0
 800d20e:	2300      	movs	r3, #0
 800d210:	4682      	mov	sl, r0
 800d212:	468b      	mov	fp, r1
 800d214:	f7f3 fc80 	bl	8000b18 <__aeabi_dcmpeq>
 800d218:	2800      	cmp	r0, #0
 800d21a:	d0c1      	beq.n	800d1a0 <_strtod_l+0x8b8>
 800d21c:	e61a      	b.n	800ce54 <_strtod_l+0x56c>
 800d21e:	4641      	mov	r1, r8
 800d220:	4620      	mov	r0, r4
 800d222:	f7ff facd 	bl	800c7c0 <__ratio>
 800d226:	ec57 6b10 	vmov	r6, r7, d0
 800d22a:	2200      	movs	r2, #0
 800d22c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d230:	4630      	mov	r0, r6
 800d232:	4639      	mov	r1, r7
 800d234:	f7f3 fc84 	bl	8000b40 <__aeabi_dcmple>
 800d238:	2800      	cmp	r0, #0
 800d23a:	d06f      	beq.n	800d31c <_strtod_l+0xa34>
 800d23c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d17a      	bne.n	800d338 <_strtod_l+0xa50>
 800d242:	f1ba 0f00 	cmp.w	sl, #0
 800d246:	d158      	bne.n	800d2fa <_strtod_l+0xa12>
 800d248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d24a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d15a      	bne.n	800d308 <_strtod_l+0xa20>
 800d252:	4b64      	ldr	r3, [pc, #400]	@ (800d3e4 <_strtod_l+0xafc>)
 800d254:	2200      	movs	r2, #0
 800d256:	4630      	mov	r0, r6
 800d258:	4639      	mov	r1, r7
 800d25a:	f7f3 fc67 	bl	8000b2c <__aeabi_dcmplt>
 800d25e:	2800      	cmp	r0, #0
 800d260:	d159      	bne.n	800d316 <_strtod_l+0xa2e>
 800d262:	4630      	mov	r0, r6
 800d264:	4639      	mov	r1, r7
 800d266:	4b60      	ldr	r3, [pc, #384]	@ (800d3e8 <_strtod_l+0xb00>)
 800d268:	2200      	movs	r2, #0
 800d26a:	f7f3 f9ed 	bl	8000648 <__aeabi_dmul>
 800d26e:	4606      	mov	r6, r0
 800d270:	460f      	mov	r7, r1
 800d272:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d276:	9606      	str	r6, [sp, #24]
 800d278:	9307      	str	r3, [sp, #28]
 800d27a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d27e:	4d57      	ldr	r5, [pc, #348]	@ (800d3dc <_strtod_l+0xaf4>)
 800d280:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d286:	401d      	ands	r5, r3
 800d288:	4b58      	ldr	r3, [pc, #352]	@ (800d3ec <_strtod_l+0xb04>)
 800d28a:	429d      	cmp	r5, r3
 800d28c:	f040 80b2 	bne.w	800d3f4 <_strtod_l+0xb0c>
 800d290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d292:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d296:	ec4b ab10 	vmov	d0, sl, fp
 800d29a:	f7ff f9c9 	bl	800c630 <__ulp>
 800d29e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d2a2:	ec51 0b10 	vmov	r0, r1, d0
 800d2a6:	f7f3 f9cf 	bl	8000648 <__aeabi_dmul>
 800d2aa:	4652      	mov	r2, sl
 800d2ac:	465b      	mov	r3, fp
 800d2ae:	f7f3 f815 	bl	80002dc <__adddf3>
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	4949      	ldr	r1, [pc, #292]	@ (800d3dc <_strtod_l+0xaf4>)
 800d2b6:	4a4e      	ldr	r2, [pc, #312]	@ (800d3f0 <_strtod_l+0xb08>)
 800d2b8:	4019      	ands	r1, r3
 800d2ba:	4291      	cmp	r1, r2
 800d2bc:	4682      	mov	sl, r0
 800d2be:	d942      	bls.n	800d346 <_strtod_l+0xa5e>
 800d2c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d2c2:	4b47      	ldr	r3, [pc, #284]	@ (800d3e0 <_strtod_l+0xaf8>)
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d103      	bne.n	800d2d0 <_strtod_l+0x9e8>
 800d2c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2ca:	3301      	adds	r3, #1
 800d2cc:	f43f ad2f 	beq.w	800cd2e <_strtod_l+0x446>
 800d2d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d3e0 <_strtod_l+0xaf8>
 800d2d4:	f04f 3aff 	mov.w	sl, #4294967295
 800d2d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d2da:	9805      	ldr	r0, [sp, #20]
 800d2dc:	f7fe fe7c 	bl	800bfd8 <_Bfree>
 800d2e0:	9805      	ldr	r0, [sp, #20]
 800d2e2:	4649      	mov	r1, r9
 800d2e4:	f7fe fe78 	bl	800bfd8 <_Bfree>
 800d2e8:	9805      	ldr	r0, [sp, #20]
 800d2ea:	4641      	mov	r1, r8
 800d2ec:	f7fe fe74 	bl	800bfd8 <_Bfree>
 800d2f0:	9805      	ldr	r0, [sp, #20]
 800d2f2:	4621      	mov	r1, r4
 800d2f4:	f7fe fe70 	bl	800bfd8 <_Bfree>
 800d2f8:	e619      	b.n	800cf2e <_strtod_l+0x646>
 800d2fa:	f1ba 0f01 	cmp.w	sl, #1
 800d2fe:	d103      	bne.n	800d308 <_strtod_l+0xa20>
 800d300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d302:	2b00      	cmp	r3, #0
 800d304:	f43f ada6 	beq.w	800ce54 <_strtod_l+0x56c>
 800d308:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d3b8 <_strtod_l+0xad0>
 800d30c:	4f35      	ldr	r7, [pc, #212]	@ (800d3e4 <_strtod_l+0xafc>)
 800d30e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d312:	2600      	movs	r6, #0
 800d314:	e7b1      	b.n	800d27a <_strtod_l+0x992>
 800d316:	4f34      	ldr	r7, [pc, #208]	@ (800d3e8 <_strtod_l+0xb00>)
 800d318:	2600      	movs	r6, #0
 800d31a:	e7aa      	b.n	800d272 <_strtod_l+0x98a>
 800d31c:	4b32      	ldr	r3, [pc, #200]	@ (800d3e8 <_strtod_l+0xb00>)
 800d31e:	4630      	mov	r0, r6
 800d320:	4639      	mov	r1, r7
 800d322:	2200      	movs	r2, #0
 800d324:	f7f3 f990 	bl	8000648 <__aeabi_dmul>
 800d328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d32a:	4606      	mov	r6, r0
 800d32c:	460f      	mov	r7, r1
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d09f      	beq.n	800d272 <_strtod_l+0x98a>
 800d332:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d336:	e7a0      	b.n	800d27a <_strtod_l+0x992>
 800d338:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d3c0 <_strtod_l+0xad8>
 800d33c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d340:	ec57 6b17 	vmov	r6, r7, d7
 800d344:	e799      	b.n	800d27a <_strtod_l+0x992>
 800d346:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d34a:	9b08      	ldr	r3, [sp, #32]
 800d34c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d350:	2b00      	cmp	r3, #0
 800d352:	d1c1      	bne.n	800d2d8 <_strtod_l+0x9f0>
 800d354:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d358:	0d1b      	lsrs	r3, r3, #20
 800d35a:	051b      	lsls	r3, r3, #20
 800d35c:	429d      	cmp	r5, r3
 800d35e:	d1bb      	bne.n	800d2d8 <_strtod_l+0x9f0>
 800d360:	4630      	mov	r0, r6
 800d362:	4639      	mov	r1, r7
 800d364:	f7f3 fcd0 	bl	8000d08 <__aeabi_d2lz>
 800d368:	f7f3 f940 	bl	80005ec <__aeabi_l2d>
 800d36c:	4602      	mov	r2, r0
 800d36e:	460b      	mov	r3, r1
 800d370:	4630      	mov	r0, r6
 800d372:	4639      	mov	r1, r7
 800d374:	f7f2 ffb0 	bl	80002d8 <__aeabi_dsub>
 800d378:	460b      	mov	r3, r1
 800d37a:	4602      	mov	r2, r0
 800d37c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d380:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d386:	ea46 060a 	orr.w	r6, r6, sl
 800d38a:	431e      	orrs	r6, r3
 800d38c:	d06f      	beq.n	800d46e <_strtod_l+0xb86>
 800d38e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d3c8 <_strtod_l+0xae0>)
 800d390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d394:	f7f3 fbca 	bl	8000b2c <__aeabi_dcmplt>
 800d398:	2800      	cmp	r0, #0
 800d39a:	f47f acd3 	bne.w	800cd44 <_strtod_l+0x45c>
 800d39e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d3d0 <_strtod_l+0xae8>)
 800d3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3a8:	f7f3 fbde 	bl	8000b68 <__aeabi_dcmpgt>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d093      	beq.n	800d2d8 <_strtod_l+0x9f0>
 800d3b0:	e4c8      	b.n	800cd44 <_strtod_l+0x45c>
 800d3b2:	bf00      	nop
 800d3b4:	f3af 8000 	nop.w
 800d3b8:	00000000 	.word	0x00000000
 800d3bc:	bff00000 	.word	0xbff00000
 800d3c0:	00000000 	.word	0x00000000
 800d3c4:	3ff00000 	.word	0x3ff00000
 800d3c8:	94a03595 	.word	0x94a03595
 800d3cc:	3fdfffff 	.word	0x3fdfffff
 800d3d0:	35afe535 	.word	0x35afe535
 800d3d4:	3fe00000 	.word	0x3fe00000
 800d3d8:	000fffff 	.word	0x000fffff
 800d3dc:	7ff00000 	.word	0x7ff00000
 800d3e0:	7fefffff 	.word	0x7fefffff
 800d3e4:	3ff00000 	.word	0x3ff00000
 800d3e8:	3fe00000 	.word	0x3fe00000
 800d3ec:	7fe00000 	.word	0x7fe00000
 800d3f0:	7c9fffff 	.word	0x7c9fffff
 800d3f4:	9b08      	ldr	r3, [sp, #32]
 800d3f6:	b323      	cbz	r3, 800d442 <_strtod_l+0xb5a>
 800d3f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d3fc:	d821      	bhi.n	800d442 <_strtod_l+0xb5a>
 800d3fe:	a328      	add	r3, pc, #160	@ (adr r3, 800d4a0 <_strtod_l+0xbb8>)
 800d400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d404:	4630      	mov	r0, r6
 800d406:	4639      	mov	r1, r7
 800d408:	f7f3 fb9a 	bl	8000b40 <__aeabi_dcmple>
 800d40c:	b1a0      	cbz	r0, 800d438 <_strtod_l+0xb50>
 800d40e:	4639      	mov	r1, r7
 800d410:	4630      	mov	r0, r6
 800d412:	f7f3 fbf1 	bl	8000bf8 <__aeabi_d2uiz>
 800d416:	2801      	cmp	r0, #1
 800d418:	bf38      	it	cc
 800d41a:	2001      	movcc	r0, #1
 800d41c:	f7f3 f89a 	bl	8000554 <__aeabi_ui2d>
 800d420:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d422:	4606      	mov	r6, r0
 800d424:	460f      	mov	r7, r1
 800d426:	b9fb      	cbnz	r3, 800d468 <_strtod_l+0xb80>
 800d428:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d42c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d42e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d430:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d434:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d438:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d43a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d43e:	1b5b      	subs	r3, r3, r5
 800d440:	9311      	str	r3, [sp, #68]	@ 0x44
 800d442:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d446:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d44a:	f7ff f8f1 	bl	800c630 <__ulp>
 800d44e:	4650      	mov	r0, sl
 800d450:	ec53 2b10 	vmov	r2, r3, d0
 800d454:	4659      	mov	r1, fp
 800d456:	f7f3 f8f7 	bl	8000648 <__aeabi_dmul>
 800d45a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d45e:	f7f2 ff3d 	bl	80002dc <__adddf3>
 800d462:	4682      	mov	sl, r0
 800d464:	468b      	mov	fp, r1
 800d466:	e770      	b.n	800d34a <_strtod_l+0xa62>
 800d468:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d46c:	e7e0      	b.n	800d430 <_strtod_l+0xb48>
 800d46e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d4a8 <_strtod_l+0xbc0>)
 800d470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d474:	f7f3 fb5a 	bl	8000b2c <__aeabi_dcmplt>
 800d478:	e798      	b.n	800d3ac <_strtod_l+0xac4>
 800d47a:	2300      	movs	r3, #0
 800d47c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d47e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d480:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d482:	6013      	str	r3, [r2, #0]
 800d484:	f7ff ba6d 	b.w	800c962 <_strtod_l+0x7a>
 800d488:	2a65      	cmp	r2, #101	@ 0x65
 800d48a:	f43f ab68 	beq.w	800cb5e <_strtod_l+0x276>
 800d48e:	2a45      	cmp	r2, #69	@ 0x45
 800d490:	f43f ab65 	beq.w	800cb5e <_strtod_l+0x276>
 800d494:	2301      	movs	r3, #1
 800d496:	f7ff bba0 	b.w	800cbda <_strtod_l+0x2f2>
 800d49a:	bf00      	nop
 800d49c:	f3af 8000 	nop.w
 800d4a0:	ffc00000 	.word	0xffc00000
 800d4a4:	41dfffff 	.word	0x41dfffff
 800d4a8:	94a03595 	.word	0x94a03595
 800d4ac:	3fcfffff 	.word	0x3fcfffff

0800d4b0 <_strtod_r>:
 800d4b0:	4b01      	ldr	r3, [pc, #4]	@ (800d4b8 <_strtod_r+0x8>)
 800d4b2:	f7ff ba19 	b.w	800c8e8 <_strtod_l>
 800d4b6:	bf00      	nop
 800d4b8:	20000080 	.word	0x20000080

0800d4bc <_strtol_l.isra.0>:
 800d4bc:	2b24      	cmp	r3, #36	@ 0x24
 800d4be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4c2:	4686      	mov	lr, r0
 800d4c4:	4690      	mov	r8, r2
 800d4c6:	d801      	bhi.n	800d4cc <_strtol_l.isra.0+0x10>
 800d4c8:	2b01      	cmp	r3, #1
 800d4ca:	d106      	bne.n	800d4da <_strtol_l.isra.0+0x1e>
 800d4cc:	f7fd fdaa 	bl	800b024 <__errno>
 800d4d0:	2316      	movs	r3, #22
 800d4d2:	6003      	str	r3, [r0, #0]
 800d4d4:	2000      	movs	r0, #0
 800d4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4da:	4834      	ldr	r0, [pc, #208]	@ (800d5ac <_strtol_l.isra.0+0xf0>)
 800d4dc:	460d      	mov	r5, r1
 800d4de:	462a      	mov	r2, r5
 800d4e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d4e4:	5d06      	ldrb	r6, [r0, r4]
 800d4e6:	f016 0608 	ands.w	r6, r6, #8
 800d4ea:	d1f8      	bne.n	800d4de <_strtol_l.isra.0+0x22>
 800d4ec:	2c2d      	cmp	r4, #45	@ 0x2d
 800d4ee:	d110      	bne.n	800d512 <_strtol_l.isra.0+0x56>
 800d4f0:	782c      	ldrb	r4, [r5, #0]
 800d4f2:	2601      	movs	r6, #1
 800d4f4:	1c95      	adds	r5, r2, #2
 800d4f6:	f033 0210 	bics.w	r2, r3, #16
 800d4fa:	d115      	bne.n	800d528 <_strtol_l.isra.0+0x6c>
 800d4fc:	2c30      	cmp	r4, #48	@ 0x30
 800d4fe:	d10d      	bne.n	800d51c <_strtol_l.isra.0+0x60>
 800d500:	782a      	ldrb	r2, [r5, #0]
 800d502:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d506:	2a58      	cmp	r2, #88	@ 0x58
 800d508:	d108      	bne.n	800d51c <_strtol_l.isra.0+0x60>
 800d50a:	786c      	ldrb	r4, [r5, #1]
 800d50c:	3502      	adds	r5, #2
 800d50e:	2310      	movs	r3, #16
 800d510:	e00a      	b.n	800d528 <_strtol_l.isra.0+0x6c>
 800d512:	2c2b      	cmp	r4, #43	@ 0x2b
 800d514:	bf04      	itt	eq
 800d516:	782c      	ldrbeq	r4, [r5, #0]
 800d518:	1c95      	addeq	r5, r2, #2
 800d51a:	e7ec      	b.n	800d4f6 <_strtol_l.isra.0+0x3a>
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d1f6      	bne.n	800d50e <_strtol_l.isra.0+0x52>
 800d520:	2c30      	cmp	r4, #48	@ 0x30
 800d522:	bf14      	ite	ne
 800d524:	230a      	movne	r3, #10
 800d526:	2308      	moveq	r3, #8
 800d528:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d52c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d530:	2200      	movs	r2, #0
 800d532:	fbbc f9f3 	udiv	r9, ip, r3
 800d536:	4610      	mov	r0, r2
 800d538:	fb03 ca19 	mls	sl, r3, r9, ip
 800d53c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d540:	2f09      	cmp	r7, #9
 800d542:	d80f      	bhi.n	800d564 <_strtol_l.isra.0+0xa8>
 800d544:	463c      	mov	r4, r7
 800d546:	42a3      	cmp	r3, r4
 800d548:	dd1b      	ble.n	800d582 <_strtol_l.isra.0+0xc6>
 800d54a:	1c57      	adds	r7, r2, #1
 800d54c:	d007      	beq.n	800d55e <_strtol_l.isra.0+0xa2>
 800d54e:	4581      	cmp	r9, r0
 800d550:	d314      	bcc.n	800d57c <_strtol_l.isra.0+0xc0>
 800d552:	d101      	bne.n	800d558 <_strtol_l.isra.0+0x9c>
 800d554:	45a2      	cmp	sl, r4
 800d556:	db11      	blt.n	800d57c <_strtol_l.isra.0+0xc0>
 800d558:	fb00 4003 	mla	r0, r0, r3, r4
 800d55c:	2201      	movs	r2, #1
 800d55e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d562:	e7eb      	b.n	800d53c <_strtol_l.isra.0+0x80>
 800d564:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d568:	2f19      	cmp	r7, #25
 800d56a:	d801      	bhi.n	800d570 <_strtol_l.isra.0+0xb4>
 800d56c:	3c37      	subs	r4, #55	@ 0x37
 800d56e:	e7ea      	b.n	800d546 <_strtol_l.isra.0+0x8a>
 800d570:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d574:	2f19      	cmp	r7, #25
 800d576:	d804      	bhi.n	800d582 <_strtol_l.isra.0+0xc6>
 800d578:	3c57      	subs	r4, #87	@ 0x57
 800d57a:	e7e4      	b.n	800d546 <_strtol_l.isra.0+0x8a>
 800d57c:	f04f 32ff 	mov.w	r2, #4294967295
 800d580:	e7ed      	b.n	800d55e <_strtol_l.isra.0+0xa2>
 800d582:	1c53      	adds	r3, r2, #1
 800d584:	d108      	bne.n	800d598 <_strtol_l.isra.0+0xdc>
 800d586:	2322      	movs	r3, #34	@ 0x22
 800d588:	f8ce 3000 	str.w	r3, [lr]
 800d58c:	4660      	mov	r0, ip
 800d58e:	f1b8 0f00 	cmp.w	r8, #0
 800d592:	d0a0      	beq.n	800d4d6 <_strtol_l.isra.0+0x1a>
 800d594:	1e69      	subs	r1, r5, #1
 800d596:	e006      	b.n	800d5a6 <_strtol_l.isra.0+0xea>
 800d598:	b106      	cbz	r6, 800d59c <_strtol_l.isra.0+0xe0>
 800d59a:	4240      	negs	r0, r0
 800d59c:	f1b8 0f00 	cmp.w	r8, #0
 800d5a0:	d099      	beq.n	800d4d6 <_strtol_l.isra.0+0x1a>
 800d5a2:	2a00      	cmp	r2, #0
 800d5a4:	d1f6      	bne.n	800d594 <_strtol_l.isra.0+0xd8>
 800d5a6:	f8c8 1000 	str.w	r1, [r8]
 800d5aa:	e794      	b.n	800d4d6 <_strtol_l.isra.0+0x1a>
 800d5ac:	0800f189 	.word	0x0800f189

0800d5b0 <_strtol_r>:
 800d5b0:	f7ff bf84 	b.w	800d4bc <_strtol_l.isra.0>

0800d5b4 <__ssputs_r>:
 800d5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5b8:	688e      	ldr	r6, [r1, #8]
 800d5ba:	461f      	mov	r7, r3
 800d5bc:	42be      	cmp	r6, r7
 800d5be:	680b      	ldr	r3, [r1, #0]
 800d5c0:	4682      	mov	sl, r0
 800d5c2:	460c      	mov	r4, r1
 800d5c4:	4690      	mov	r8, r2
 800d5c6:	d82d      	bhi.n	800d624 <__ssputs_r+0x70>
 800d5c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d5d0:	d026      	beq.n	800d620 <__ssputs_r+0x6c>
 800d5d2:	6965      	ldr	r5, [r4, #20]
 800d5d4:	6909      	ldr	r1, [r1, #16]
 800d5d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5da:	eba3 0901 	sub.w	r9, r3, r1
 800d5de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5e2:	1c7b      	adds	r3, r7, #1
 800d5e4:	444b      	add	r3, r9
 800d5e6:	106d      	asrs	r5, r5, #1
 800d5e8:	429d      	cmp	r5, r3
 800d5ea:	bf38      	it	cc
 800d5ec:	461d      	movcc	r5, r3
 800d5ee:	0553      	lsls	r3, r2, #21
 800d5f0:	d527      	bpl.n	800d642 <__ssputs_r+0x8e>
 800d5f2:	4629      	mov	r1, r5
 800d5f4:	f7fe fc24 	bl	800be40 <_malloc_r>
 800d5f8:	4606      	mov	r6, r0
 800d5fa:	b360      	cbz	r0, 800d656 <__ssputs_r+0xa2>
 800d5fc:	6921      	ldr	r1, [r4, #16]
 800d5fe:	464a      	mov	r2, r9
 800d600:	f7fd fd3d 	bl	800b07e <memcpy>
 800d604:	89a3      	ldrh	r3, [r4, #12]
 800d606:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d60a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d60e:	81a3      	strh	r3, [r4, #12]
 800d610:	6126      	str	r6, [r4, #16]
 800d612:	6165      	str	r5, [r4, #20]
 800d614:	444e      	add	r6, r9
 800d616:	eba5 0509 	sub.w	r5, r5, r9
 800d61a:	6026      	str	r6, [r4, #0]
 800d61c:	60a5      	str	r5, [r4, #8]
 800d61e:	463e      	mov	r6, r7
 800d620:	42be      	cmp	r6, r7
 800d622:	d900      	bls.n	800d626 <__ssputs_r+0x72>
 800d624:	463e      	mov	r6, r7
 800d626:	6820      	ldr	r0, [r4, #0]
 800d628:	4632      	mov	r2, r6
 800d62a:	4641      	mov	r1, r8
 800d62c:	f000 fb6a 	bl	800dd04 <memmove>
 800d630:	68a3      	ldr	r3, [r4, #8]
 800d632:	1b9b      	subs	r3, r3, r6
 800d634:	60a3      	str	r3, [r4, #8]
 800d636:	6823      	ldr	r3, [r4, #0]
 800d638:	4433      	add	r3, r6
 800d63a:	6023      	str	r3, [r4, #0]
 800d63c:	2000      	movs	r0, #0
 800d63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d642:	462a      	mov	r2, r5
 800d644:	f000 ff41 	bl	800e4ca <_realloc_r>
 800d648:	4606      	mov	r6, r0
 800d64a:	2800      	cmp	r0, #0
 800d64c:	d1e0      	bne.n	800d610 <__ssputs_r+0x5c>
 800d64e:	6921      	ldr	r1, [r4, #16]
 800d650:	4650      	mov	r0, sl
 800d652:	f7fe fb81 	bl	800bd58 <_free_r>
 800d656:	230c      	movs	r3, #12
 800d658:	f8ca 3000 	str.w	r3, [sl]
 800d65c:	89a3      	ldrh	r3, [r4, #12]
 800d65e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d662:	81a3      	strh	r3, [r4, #12]
 800d664:	f04f 30ff 	mov.w	r0, #4294967295
 800d668:	e7e9      	b.n	800d63e <__ssputs_r+0x8a>
	...

0800d66c <_svfiprintf_r>:
 800d66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d670:	4698      	mov	r8, r3
 800d672:	898b      	ldrh	r3, [r1, #12]
 800d674:	061b      	lsls	r3, r3, #24
 800d676:	b09d      	sub	sp, #116	@ 0x74
 800d678:	4607      	mov	r7, r0
 800d67a:	460d      	mov	r5, r1
 800d67c:	4614      	mov	r4, r2
 800d67e:	d510      	bpl.n	800d6a2 <_svfiprintf_r+0x36>
 800d680:	690b      	ldr	r3, [r1, #16]
 800d682:	b973      	cbnz	r3, 800d6a2 <_svfiprintf_r+0x36>
 800d684:	2140      	movs	r1, #64	@ 0x40
 800d686:	f7fe fbdb 	bl	800be40 <_malloc_r>
 800d68a:	6028      	str	r0, [r5, #0]
 800d68c:	6128      	str	r0, [r5, #16]
 800d68e:	b930      	cbnz	r0, 800d69e <_svfiprintf_r+0x32>
 800d690:	230c      	movs	r3, #12
 800d692:	603b      	str	r3, [r7, #0]
 800d694:	f04f 30ff 	mov.w	r0, #4294967295
 800d698:	b01d      	add	sp, #116	@ 0x74
 800d69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d69e:	2340      	movs	r3, #64	@ 0x40
 800d6a0:	616b      	str	r3, [r5, #20]
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6a6:	2320      	movs	r3, #32
 800d6a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6b0:	2330      	movs	r3, #48	@ 0x30
 800d6b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d850 <_svfiprintf_r+0x1e4>
 800d6b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6ba:	f04f 0901 	mov.w	r9, #1
 800d6be:	4623      	mov	r3, r4
 800d6c0:	469a      	mov	sl, r3
 800d6c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6c6:	b10a      	cbz	r2, 800d6cc <_svfiprintf_r+0x60>
 800d6c8:	2a25      	cmp	r2, #37	@ 0x25
 800d6ca:	d1f9      	bne.n	800d6c0 <_svfiprintf_r+0x54>
 800d6cc:	ebba 0b04 	subs.w	fp, sl, r4
 800d6d0:	d00b      	beq.n	800d6ea <_svfiprintf_r+0x7e>
 800d6d2:	465b      	mov	r3, fp
 800d6d4:	4622      	mov	r2, r4
 800d6d6:	4629      	mov	r1, r5
 800d6d8:	4638      	mov	r0, r7
 800d6da:	f7ff ff6b 	bl	800d5b4 <__ssputs_r>
 800d6de:	3001      	adds	r0, #1
 800d6e0:	f000 80a7 	beq.w	800d832 <_svfiprintf_r+0x1c6>
 800d6e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6e6:	445a      	add	r2, fp
 800d6e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	f000 809f 	beq.w	800d832 <_svfiprintf_r+0x1c6>
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d6fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6fe:	f10a 0a01 	add.w	sl, sl, #1
 800d702:	9304      	str	r3, [sp, #16]
 800d704:	9307      	str	r3, [sp, #28]
 800d706:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d70a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d70c:	4654      	mov	r4, sl
 800d70e:	2205      	movs	r2, #5
 800d710:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d714:	484e      	ldr	r0, [pc, #312]	@ (800d850 <_svfiprintf_r+0x1e4>)
 800d716:	f7f2 fd83 	bl	8000220 <memchr>
 800d71a:	9a04      	ldr	r2, [sp, #16]
 800d71c:	b9d8      	cbnz	r0, 800d756 <_svfiprintf_r+0xea>
 800d71e:	06d0      	lsls	r0, r2, #27
 800d720:	bf44      	itt	mi
 800d722:	2320      	movmi	r3, #32
 800d724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d728:	0711      	lsls	r1, r2, #28
 800d72a:	bf44      	itt	mi
 800d72c:	232b      	movmi	r3, #43	@ 0x2b
 800d72e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d732:	f89a 3000 	ldrb.w	r3, [sl]
 800d736:	2b2a      	cmp	r3, #42	@ 0x2a
 800d738:	d015      	beq.n	800d766 <_svfiprintf_r+0xfa>
 800d73a:	9a07      	ldr	r2, [sp, #28]
 800d73c:	4654      	mov	r4, sl
 800d73e:	2000      	movs	r0, #0
 800d740:	f04f 0c0a 	mov.w	ip, #10
 800d744:	4621      	mov	r1, r4
 800d746:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d74a:	3b30      	subs	r3, #48	@ 0x30
 800d74c:	2b09      	cmp	r3, #9
 800d74e:	d94b      	bls.n	800d7e8 <_svfiprintf_r+0x17c>
 800d750:	b1b0      	cbz	r0, 800d780 <_svfiprintf_r+0x114>
 800d752:	9207      	str	r2, [sp, #28]
 800d754:	e014      	b.n	800d780 <_svfiprintf_r+0x114>
 800d756:	eba0 0308 	sub.w	r3, r0, r8
 800d75a:	fa09 f303 	lsl.w	r3, r9, r3
 800d75e:	4313      	orrs	r3, r2
 800d760:	9304      	str	r3, [sp, #16]
 800d762:	46a2      	mov	sl, r4
 800d764:	e7d2      	b.n	800d70c <_svfiprintf_r+0xa0>
 800d766:	9b03      	ldr	r3, [sp, #12]
 800d768:	1d19      	adds	r1, r3, #4
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	9103      	str	r1, [sp, #12]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	bfbb      	ittet	lt
 800d772:	425b      	neglt	r3, r3
 800d774:	f042 0202 	orrlt.w	r2, r2, #2
 800d778:	9307      	strge	r3, [sp, #28]
 800d77a:	9307      	strlt	r3, [sp, #28]
 800d77c:	bfb8      	it	lt
 800d77e:	9204      	strlt	r2, [sp, #16]
 800d780:	7823      	ldrb	r3, [r4, #0]
 800d782:	2b2e      	cmp	r3, #46	@ 0x2e
 800d784:	d10a      	bne.n	800d79c <_svfiprintf_r+0x130>
 800d786:	7863      	ldrb	r3, [r4, #1]
 800d788:	2b2a      	cmp	r3, #42	@ 0x2a
 800d78a:	d132      	bne.n	800d7f2 <_svfiprintf_r+0x186>
 800d78c:	9b03      	ldr	r3, [sp, #12]
 800d78e:	1d1a      	adds	r2, r3, #4
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	9203      	str	r2, [sp, #12]
 800d794:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d798:	3402      	adds	r4, #2
 800d79a:	9305      	str	r3, [sp, #20]
 800d79c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d860 <_svfiprintf_r+0x1f4>
 800d7a0:	7821      	ldrb	r1, [r4, #0]
 800d7a2:	2203      	movs	r2, #3
 800d7a4:	4650      	mov	r0, sl
 800d7a6:	f7f2 fd3b 	bl	8000220 <memchr>
 800d7aa:	b138      	cbz	r0, 800d7bc <_svfiprintf_r+0x150>
 800d7ac:	9b04      	ldr	r3, [sp, #16]
 800d7ae:	eba0 000a 	sub.w	r0, r0, sl
 800d7b2:	2240      	movs	r2, #64	@ 0x40
 800d7b4:	4082      	lsls	r2, r0
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	3401      	adds	r4, #1
 800d7ba:	9304      	str	r3, [sp, #16]
 800d7bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7c0:	4824      	ldr	r0, [pc, #144]	@ (800d854 <_svfiprintf_r+0x1e8>)
 800d7c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7c6:	2206      	movs	r2, #6
 800d7c8:	f7f2 fd2a 	bl	8000220 <memchr>
 800d7cc:	2800      	cmp	r0, #0
 800d7ce:	d036      	beq.n	800d83e <_svfiprintf_r+0x1d2>
 800d7d0:	4b21      	ldr	r3, [pc, #132]	@ (800d858 <_svfiprintf_r+0x1ec>)
 800d7d2:	bb1b      	cbnz	r3, 800d81c <_svfiprintf_r+0x1b0>
 800d7d4:	9b03      	ldr	r3, [sp, #12]
 800d7d6:	3307      	adds	r3, #7
 800d7d8:	f023 0307 	bic.w	r3, r3, #7
 800d7dc:	3308      	adds	r3, #8
 800d7de:	9303      	str	r3, [sp, #12]
 800d7e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e2:	4433      	add	r3, r6
 800d7e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7e6:	e76a      	b.n	800d6be <_svfiprintf_r+0x52>
 800d7e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ec:	460c      	mov	r4, r1
 800d7ee:	2001      	movs	r0, #1
 800d7f0:	e7a8      	b.n	800d744 <_svfiprintf_r+0xd8>
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	3401      	adds	r4, #1
 800d7f6:	9305      	str	r3, [sp, #20]
 800d7f8:	4619      	mov	r1, r3
 800d7fa:	f04f 0c0a 	mov.w	ip, #10
 800d7fe:	4620      	mov	r0, r4
 800d800:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d804:	3a30      	subs	r2, #48	@ 0x30
 800d806:	2a09      	cmp	r2, #9
 800d808:	d903      	bls.n	800d812 <_svfiprintf_r+0x1a6>
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d0c6      	beq.n	800d79c <_svfiprintf_r+0x130>
 800d80e:	9105      	str	r1, [sp, #20]
 800d810:	e7c4      	b.n	800d79c <_svfiprintf_r+0x130>
 800d812:	fb0c 2101 	mla	r1, ip, r1, r2
 800d816:	4604      	mov	r4, r0
 800d818:	2301      	movs	r3, #1
 800d81a:	e7f0      	b.n	800d7fe <_svfiprintf_r+0x192>
 800d81c:	ab03      	add	r3, sp, #12
 800d81e:	9300      	str	r3, [sp, #0]
 800d820:	462a      	mov	r2, r5
 800d822:	4b0e      	ldr	r3, [pc, #56]	@ (800d85c <_svfiprintf_r+0x1f0>)
 800d824:	a904      	add	r1, sp, #16
 800d826:	4638      	mov	r0, r7
 800d828:	f7fc fbba 	bl	8009fa0 <_printf_float>
 800d82c:	1c42      	adds	r2, r0, #1
 800d82e:	4606      	mov	r6, r0
 800d830:	d1d6      	bne.n	800d7e0 <_svfiprintf_r+0x174>
 800d832:	89ab      	ldrh	r3, [r5, #12]
 800d834:	065b      	lsls	r3, r3, #25
 800d836:	f53f af2d 	bmi.w	800d694 <_svfiprintf_r+0x28>
 800d83a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d83c:	e72c      	b.n	800d698 <_svfiprintf_r+0x2c>
 800d83e:	ab03      	add	r3, sp, #12
 800d840:	9300      	str	r3, [sp, #0]
 800d842:	462a      	mov	r2, r5
 800d844:	4b05      	ldr	r3, [pc, #20]	@ (800d85c <_svfiprintf_r+0x1f0>)
 800d846:	a904      	add	r1, sp, #16
 800d848:	4638      	mov	r0, r7
 800d84a:	f7fc fe41 	bl	800a4d0 <_printf_i>
 800d84e:	e7ed      	b.n	800d82c <_svfiprintf_r+0x1c0>
 800d850:	0800ef85 	.word	0x0800ef85
 800d854:	0800ef8f 	.word	0x0800ef8f
 800d858:	08009fa1 	.word	0x08009fa1
 800d85c:	0800d5b5 	.word	0x0800d5b5
 800d860:	0800ef8b 	.word	0x0800ef8b

0800d864 <__sfputc_r>:
 800d864:	6893      	ldr	r3, [r2, #8]
 800d866:	3b01      	subs	r3, #1
 800d868:	2b00      	cmp	r3, #0
 800d86a:	b410      	push	{r4}
 800d86c:	6093      	str	r3, [r2, #8]
 800d86e:	da08      	bge.n	800d882 <__sfputc_r+0x1e>
 800d870:	6994      	ldr	r4, [r2, #24]
 800d872:	42a3      	cmp	r3, r4
 800d874:	db01      	blt.n	800d87a <__sfputc_r+0x16>
 800d876:	290a      	cmp	r1, #10
 800d878:	d103      	bne.n	800d882 <__sfputc_r+0x1e>
 800d87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d87e:	f7fd baea 	b.w	800ae56 <__swbuf_r>
 800d882:	6813      	ldr	r3, [r2, #0]
 800d884:	1c58      	adds	r0, r3, #1
 800d886:	6010      	str	r0, [r2, #0]
 800d888:	7019      	strb	r1, [r3, #0]
 800d88a:	4608      	mov	r0, r1
 800d88c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d890:	4770      	bx	lr

0800d892 <__sfputs_r>:
 800d892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d894:	4606      	mov	r6, r0
 800d896:	460f      	mov	r7, r1
 800d898:	4614      	mov	r4, r2
 800d89a:	18d5      	adds	r5, r2, r3
 800d89c:	42ac      	cmp	r4, r5
 800d89e:	d101      	bne.n	800d8a4 <__sfputs_r+0x12>
 800d8a0:	2000      	movs	r0, #0
 800d8a2:	e007      	b.n	800d8b4 <__sfputs_r+0x22>
 800d8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8a8:	463a      	mov	r2, r7
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	f7ff ffda 	bl	800d864 <__sfputc_r>
 800d8b0:	1c43      	adds	r3, r0, #1
 800d8b2:	d1f3      	bne.n	800d89c <__sfputs_r+0xa>
 800d8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8b8 <_vfiprintf_r>:
 800d8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8bc:	460d      	mov	r5, r1
 800d8be:	b09d      	sub	sp, #116	@ 0x74
 800d8c0:	4614      	mov	r4, r2
 800d8c2:	4698      	mov	r8, r3
 800d8c4:	4606      	mov	r6, r0
 800d8c6:	b118      	cbz	r0, 800d8d0 <_vfiprintf_r+0x18>
 800d8c8:	6a03      	ldr	r3, [r0, #32]
 800d8ca:	b90b      	cbnz	r3, 800d8d0 <_vfiprintf_r+0x18>
 800d8cc:	f7fd f9b8 	bl	800ac40 <__sinit>
 800d8d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8d2:	07d9      	lsls	r1, r3, #31
 800d8d4:	d405      	bmi.n	800d8e2 <_vfiprintf_r+0x2a>
 800d8d6:	89ab      	ldrh	r3, [r5, #12]
 800d8d8:	059a      	lsls	r2, r3, #22
 800d8da:	d402      	bmi.n	800d8e2 <_vfiprintf_r+0x2a>
 800d8dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8de:	f7fd fbcc 	bl	800b07a <__retarget_lock_acquire_recursive>
 800d8e2:	89ab      	ldrh	r3, [r5, #12]
 800d8e4:	071b      	lsls	r3, r3, #28
 800d8e6:	d501      	bpl.n	800d8ec <_vfiprintf_r+0x34>
 800d8e8:	692b      	ldr	r3, [r5, #16]
 800d8ea:	b99b      	cbnz	r3, 800d914 <_vfiprintf_r+0x5c>
 800d8ec:	4629      	mov	r1, r5
 800d8ee:	4630      	mov	r0, r6
 800d8f0:	f7fd faf0 	bl	800aed4 <__swsetup_r>
 800d8f4:	b170      	cbz	r0, 800d914 <_vfiprintf_r+0x5c>
 800d8f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8f8:	07dc      	lsls	r4, r3, #31
 800d8fa:	d504      	bpl.n	800d906 <_vfiprintf_r+0x4e>
 800d8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d900:	b01d      	add	sp, #116	@ 0x74
 800d902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d906:	89ab      	ldrh	r3, [r5, #12]
 800d908:	0598      	lsls	r0, r3, #22
 800d90a:	d4f7      	bmi.n	800d8fc <_vfiprintf_r+0x44>
 800d90c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d90e:	f7fd fbb5 	bl	800b07c <__retarget_lock_release_recursive>
 800d912:	e7f3      	b.n	800d8fc <_vfiprintf_r+0x44>
 800d914:	2300      	movs	r3, #0
 800d916:	9309      	str	r3, [sp, #36]	@ 0x24
 800d918:	2320      	movs	r3, #32
 800d91a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d91e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d922:	2330      	movs	r3, #48	@ 0x30
 800d924:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dad4 <_vfiprintf_r+0x21c>
 800d928:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d92c:	f04f 0901 	mov.w	r9, #1
 800d930:	4623      	mov	r3, r4
 800d932:	469a      	mov	sl, r3
 800d934:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d938:	b10a      	cbz	r2, 800d93e <_vfiprintf_r+0x86>
 800d93a:	2a25      	cmp	r2, #37	@ 0x25
 800d93c:	d1f9      	bne.n	800d932 <_vfiprintf_r+0x7a>
 800d93e:	ebba 0b04 	subs.w	fp, sl, r4
 800d942:	d00b      	beq.n	800d95c <_vfiprintf_r+0xa4>
 800d944:	465b      	mov	r3, fp
 800d946:	4622      	mov	r2, r4
 800d948:	4629      	mov	r1, r5
 800d94a:	4630      	mov	r0, r6
 800d94c:	f7ff ffa1 	bl	800d892 <__sfputs_r>
 800d950:	3001      	adds	r0, #1
 800d952:	f000 80a7 	beq.w	800daa4 <_vfiprintf_r+0x1ec>
 800d956:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d958:	445a      	add	r2, fp
 800d95a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d95c:	f89a 3000 	ldrb.w	r3, [sl]
 800d960:	2b00      	cmp	r3, #0
 800d962:	f000 809f 	beq.w	800daa4 <_vfiprintf_r+0x1ec>
 800d966:	2300      	movs	r3, #0
 800d968:	f04f 32ff 	mov.w	r2, #4294967295
 800d96c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d970:	f10a 0a01 	add.w	sl, sl, #1
 800d974:	9304      	str	r3, [sp, #16]
 800d976:	9307      	str	r3, [sp, #28]
 800d978:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d97c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d97e:	4654      	mov	r4, sl
 800d980:	2205      	movs	r2, #5
 800d982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d986:	4853      	ldr	r0, [pc, #332]	@ (800dad4 <_vfiprintf_r+0x21c>)
 800d988:	f7f2 fc4a 	bl	8000220 <memchr>
 800d98c:	9a04      	ldr	r2, [sp, #16]
 800d98e:	b9d8      	cbnz	r0, 800d9c8 <_vfiprintf_r+0x110>
 800d990:	06d1      	lsls	r1, r2, #27
 800d992:	bf44      	itt	mi
 800d994:	2320      	movmi	r3, #32
 800d996:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d99a:	0713      	lsls	r3, r2, #28
 800d99c:	bf44      	itt	mi
 800d99e:	232b      	movmi	r3, #43	@ 0x2b
 800d9a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9aa:	d015      	beq.n	800d9d8 <_vfiprintf_r+0x120>
 800d9ac:	9a07      	ldr	r2, [sp, #28]
 800d9ae:	4654      	mov	r4, sl
 800d9b0:	2000      	movs	r0, #0
 800d9b2:	f04f 0c0a 	mov.w	ip, #10
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9bc:	3b30      	subs	r3, #48	@ 0x30
 800d9be:	2b09      	cmp	r3, #9
 800d9c0:	d94b      	bls.n	800da5a <_vfiprintf_r+0x1a2>
 800d9c2:	b1b0      	cbz	r0, 800d9f2 <_vfiprintf_r+0x13a>
 800d9c4:	9207      	str	r2, [sp, #28]
 800d9c6:	e014      	b.n	800d9f2 <_vfiprintf_r+0x13a>
 800d9c8:	eba0 0308 	sub.w	r3, r0, r8
 800d9cc:	fa09 f303 	lsl.w	r3, r9, r3
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	9304      	str	r3, [sp, #16]
 800d9d4:	46a2      	mov	sl, r4
 800d9d6:	e7d2      	b.n	800d97e <_vfiprintf_r+0xc6>
 800d9d8:	9b03      	ldr	r3, [sp, #12]
 800d9da:	1d19      	adds	r1, r3, #4
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	9103      	str	r1, [sp, #12]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	bfbb      	ittet	lt
 800d9e4:	425b      	neglt	r3, r3
 800d9e6:	f042 0202 	orrlt.w	r2, r2, #2
 800d9ea:	9307      	strge	r3, [sp, #28]
 800d9ec:	9307      	strlt	r3, [sp, #28]
 800d9ee:	bfb8      	it	lt
 800d9f0:	9204      	strlt	r2, [sp, #16]
 800d9f2:	7823      	ldrb	r3, [r4, #0]
 800d9f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9f6:	d10a      	bne.n	800da0e <_vfiprintf_r+0x156>
 800d9f8:	7863      	ldrb	r3, [r4, #1]
 800d9fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9fc:	d132      	bne.n	800da64 <_vfiprintf_r+0x1ac>
 800d9fe:	9b03      	ldr	r3, [sp, #12]
 800da00:	1d1a      	adds	r2, r3, #4
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	9203      	str	r2, [sp, #12]
 800da06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da0a:	3402      	adds	r4, #2
 800da0c:	9305      	str	r3, [sp, #20]
 800da0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dae4 <_vfiprintf_r+0x22c>
 800da12:	7821      	ldrb	r1, [r4, #0]
 800da14:	2203      	movs	r2, #3
 800da16:	4650      	mov	r0, sl
 800da18:	f7f2 fc02 	bl	8000220 <memchr>
 800da1c:	b138      	cbz	r0, 800da2e <_vfiprintf_r+0x176>
 800da1e:	9b04      	ldr	r3, [sp, #16]
 800da20:	eba0 000a 	sub.w	r0, r0, sl
 800da24:	2240      	movs	r2, #64	@ 0x40
 800da26:	4082      	lsls	r2, r0
 800da28:	4313      	orrs	r3, r2
 800da2a:	3401      	adds	r4, #1
 800da2c:	9304      	str	r3, [sp, #16]
 800da2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da32:	4829      	ldr	r0, [pc, #164]	@ (800dad8 <_vfiprintf_r+0x220>)
 800da34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da38:	2206      	movs	r2, #6
 800da3a:	f7f2 fbf1 	bl	8000220 <memchr>
 800da3e:	2800      	cmp	r0, #0
 800da40:	d03f      	beq.n	800dac2 <_vfiprintf_r+0x20a>
 800da42:	4b26      	ldr	r3, [pc, #152]	@ (800dadc <_vfiprintf_r+0x224>)
 800da44:	bb1b      	cbnz	r3, 800da8e <_vfiprintf_r+0x1d6>
 800da46:	9b03      	ldr	r3, [sp, #12]
 800da48:	3307      	adds	r3, #7
 800da4a:	f023 0307 	bic.w	r3, r3, #7
 800da4e:	3308      	adds	r3, #8
 800da50:	9303      	str	r3, [sp, #12]
 800da52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da54:	443b      	add	r3, r7
 800da56:	9309      	str	r3, [sp, #36]	@ 0x24
 800da58:	e76a      	b.n	800d930 <_vfiprintf_r+0x78>
 800da5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800da5e:	460c      	mov	r4, r1
 800da60:	2001      	movs	r0, #1
 800da62:	e7a8      	b.n	800d9b6 <_vfiprintf_r+0xfe>
 800da64:	2300      	movs	r3, #0
 800da66:	3401      	adds	r4, #1
 800da68:	9305      	str	r3, [sp, #20]
 800da6a:	4619      	mov	r1, r3
 800da6c:	f04f 0c0a 	mov.w	ip, #10
 800da70:	4620      	mov	r0, r4
 800da72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da76:	3a30      	subs	r2, #48	@ 0x30
 800da78:	2a09      	cmp	r2, #9
 800da7a:	d903      	bls.n	800da84 <_vfiprintf_r+0x1cc>
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d0c6      	beq.n	800da0e <_vfiprintf_r+0x156>
 800da80:	9105      	str	r1, [sp, #20]
 800da82:	e7c4      	b.n	800da0e <_vfiprintf_r+0x156>
 800da84:	fb0c 2101 	mla	r1, ip, r1, r2
 800da88:	4604      	mov	r4, r0
 800da8a:	2301      	movs	r3, #1
 800da8c:	e7f0      	b.n	800da70 <_vfiprintf_r+0x1b8>
 800da8e:	ab03      	add	r3, sp, #12
 800da90:	9300      	str	r3, [sp, #0]
 800da92:	462a      	mov	r2, r5
 800da94:	4b12      	ldr	r3, [pc, #72]	@ (800dae0 <_vfiprintf_r+0x228>)
 800da96:	a904      	add	r1, sp, #16
 800da98:	4630      	mov	r0, r6
 800da9a:	f7fc fa81 	bl	8009fa0 <_printf_float>
 800da9e:	4607      	mov	r7, r0
 800daa0:	1c78      	adds	r0, r7, #1
 800daa2:	d1d6      	bne.n	800da52 <_vfiprintf_r+0x19a>
 800daa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daa6:	07d9      	lsls	r1, r3, #31
 800daa8:	d405      	bmi.n	800dab6 <_vfiprintf_r+0x1fe>
 800daaa:	89ab      	ldrh	r3, [r5, #12]
 800daac:	059a      	lsls	r2, r3, #22
 800daae:	d402      	bmi.n	800dab6 <_vfiprintf_r+0x1fe>
 800dab0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dab2:	f7fd fae3 	bl	800b07c <__retarget_lock_release_recursive>
 800dab6:	89ab      	ldrh	r3, [r5, #12]
 800dab8:	065b      	lsls	r3, r3, #25
 800daba:	f53f af1f 	bmi.w	800d8fc <_vfiprintf_r+0x44>
 800dabe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dac0:	e71e      	b.n	800d900 <_vfiprintf_r+0x48>
 800dac2:	ab03      	add	r3, sp, #12
 800dac4:	9300      	str	r3, [sp, #0]
 800dac6:	462a      	mov	r2, r5
 800dac8:	4b05      	ldr	r3, [pc, #20]	@ (800dae0 <_vfiprintf_r+0x228>)
 800daca:	a904      	add	r1, sp, #16
 800dacc:	4630      	mov	r0, r6
 800dace:	f7fc fcff 	bl	800a4d0 <_printf_i>
 800dad2:	e7e4      	b.n	800da9e <_vfiprintf_r+0x1e6>
 800dad4:	0800ef85 	.word	0x0800ef85
 800dad8:	0800ef8f 	.word	0x0800ef8f
 800dadc:	08009fa1 	.word	0x08009fa1
 800dae0:	0800d893 	.word	0x0800d893
 800dae4:	0800ef8b 	.word	0x0800ef8b

0800dae8 <__sflush_r>:
 800dae8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800daec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf0:	0716      	lsls	r6, r2, #28
 800daf2:	4605      	mov	r5, r0
 800daf4:	460c      	mov	r4, r1
 800daf6:	d454      	bmi.n	800dba2 <__sflush_r+0xba>
 800daf8:	684b      	ldr	r3, [r1, #4]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	dc02      	bgt.n	800db04 <__sflush_r+0x1c>
 800dafe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db00:	2b00      	cmp	r3, #0
 800db02:	dd48      	ble.n	800db96 <__sflush_r+0xae>
 800db04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db06:	2e00      	cmp	r6, #0
 800db08:	d045      	beq.n	800db96 <__sflush_r+0xae>
 800db0a:	2300      	movs	r3, #0
 800db0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db10:	682f      	ldr	r7, [r5, #0]
 800db12:	6a21      	ldr	r1, [r4, #32]
 800db14:	602b      	str	r3, [r5, #0]
 800db16:	d030      	beq.n	800db7a <__sflush_r+0x92>
 800db18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db1a:	89a3      	ldrh	r3, [r4, #12]
 800db1c:	0759      	lsls	r1, r3, #29
 800db1e:	d505      	bpl.n	800db2c <__sflush_r+0x44>
 800db20:	6863      	ldr	r3, [r4, #4]
 800db22:	1ad2      	subs	r2, r2, r3
 800db24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db26:	b10b      	cbz	r3, 800db2c <__sflush_r+0x44>
 800db28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db2a:	1ad2      	subs	r2, r2, r3
 800db2c:	2300      	movs	r3, #0
 800db2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db30:	6a21      	ldr	r1, [r4, #32]
 800db32:	4628      	mov	r0, r5
 800db34:	47b0      	blx	r6
 800db36:	1c43      	adds	r3, r0, #1
 800db38:	89a3      	ldrh	r3, [r4, #12]
 800db3a:	d106      	bne.n	800db4a <__sflush_r+0x62>
 800db3c:	6829      	ldr	r1, [r5, #0]
 800db3e:	291d      	cmp	r1, #29
 800db40:	d82b      	bhi.n	800db9a <__sflush_r+0xb2>
 800db42:	4a2a      	ldr	r2, [pc, #168]	@ (800dbec <__sflush_r+0x104>)
 800db44:	40ca      	lsrs	r2, r1
 800db46:	07d6      	lsls	r6, r2, #31
 800db48:	d527      	bpl.n	800db9a <__sflush_r+0xb2>
 800db4a:	2200      	movs	r2, #0
 800db4c:	6062      	str	r2, [r4, #4]
 800db4e:	04d9      	lsls	r1, r3, #19
 800db50:	6922      	ldr	r2, [r4, #16]
 800db52:	6022      	str	r2, [r4, #0]
 800db54:	d504      	bpl.n	800db60 <__sflush_r+0x78>
 800db56:	1c42      	adds	r2, r0, #1
 800db58:	d101      	bne.n	800db5e <__sflush_r+0x76>
 800db5a:	682b      	ldr	r3, [r5, #0]
 800db5c:	b903      	cbnz	r3, 800db60 <__sflush_r+0x78>
 800db5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800db60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db62:	602f      	str	r7, [r5, #0]
 800db64:	b1b9      	cbz	r1, 800db96 <__sflush_r+0xae>
 800db66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db6a:	4299      	cmp	r1, r3
 800db6c:	d002      	beq.n	800db74 <__sflush_r+0x8c>
 800db6e:	4628      	mov	r0, r5
 800db70:	f7fe f8f2 	bl	800bd58 <_free_r>
 800db74:	2300      	movs	r3, #0
 800db76:	6363      	str	r3, [r4, #52]	@ 0x34
 800db78:	e00d      	b.n	800db96 <__sflush_r+0xae>
 800db7a:	2301      	movs	r3, #1
 800db7c:	4628      	mov	r0, r5
 800db7e:	47b0      	blx	r6
 800db80:	4602      	mov	r2, r0
 800db82:	1c50      	adds	r0, r2, #1
 800db84:	d1c9      	bne.n	800db1a <__sflush_r+0x32>
 800db86:	682b      	ldr	r3, [r5, #0]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d0c6      	beq.n	800db1a <__sflush_r+0x32>
 800db8c:	2b1d      	cmp	r3, #29
 800db8e:	d001      	beq.n	800db94 <__sflush_r+0xac>
 800db90:	2b16      	cmp	r3, #22
 800db92:	d11e      	bne.n	800dbd2 <__sflush_r+0xea>
 800db94:	602f      	str	r7, [r5, #0]
 800db96:	2000      	movs	r0, #0
 800db98:	e022      	b.n	800dbe0 <__sflush_r+0xf8>
 800db9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db9e:	b21b      	sxth	r3, r3
 800dba0:	e01b      	b.n	800dbda <__sflush_r+0xf2>
 800dba2:	690f      	ldr	r7, [r1, #16]
 800dba4:	2f00      	cmp	r7, #0
 800dba6:	d0f6      	beq.n	800db96 <__sflush_r+0xae>
 800dba8:	0793      	lsls	r3, r2, #30
 800dbaa:	680e      	ldr	r6, [r1, #0]
 800dbac:	bf08      	it	eq
 800dbae:	694b      	ldreq	r3, [r1, #20]
 800dbb0:	600f      	str	r7, [r1, #0]
 800dbb2:	bf18      	it	ne
 800dbb4:	2300      	movne	r3, #0
 800dbb6:	eba6 0807 	sub.w	r8, r6, r7
 800dbba:	608b      	str	r3, [r1, #8]
 800dbbc:	f1b8 0f00 	cmp.w	r8, #0
 800dbc0:	dde9      	ble.n	800db96 <__sflush_r+0xae>
 800dbc2:	6a21      	ldr	r1, [r4, #32]
 800dbc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dbc6:	4643      	mov	r3, r8
 800dbc8:	463a      	mov	r2, r7
 800dbca:	4628      	mov	r0, r5
 800dbcc:	47b0      	blx	r6
 800dbce:	2800      	cmp	r0, #0
 800dbd0:	dc08      	bgt.n	800dbe4 <__sflush_r+0xfc>
 800dbd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbda:	81a3      	strh	r3, [r4, #12]
 800dbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe4:	4407      	add	r7, r0
 800dbe6:	eba8 0800 	sub.w	r8, r8, r0
 800dbea:	e7e7      	b.n	800dbbc <__sflush_r+0xd4>
 800dbec:	20400001 	.word	0x20400001

0800dbf0 <_fflush_r>:
 800dbf0:	b538      	push	{r3, r4, r5, lr}
 800dbf2:	690b      	ldr	r3, [r1, #16]
 800dbf4:	4605      	mov	r5, r0
 800dbf6:	460c      	mov	r4, r1
 800dbf8:	b913      	cbnz	r3, 800dc00 <_fflush_r+0x10>
 800dbfa:	2500      	movs	r5, #0
 800dbfc:	4628      	mov	r0, r5
 800dbfe:	bd38      	pop	{r3, r4, r5, pc}
 800dc00:	b118      	cbz	r0, 800dc0a <_fflush_r+0x1a>
 800dc02:	6a03      	ldr	r3, [r0, #32]
 800dc04:	b90b      	cbnz	r3, 800dc0a <_fflush_r+0x1a>
 800dc06:	f7fd f81b 	bl	800ac40 <__sinit>
 800dc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d0f3      	beq.n	800dbfa <_fflush_r+0xa>
 800dc12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc14:	07d0      	lsls	r0, r2, #31
 800dc16:	d404      	bmi.n	800dc22 <_fflush_r+0x32>
 800dc18:	0599      	lsls	r1, r3, #22
 800dc1a:	d402      	bmi.n	800dc22 <_fflush_r+0x32>
 800dc1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc1e:	f7fd fa2c 	bl	800b07a <__retarget_lock_acquire_recursive>
 800dc22:	4628      	mov	r0, r5
 800dc24:	4621      	mov	r1, r4
 800dc26:	f7ff ff5f 	bl	800dae8 <__sflush_r>
 800dc2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc2c:	07da      	lsls	r2, r3, #31
 800dc2e:	4605      	mov	r5, r0
 800dc30:	d4e4      	bmi.n	800dbfc <_fflush_r+0xc>
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	059b      	lsls	r3, r3, #22
 800dc36:	d4e1      	bmi.n	800dbfc <_fflush_r+0xc>
 800dc38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc3a:	f7fd fa1f 	bl	800b07c <__retarget_lock_release_recursive>
 800dc3e:	e7dd      	b.n	800dbfc <_fflush_r+0xc>

0800dc40 <__swhatbuf_r>:
 800dc40:	b570      	push	{r4, r5, r6, lr}
 800dc42:	460c      	mov	r4, r1
 800dc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc48:	2900      	cmp	r1, #0
 800dc4a:	b096      	sub	sp, #88	@ 0x58
 800dc4c:	4615      	mov	r5, r2
 800dc4e:	461e      	mov	r6, r3
 800dc50:	da0d      	bge.n	800dc6e <__swhatbuf_r+0x2e>
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dc58:	f04f 0100 	mov.w	r1, #0
 800dc5c:	bf14      	ite	ne
 800dc5e:	2340      	movne	r3, #64	@ 0x40
 800dc60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dc64:	2000      	movs	r0, #0
 800dc66:	6031      	str	r1, [r6, #0]
 800dc68:	602b      	str	r3, [r5, #0]
 800dc6a:	b016      	add	sp, #88	@ 0x58
 800dc6c:	bd70      	pop	{r4, r5, r6, pc}
 800dc6e:	466a      	mov	r2, sp
 800dc70:	f000 f874 	bl	800dd5c <_fstat_r>
 800dc74:	2800      	cmp	r0, #0
 800dc76:	dbec      	blt.n	800dc52 <__swhatbuf_r+0x12>
 800dc78:	9901      	ldr	r1, [sp, #4]
 800dc7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dc7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dc82:	4259      	negs	r1, r3
 800dc84:	4159      	adcs	r1, r3
 800dc86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc8a:	e7eb      	b.n	800dc64 <__swhatbuf_r+0x24>

0800dc8c <__smakebuf_r>:
 800dc8c:	898b      	ldrh	r3, [r1, #12]
 800dc8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc90:	079d      	lsls	r5, r3, #30
 800dc92:	4606      	mov	r6, r0
 800dc94:	460c      	mov	r4, r1
 800dc96:	d507      	bpl.n	800dca8 <__smakebuf_r+0x1c>
 800dc98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dc9c:	6023      	str	r3, [r4, #0]
 800dc9e:	6123      	str	r3, [r4, #16]
 800dca0:	2301      	movs	r3, #1
 800dca2:	6163      	str	r3, [r4, #20]
 800dca4:	b003      	add	sp, #12
 800dca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dca8:	ab01      	add	r3, sp, #4
 800dcaa:	466a      	mov	r2, sp
 800dcac:	f7ff ffc8 	bl	800dc40 <__swhatbuf_r>
 800dcb0:	9f00      	ldr	r7, [sp, #0]
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	4639      	mov	r1, r7
 800dcb6:	4630      	mov	r0, r6
 800dcb8:	f7fe f8c2 	bl	800be40 <_malloc_r>
 800dcbc:	b948      	cbnz	r0, 800dcd2 <__smakebuf_r+0x46>
 800dcbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcc2:	059a      	lsls	r2, r3, #22
 800dcc4:	d4ee      	bmi.n	800dca4 <__smakebuf_r+0x18>
 800dcc6:	f023 0303 	bic.w	r3, r3, #3
 800dcca:	f043 0302 	orr.w	r3, r3, #2
 800dcce:	81a3      	strh	r3, [r4, #12]
 800dcd0:	e7e2      	b.n	800dc98 <__smakebuf_r+0xc>
 800dcd2:	89a3      	ldrh	r3, [r4, #12]
 800dcd4:	6020      	str	r0, [r4, #0]
 800dcd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcda:	81a3      	strh	r3, [r4, #12]
 800dcdc:	9b01      	ldr	r3, [sp, #4]
 800dcde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dce2:	b15b      	cbz	r3, 800dcfc <__smakebuf_r+0x70>
 800dce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dce8:	4630      	mov	r0, r6
 800dcea:	f000 f849 	bl	800dd80 <_isatty_r>
 800dcee:	b128      	cbz	r0, 800dcfc <__smakebuf_r+0x70>
 800dcf0:	89a3      	ldrh	r3, [r4, #12]
 800dcf2:	f023 0303 	bic.w	r3, r3, #3
 800dcf6:	f043 0301 	orr.w	r3, r3, #1
 800dcfa:	81a3      	strh	r3, [r4, #12]
 800dcfc:	89a3      	ldrh	r3, [r4, #12]
 800dcfe:	431d      	orrs	r5, r3
 800dd00:	81a5      	strh	r5, [r4, #12]
 800dd02:	e7cf      	b.n	800dca4 <__smakebuf_r+0x18>

0800dd04 <memmove>:
 800dd04:	4288      	cmp	r0, r1
 800dd06:	b510      	push	{r4, lr}
 800dd08:	eb01 0402 	add.w	r4, r1, r2
 800dd0c:	d902      	bls.n	800dd14 <memmove+0x10>
 800dd0e:	4284      	cmp	r4, r0
 800dd10:	4623      	mov	r3, r4
 800dd12:	d807      	bhi.n	800dd24 <memmove+0x20>
 800dd14:	1e43      	subs	r3, r0, #1
 800dd16:	42a1      	cmp	r1, r4
 800dd18:	d008      	beq.n	800dd2c <memmove+0x28>
 800dd1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd22:	e7f8      	b.n	800dd16 <memmove+0x12>
 800dd24:	4402      	add	r2, r0
 800dd26:	4601      	mov	r1, r0
 800dd28:	428a      	cmp	r2, r1
 800dd2a:	d100      	bne.n	800dd2e <memmove+0x2a>
 800dd2c:	bd10      	pop	{r4, pc}
 800dd2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd36:	e7f7      	b.n	800dd28 <memmove+0x24>

0800dd38 <strncmp>:
 800dd38:	b510      	push	{r4, lr}
 800dd3a:	b16a      	cbz	r2, 800dd58 <strncmp+0x20>
 800dd3c:	3901      	subs	r1, #1
 800dd3e:	1884      	adds	r4, r0, r2
 800dd40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd44:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dd48:	429a      	cmp	r2, r3
 800dd4a:	d103      	bne.n	800dd54 <strncmp+0x1c>
 800dd4c:	42a0      	cmp	r0, r4
 800dd4e:	d001      	beq.n	800dd54 <strncmp+0x1c>
 800dd50:	2a00      	cmp	r2, #0
 800dd52:	d1f5      	bne.n	800dd40 <strncmp+0x8>
 800dd54:	1ad0      	subs	r0, r2, r3
 800dd56:	bd10      	pop	{r4, pc}
 800dd58:	4610      	mov	r0, r2
 800dd5a:	e7fc      	b.n	800dd56 <strncmp+0x1e>

0800dd5c <_fstat_r>:
 800dd5c:	b538      	push	{r3, r4, r5, lr}
 800dd5e:	4d07      	ldr	r5, [pc, #28]	@ (800dd7c <_fstat_r+0x20>)
 800dd60:	2300      	movs	r3, #0
 800dd62:	4604      	mov	r4, r0
 800dd64:	4608      	mov	r0, r1
 800dd66:	4611      	mov	r1, r2
 800dd68:	602b      	str	r3, [r5, #0]
 800dd6a:	f7f5 ffff 	bl	8003d6c <_fstat>
 800dd6e:	1c43      	adds	r3, r0, #1
 800dd70:	d102      	bne.n	800dd78 <_fstat_r+0x1c>
 800dd72:	682b      	ldr	r3, [r5, #0]
 800dd74:	b103      	cbz	r3, 800dd78 <_fstat_r+0x1c>
 800dd76:	6023      	str	r3, [r4, #0]
 800dd78:	bd38      	pop	{r3, r4, r5, pc}
 800dd7a:	bf00      	nop
 800dd7c:	2000a344 	.word	0x2000a344

0800dd80 <_isatty_r>:
 800dd80:	b538      	push	{r3, r4, r5, lr}
 800dd82:	4d06      	ldr	r5, [pc, #24]	@ (800dd9c <_isatty_r+0x1c>)
 800dd84:	2300      	movs	r3, #0
 800dd86:	4604      	mov	r4, r0
 800dd88:	4608      	mov	r0, r1
 800dd8a:	602b      	str	r3, [r5, #0]
 800dd8c:	f7f5 fffe 	bl	8003d8c <_isatty>
 800dd90:	1c43      	adds	r3, r0, #1
 800dd92:	d102      	bne.n	800dd9a <_isatty_r+0x1a>
 800dd94:	682b      	ldr	r3, [r5, #0]
 800dd96:	b103      	cbz	r3, 800dd9a <_isatty_r+0x1a>
 800dd98:	6023      	str	r3, [r4, #0]
 800dd9a:	bd38      	pop	{r3, r4, r5, pc}
 800dd9c:	2000a344 	.word	0x2000a344

0800dda0 <_sbrk_r>:
 800dda0:	b538      	push	{r3, r4, r5, lr}
 800dda2:	4d06      	ldr	r5, [pc, #24]	@ (800ddbc <_sbrk_r+0x1c>)
 800dda4:	2300      	movs	r3, #0
 800dda6:	4604      	mov	r4, r0
 800dda8:	4608      	mov	r0, r1
 800ddaa:	602b      	str	r3, [r5, #0]
 800ddac:	f7f6 f806 	bl	8003dbc <_sbrk>
 800ddb0:	1c43      	adds	r3, r0, #1
 800ddb2:	d102      	bne.n	800ddba <_sbrk_r+0x1a>
 800ddb4:	682b      	ldr	r3, [r5, #0]
 800ddb6:	b103      	cbz	r3, 800ddba <_sbrk_r+0x1a>
 800ddb8:	6023      	str	r3, [r4, #0]
 800ddba:	bd38      	pop	{r3, r4, r5, pc}
 800ddbc:	2000a344 	.word	0x2000a344

0800ddc0 <nan>:
 800ddc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ddc8 <nan+0x8>
 800ddc4:	4770      	bx	lr
 800ddc6:	bf00      	nop
 800ddc8:	00000000 	.word	0x00000000
 800ddcc:	7ff80000 	.word	0x7ff80000

0800ddd0 <__assert_func>:
 800ddd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddd2:	4614      	mov	r4, r2
 800ddd4:	461a      	mov	r2, r3
 800ddd6:	4b09      	ldr	r3, [pc, #36]	@ (800ddfc <__assert_func+0x2c>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	4605      	mov	r5, r0
 800dddc:	68d8      	ldr	r0, [r3, #12]
 800ddde:	b14c      	cbz	r4, 800ddf4 <__assert_func+0x24>
 800dde0:	4b07      	ldr	r3, [pc, #28]	@ (800de00 <__assert_func+0x30>)
 800dde2:	9100      	str	r1, [sp, #0]
 800dde4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dde8:	4906      	ldr	r1, [pc, #24]	@ (800de04 <__assert_func+0x34>)
 800ddea:	462b      	mov	r3, r5
 800ddec:	f000 fba8 	bl	800e540 <fiprintf>
 800ddf0:	f000 fbb8 	bl	800e564 <abort>
 800ddf4:	4b04      	ldr	r3, [pc, #16]	@ (800de08 <__assert_func+0x38>)
 800ddf6:	461c      	mov	r4, r3
 800ddf8:	e7f3      	b.n	800dde2 <__assert_func+0x12>
 800ddfa:	bf00      	nop
 800ddfc:	20000030 	.word	0x20000030
 800de00:	0800ef9e 	.word	0x0800ef9e
 800de04:	0800efab 	.word	0x0800efab
 800de08:	0800efd9 	.word	0x0800efd9

0800de0c <_calloc_r>:
 800de0c:	b570      	push	{r4, r5, r6, lr}
 800de0e:	fba1 5402 	umull	r5, r4, r1, r2
 800de12:	b934      	cbnz	r4, 800de22 <_calloc_r+0x16>
 800de14:	4629      	mov	r1, r5
 800de16:	f7fe f813 	bl	800be40 <_malloc_r>
 800de1a:	4606      	mov	r6, r0
 800de1c:	b928      	cbnz	r0, 800de2a <_calloc_r+0x1e>
 800de1e:	4630      	mov	r0, r6
 800de20:	bd70      	pop	{r4, r5, r6, pc}
 800de22:	220c      	movs	r2, #12
 800de24:	6002      	str	r2, [r0, #0]
 800de26:	2600      	movs	r6, #0
 800de28:	e7f9      	b.n	800de1e <_calloc_r+0x12>
 800de2a:	462a      	mov	r2, r5
 800de2c:	4621      	mov	r1, r4
 800de2e:	f7fd f8a7 	bl	800af80 <memset>
 800de32:	e7f4      	b.n	800de1e <_calloc_r+0x12>

0800de34 <rshift>:
 800de34:	6903      	ldr	r3, [r0, #16]
 800de36:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800de3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de3e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800de42:	f100 0414 	add.w	r4, r0, #20
 800de46:	dd45      	ble.n	800ded4 <rshift+0xa0>
 800de48:	f011 011f 	ands.w	r1, r1, #31
 800de4c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800de50:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800de54:	d10c      	bne.n	800de70 <rshift+0x3c>
 800de56:	f100 0710 	add.w	r7, r0, #16
 800de5a:	4629      	mov	r1, r5
 800de5c:	42b1      	cmp	r1, r6
 800de5e:	d334      	bcc.n	800deca <rshift+0x96>
 800de60:	1a9b      	subs	r3, r3, r2
 800de62:	009b      	lsls	r3, r3, #2
 800de64:	1eea      	subs	r2, r5, #3
 800de66:	4296      	cmp	r6, r2
 800de68:	bf38      	it	cc
 800de6a:	2300      	movcc	r3, #0
 800de6c:	4423      	add	r3, r4
 800de6e:	e015      	b.n	800de9c <rshift+0x68>
 800de70:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800de74:	f1c1 0820 	rsb	r8, r1, #32
 800de78:	40cf      	lsrs	r7, r1
 800de7a:	f105 0e04 	add.w	lr, r5, #4
 800de7e:	46a1      	mov	r9, r4
 800de80:	4576      	cmp	r6, lr
 800de82:	46f4      	mov	ip, lr
 800de84:	d815      	bhi.n	800deb2 <rshift+0x7e>
 800de86:	1a9a      	subs	r2, r3, r2
 800de88:	0092      	lsls	r2, r2, #2
 800de8a:	3a04      	subs	r2, #4
 800de8c:	3501      	adds	r5, #1
 800de8e:	42ae      	cmp	r6, r5
 800de90:	bf38      	it	cc
 800de92:	2200      	movcc	r2, #0
 800de94:	18a3      	adds	r3, r4, r2
 800de96:	50a7      	str	r7, [r4, r2]
 800de98:	b107      	cbz	r7, 800de9c <rshift+0x68>
 800de9a:	3304      	adds	r3, #4
 800de9c:	1b1a      	subs	r2, r3, r4
 800de9e:	42a3      	cmp	r3, r4
 800dea0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dea4:	bf08      	it	eq
 800dea6:	2300      	moveq	r3, #0
 800dea8:	6102      	str	r2, [r0, #16]
 800deaa:	bf08      	it	eq
 800deac:	6143      	streq	r3, [r0, #20]
 800deae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800deb2:	f8dc c000 	ldr.w	ip, [ip]
 800deb6:	fa0c fc08 	lsl.w	ip, ip, r8
 800deba:	ea4c 0707 	orr.w	r7, ip, r7
 800debe:	f849 7b04 	str.w	r7, [r9], #4
 800dec2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dec6:	40cf      	lsrs	r7, r1
 800dec8:	e7da      	b.n	800de80 <rshift+0x4c>
 800deca:	f851 cb04 	ldr.w	ip, [r1], #4
 800dece:	f847 cf04 	str.w	ip, [r7, #4]!
 800ded2:	e7c3      	b.n	800de5c <rshift+0x28>
 800ded4:	4623      	mov	r3, r4
 800ded6:	e7e1      	b.n	800de9c <rshift+0x68>

0800ded8 <__hexdig_fun>:
 800ded8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dedc:	2b09      	cmp	r3, #9
 800dede:	d802      	bhi.n	800dee6 <__hexdig_fun+0xe>
 800dee0:	3820      	subs	r0, #32
 800dee2:	b2c0      	uxtb	r0, r0
 800dee4:	4770      	bx	lr
 800dee6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800deea:	2b05      	cmp	r3, #5
 800deec:	d801      	bhi.n	800def2 <__hexdig_fun+0x1a>
 800deee:	3847      	subs	r0, #71	@ 0x47
 800def0:	e7f7      	b.n	800dee2 <__hexdig_fun+0xa>
 800def2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800def6:	2b05      	cmp	r3, #5
 800def8:	d801      	bhi.n	800defe <__hexdig_fun+0x26>
 800defa:	3827      	subs	r0, #39	@ 0x27
 800defc:	e7f1      	b.n	800dee2 <__hexdig_fun+0xa>
 800defe:	2000      	movs	r0, #0
 800df00:	4770      	bx	lr
	...

0800df04 <__gethex>:
 800df04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df08:	b085      	sub	sp, #20
 800df0a:	468a      	mov	sl, r1
 800df0c:	9302      	str	r3, [sp, #8]
 800df0e:	680b      	ldr	r3, [r1, #0]
 800df10:	9001      	str	r0, [sp, #4]
 800df12:	4690      	mov	r8, r2
 800df14:	1c9c      	adds	r4, r3, #2
 800df16:	46a1      	mov	r9, r4
 800df18:	f814 0b01 	ldrb.w	r0, [r4], #1
 800df1c:	2830      	cmp	r0, #48	@ 0x30
 800df1e:	d0fa      	beq.n	800df16 <__gethex+0x12>
 800df20:	eba9 0303 	sub.w	r3, r9, r3
 800df24:	f1a3 0b02 	sub.w	fp, r3, #2
 800df28:	f7ff ffd6 	bl	800ded8 <__hexdig_fun>
 800df2c:	4605      	mov	r5, r0
 800df2e:	2800      	cmp	r0, #0
 800df30:	d168      	bne.n	800e004 <__gethex+0x100>
 800df32:	49a0      	ldr	r1, [pc, #640]	@ (800e1b4 <__gethex+0x2b0>)
 800df34:	2201      	movs	r2, #1
 800df36:	4648      	mov	r0, r9
 800df38:	f7ff fefe 	bl	800dd38 <strncmp>
 800df3c:	4607      	mov	r7, r0
 800df3e:	2800      	cmp	r0, #0
 800df40:	d167      	bne.n	800e012 <__gethex+0x10e>
 800df42:	f899 0001 	ldrb.w	r0, [r9, #1]
 800df46:	4626      	mov	r6, r4
 800df48:	f7ff ffc6 	bl	800ded8 <__hexdig_fun>
 800df4c:	2800      	cmp	r0, #0
 800df4e:	d062      	beq.n	800e016 <__gethex+0x112>
 800df50:	4623      	mov	r3, r4
 800df52:	7818      	ldrb	r0, [r3, #0]
 800df54:	2830      	cmp	r0, #48	@ 0x30
 800df56:	4699      	mov	r9, r3
 800df58:	f103 0301 	add.w	r3, r3, #1
 800df5c:	d0f9      	beq.n	800df52 <__gethex+0x4e>
 800df5e:	f7ff ffbb 	bl	800ded8 <__hexdig_fun>
 800df62:	fab0 f580 	clz	r5, r0
 800df66:	096d      	lsrs	r5, r5, #5
 800df68:	f04f 0b01 	mov.w	fp, #1
 800df6c:	464a      	mov	r2, r9
 800df6e:	4616      	mov	r6, r2
 800df70:	3201      	adds	r2, #1
 800df72:	7830      	ldrb	r0, [r6, #0]
 800df74:	f7ff ffb0 	bl	800ded8 <__hexdig_fun>
 800df78:	2800      	cmp	r0, #0
 800df7a:	d1f8      	bne.n	800df6e <__gethex+0x6a>
 800df7c:	498d      	ldr	r1, [pc, #564]	@ (800e1b4 <__gethex+0x2b0>)
 800df7e:	2201      	movs	r2, #1
 800df80:	4630      	mov	r0, r6
 800df82:	f7ff fed9 	bl	800dd38 <strncmp>
 800df86:	2800      	cmp	r0, #0
 800df88:	d13f      	bne.n	800e00a <__gethex+0x106>
 800df8a:	b944      	cbnz	r4, 800df9e <__gethex+0x9a>
 800df8c:	1c74      	adds	r4, r6, #1
 800df8e:	4622      	mov	r2, r4
 800df90:	4616      	mov	r6, r2
 800df92:	3201      	adds	r2, #1
 800df94:	7830      	ldrb	r0, [r6, #0]
 800df96:	f7ff ff9f 	bl	800ded8 <__hexdig_fun>
 800df9a:	2800      	cmp	r0, #0
 800df9c:	d1f8      	bne.n	800df90 <__gethex+0x8c>
 800df9e:	1ba4      	subs	r4, r4, r6
 800dfa0:	00a7      	lsls	r7, r4, #2
 800dfa2:	7833      	ldrb	r3, [r6, #0]
 800dfa4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dfa8:	2b50      	cmp	r3, #80	@ 0x50
 800dfaa:	d13e      	bne.n	800e02a <__gethex+0x126>
 800dfac:	7873      	ldrb	r3, [r6, #1]
 800dfae:	2b2b      	cmp	r3, #43	@ 0x2b
 800dfb0:	d033      	beq.n	800e01a <__gethex+0x116>
 800dfb2:	2b2d      	cmp	r3, #45	@ 0x2d
 800dfb4:	d034      	beq.n	800e020 <__gethex+0x11c>
 800dfb6:	1c71      	adds	r1, r6, #1
 800dfb8:	2400      	movs	r4, #0
 800dfba:	7808      	ldrb	r0, [r1, #0]
 800dfbc:	f7ff ff8c 	bl	800ded8 <__hexdig_fun>
 800dfc0:	1e43      	subs	r3, r0, #1
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	2b18      	cmp	r3, #24
 800dfc6:	d830      	bhi.n	800e02a <__gethex+0x126>
 800dfc8:	f1a0 0210 	sub.w	r2, r0, #16
 800dfcc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dfd0:	f7ff ff82 	bl	800ded8 <__hexdig_fun>
 800dfd4:	f100 3cff 	add.w	ip, r0, #4294967295
 800dfd8:	fa5f fc8c 	uxtb.w	ip, ip
 800dfdc:	f1bc 0f18 	cmp.w	ip, #24
 800dfe0:	f04f 030a 	mov.w	r3, #10
 800dfe4:	d91e      	bls.n	800e024 <__gethex+0x120>
 800dfe6:	b104      	cbz	r4, 800dfea <__gethex+0xe6>
 800dfe8:	4252      	negs	r2, r2
 800dfea:	4417      	add	r7, r2
 800dfec:	f8ca 1000 	str.w	r1, [sl]
 800dff0:	b1ed      	cbz	r5, 800e02e <__gethex+0x12a>
 800dff2:	f1bb 0f00 	cmp.w	fp, #0
 800dff6:	bf0c      	ite	eq
 800dff8:	2506      	moveq	r5, #6
 800dffa:	2500      	movne	r5, #0
 800dffc:	4628      	mov	r0, r5
 800dffe:	b005      	add	sp, #20
 800e000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e004:	2500      	movs	r5, #0
 800e006:	462c      	mov	r4, r5
 800e008:	e7b0      	b.n	800df6c <__gethex+0x68>
 800e00a:	2c00      	cmp	r4, #0
 800e00c:	d1c7      	bne.n	800df9e <__gethex+0x9a>
 800e00e:	4627      	mov	r7, r4
 800e010:	e7c7      	b.n	800dfa2 <__gethex+0x9e>
 800e012:	464e      	mov	r6, r9
 800e014:	462f      	mov	r7, r5
 800e016:	2501      	movs	r5, #1
 800e018:	e7c3      	b.n	800dfa2 <__gethex+0x9e>
 800e01a:	2400      	movs	r4, #0
 800e01c:	1cb1      	adds	r1, r6, #2
 800e01e:	e7cc      	b.n	800dfba <__gethex+0xb6>
 800e020:	2401      	movs	r4, #1
 800e022:	e7fb      	b.n	800e01c <__gethex+0x118>
 800e024:	fb03 0002 	mla	r0, r3, r2, r0
 800e028:	e7ce      	b.n	800dfc8 <__gethex+0xc4>
 800e02a:	4631      	mov	r1, r6
 800e02c:	e7de      	b.n	800dfec <__gethex+0xe8>
 800e02e:	eba6 0309 	sub.w	r3, r6, r9
 800e032:	3b01      	subs	r3, #1
 800e034:	4629      	mov	r1, r5
 800e036:	2b07      	cmp	r3, #7
 800e038:	dc0a      	bgt.n	800e050 <__gethex+0x14c>
 800e03a:	9801      	ldr	r0, [sp, #4]
 800e03c:	f7fd ff8c 	bl	800bf58 <_Balloc>
 800e040:	4604      	mov	r4, r0
 800e042:	b940      	cbnz	r0, 800e056 <__gethex+0x152>
 800e044:	4b5c      	ldr	r3, [pc, #368]	@ (800e1b8 <__gethex+0x2b4>)
 800e046:	4602      	mov	r2, r0
 800e048:	21e4      	movs	r1, #228	@ 0xe4
 800e04a:	485c      	ldr	r0, [pc, #368]	@ (800e1bc <__gethex+0x2b8>)
 800e04c:	f7ff fec0 	bl	800ddd0 <__assert_func>
 800e050:	3101      	adds	r1, #1
 800e052:	105b      	asrs	r3, r3, #1
 800e054:	e7ef      	b.n	800e036 <__gethex+0x132>
 800e056:	f100 0a14 	add.w	sl, r0, #20
 800e05a:	2300      	movs	r3, #0
 800e05c:	4655      	mov	r5, sl
 800e05e:	469b      	mov	fp, r3
 800e060:	45b1      	cmp	r9, r6
 800e062:	d337      	bcc.n	800e0d4 <__gethex+0x1d0>
 800e064:	f845 bb04 	str.w	fp, [r5], #4
 800e068:	eba5 050a 	sub.w	r5, r5, sl
 800e06c:	10ad      	asrs	r5, r5, #2
 800e06e:	6125      	str	r5, [r4, #16]
 800e070:	4658      	mov	r0, fp
 800e072:	f7fe f863 	bl	800c13c <__hi0bits>
 800e076:	016d      	lsls	r5, r5, #5
 800e078:	f8d8 6000 	ldr.w	r6, [r8]
 800e07c:	1a2d      	subs	r5, r5, r0
 800e07e:	42b5      	cmp	r5, r6
 800e080:	dd54      	ble.n	800e12c <__gethex+0x228>
 800e082:	1bad      	subs	r5, r5, r6
 800e084:	4629      	mov	r1, r5
 800e086:	4620      	mov	r0, r4
 800e088:	f7fe fbef 	bl	800c86a <__any_on>
 800e08c:	4681      	mov	r9, r0
 800e08e:	b178      	cbz	r0, 800e0b0 <__gethex+0x1ac>
 800e090:	1e6b      	subs	r3, r5, #1
 800e092:	1159      	asrs	r1, r3, #5
 800e094:	f003 021f 	and.w	r2, r3, #31
 800e098:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e09c:	f04f 0901 	mov.w	r9, #1
 800e0a0:	fa09 f202 	lsl.w	r2, r9, r2
 800e0a4:	420a      	tst	r2, r1
 800e0a6:	d003      	beq.n	800e0b0 <__gethex+0x1ac>
 800e0a8:	454b      	cmp	r3, r9
 800e0aa:	dc36      	bgt.n	800e11a <__gethex+0x216>
 800e0ac:	f04f 0902 	mov.w	r9, #2
 800e0b0:	4629      	mov	r1, r5
 800e0b2:	4620      	mov	r0, r4
 800e0b4:	f7ff febe 	bl	800de34 <rshift>
 800e0b8:	442f      	add	r7, r5
 800e0ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0be:	42bb      	cmp	r3, r7
 800e0c0:	da42      	bge.n	800e148 <__gethex+0x244>
 800e0c2:	9801      	ldr	r0, [sp, #4]
 800e0c4:	4621      	mov	r1, r4
 800e0c6:	f7fd ff87 	bl	800bfd8 <_Bfree>
 800e0ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	6013      	str	r3, [r2, #0]
 800e0d0:	25a3      	movs	r5, #163	@ 0xa3
 800e0d2:	e793      	b.n	800dffc <__gethex+0xf8>
 800e0d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e0d8:	2a2e      	cmp	r2, #46	@ 0x2e
 800e0da:	d012      	beq.n	800e102 <__gethex+0x1fe>
 800e0dc:	2b20      	cmp	r3, #32
 800e0de:	d104      	bne.n	800e0ea <__gethex+0x1e6>
 800e0e0:	f845 bb04 	str.w	fp, [r5], #4
 800e0e4:	f04f 0b00 	mov.w	fp, #0
 800e0e8:	465b      	mov	r3, fp
 800e0ea:	7830      	ldrb	r0, [r6, #0]
 800e0ec:	9303      	str	r3, [sp, #12]
 800e0ee:	f7ff fef3 	bl	800ded8 <__hexdig_fun>
 800e0f2:	9b03      	ldr	r3, [sp, #12]
 800e0f4:	f000 000f 	and.w	r0, r0, #15
 800e0f8:	4098      	lsls	r0, r3
 800e0fa:	ea4b 0b00 	orr.w	fp, fp, r0
 800e0fe:	3304      	adds	r3, #4
 800e100:	e7ae      	b.n	800e060 <__gethex+0x15c>
 800e102:	45b1      	cmp	r9, r6
 800e104:	d8ea      	bhi.n	800e0dc <__gethex+0x1d8>
 800e106:	492b      	ldr	r1, [pc, #172]	@ (800e1b4 <__gethex+0x2b0>)
 800e108:	9303      	str	r3, [sp, #12]
 800e10a:	2201      	movs	r2, #1
 800e10c:	4630      	mov	r0, r6
 800e10e:	f7ff fe13 	bl	800dd38 <strncmp>
 800e112:	9b03      	ldr	r3, [sp, #12]
 800e114:	2800      	cmp	r0, #0
 800e116:	d1e1      	bne.n	800e0dc <__gethex+0x1d8>
 800e118:	e7a2      	b.n	800e060 <__gethex+0x15c>
 800e11a:	1ea9      	subs	r1, r5, #2
 800e11c:	4620      	mov	r0, r4
 800e11e:	f7fe fba4 	bl	800c86a <__any_on>
 800e122:	2800      	cmp	r0, #0
 800e124:	d0c2      	beq.n	800e0ac <__gethex+0x1a8>
 800e126:	f04f 0903 	mov.w	r9, #3
 800e12a:	e7c1      	b.n	800e0b0 <__gethex+0x1ac>
 800e12c:	da09      	bge.n	800e142 <__gethex+0x23e>
 800e12e:	1b75      	subs	r5, r6, r5
 800e130:	4621      	mov	r1, r4
 800e132:	9801      	ldr	r0, [sp, #4]
 800e134:	462a      	mov	r2, r5
 800e136:	f7fe f95f 	bl	800c3f8 <__lshift>
 800e13a:	1b7f      	subs	r7, r7, r5
 800e13c:	4604      	mov	r4, r0
 800e13e:	f100 0a14 	add.w	sl, r0, #20
 800e142:	f04f 0900 	mov.w	r9, #0
 800e146:	e7b8      	b.n	800e0ba <__gethex+0x1b6>
 800e148:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e14c:	42bd      	cmp	r5, r7
 800e14e:	dd6f      	ble.n	800e230 <__gethex+0x32c>
 800e150:	1bed      	subs	r5, r5, r7
 800e152:	42ae      	cmp	r6, r5
 800e154:	dc34      	bgt.n	800e1c0 <__gethex+0x2bc>
 800e156:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e15a:	2b02      	cmp	r3, #2
 800e15c:	d022      	beq.n	800e1a4 <__gethex+0x2a0>
 800e15e:	2b03      	cmp	r3, #3
 800e160:	d024      	beq.n	800e1ac <__gethex+0x2a8>
 800e162:	2b01      	cmp	r3, #1
 800e164:	d115      	bne.n	800e192 <__gethex+0x28e>
 800e166:	42ae      	cmp	r6, r5
 800e168:	d113      	bne.n	800e192 <__gethex+0x28e>
 800e16a:	2e01      	cmp	r6, #1
 800e16c:	d10b      	bne.n	800e186 <__gethex+0x282>
 800e16e:	9a02      	ldr	r2, [sp, #8]
 800e170:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e174:	6013      	str	r3, [r2, #0]
 800e176:	2301      	movs	r3, #1
 800e178:	6123      	str	r3, [r4, #16]
 800e17a:	f8ca 3000 	str.w	r3, [sl]
 800e17e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e180:	2562      	movs	r5, #98	@ 0x62
 800e182:	601c      	str	r4, [r3, #0]
 800e184:	e73a      	b.n	800dffc <__gethex+0xf8>
 800e186:	1e71      	subs	r1, r6, #1
 800e188:	4620      	mov	r0, r4
 800e18a:	f7fe fb6e 	bl	800c86a <__any_on>
 800e18e:	2800      	cmp	r0, #0
 800e190:	d1ed      	bne.n	800e16e <__gethex+0x26a>
 800e192:	9801      	ldr	r0, [sp, #4]
 800e194:	4621      	mov	r1, r4
 800e196:	f7fd ff1f 	bl	800bfd8 <_Bfree>
 800e19a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e19c:	2300      	movs	r3, #0
 800e19e:	6013      	str	r3, [r2, #0]
 800e1a0:	2550      	movs	r5, #80	@ 0x50
 800e1a2:	e72b      	b.n	800dffc <__gethex+0xf8>
 800e1a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d1f3      	bne.n	800e192 <__gethex+0x28e>
 800e1aa:	e7e0      	b.n	800e16e <__gethex+0x26a>
 800e1ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d1dd      	bne.n	800e16e <__gethex+0x26a>
 800e1b2:	e7ee      	b.n	800e192 <__gethex+0x28e>
 800e1b4:	0800ef83 	.word	0x0800ef83
 800e1b8:	0800ef19 	.word	0x0800ef19
 800e1bc:	0800efda 	.word	0x0800efda
 800e1c0:	1e6f      	subs	r7, r5, #1
 800e1c2:	f1b9 0f00 	cmp.w	r9, #0
 800e1c6:	d130      	bne.n	800e22a <__gethex+0x326>
 800e1c8:	b127      	cbz	r7, 800e1d4 <__gethex+0x2d0>
 800e1ca:	4639      	mov	r1, r7
 800e1cc:	4620      	mov	r0, r4
 800e1ce:	f7fe fb4c 	bl	800c86a <__any_on>
 800e1d2:	4681      	mov	r9, r0
 800e1d4:	117a      	asrs	r2, r7, #5
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e1dc:	f007 071f 	and.w	r7, r7, #31
 800e1e0:	40bb      	lsls	r3, r7
 800e1e2:	4213      	tst	r3, r2
 800e1e4:	4629      	mov	r1, r5
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	bf18      	it	ne
 800e1ea:	f049 0902 	orrne.w	r9, r9, #2
 800e1ee:	f7ff fe21 	bl	800de34 <rshift>
 800e1f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e1f6:	1b76      	subs	r6, r6, r5
 800e1f8:	2502      	movs	r5, #2
 800e1fa:	f1b9 0f00 	cmp.w	r9, #0
 800e1fe:	d047      	beq.n	800e290 <__gethex+0x38c>
 800e200:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e204:	2b02      	cmp	r3, #2
 800e206:	d015      	beq.n	800e234 <__gethex+0x330>
 800e208:	2b03      	cmp	r3, #3
 800e20a:	d017      	beq.n	800e23c <__gethex+0x338>
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d109      	bne.n	800e224 <__gethex+0x320>
 800e210:	f019 0f02 	tst.w	r9, #2
 800e214:	d006      	beq.n	800e224 <__gethex+0x320>
 800e216:	f8da 3000 	ldr.w	r3, [sl]
 800e21a:	ea49 0903 	orr.w	r9, r9, r3
 800e21e:	f019 0f01 	tst.w	r9, #1
 800e222:	d10e      	bne.n	800e242 <__gethex+0x33e>
 800e224:	f045 0510 	orr.w	r5, r5, #16
 800e228:	e032      	b.n	800e290 <__gethex+0x38c>
 800e22a:	f04f 0901 	mov.w	r9, #1
 800e22e:	e7d1      	b.n	800e1d4 <__gethex+0x2d0>
 800e230:	2501      	movs	r5, #1
 800e232:	e7e2      	b.n	800e1fa <__gethex+0x2f6>
 800e234:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e236:	f1c3 0301 	rsb	r3, r3, #1
 800e23a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e23c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d0f0      	beq.n	800e224 <__gethex+0x320>
 800e242:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e246:	f104 0314 	add.w	r3, r4, #20
 800e24a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e24e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e252:	f04f 0c00 	mov.w	ip, #0
 800e256:	4618      	mov	r0, r3
 800e258:	f853 2b04 	ldr.w	r2, [r3], #4
 800e25c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e260:	d01b      	beq.n	800e29a <__gethex+0x396>
 800e262:	3201      	adds	r2, #1
 800e264:	6002      	str	r2, [r0, #0]
 800e266:	2d02      	cmp	r5, #2
 800e268:	f104 0314 	add.w	r3, r4, #20
 800e26c:	d13c      	bne.n	800e2e8 <__gethex+0x3e4>
 800e26e:	f8d8 2000 	ldr.w	r2, [r8]
 800e272:	3a01      	subs	r2, #1
 800e274:	42b2      	cmp	r2, r6
 800e276:	d109      	bne.n	800e28c <__gethex+0x388>
 800e278:	1171      	asrs	r1, r6, #5
 800e27a:	2201      	movs	r2, #1
 800e27c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e280:	f006 061f 	and.w	r6, r6, #31
 800e284:	fa02 f606 	lsl.w	r6, r2, r6
 800e288:	421e      	tst	r6, r3
 800e28a:	d13a      	bne.n	800e302 <__gethex+0x3fe>
 800e28c:	f045 0520 	orr.w	r5, r5, #32
 800e290:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e292:	601c      	str	r4, [r3, #0]
 800e294:	9b02      	ldr	r3, [sp, #8]
 800e296:	601f      	str	r7, [r3, #0]
 800e298:	e6b0      	b.n	800dffc <__gethex+0xf8>
 800e29a:	4299      	cmp	r1, r3
 800e29c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e2a0:	d8d9      	bhi.n	800e256 <__gethex+0x352>
 800e2a2:	68a3      	ldr	r3, [r4, #8]
 800e2a4:	459b      	cmp	fp, r3
 800e2a6:	db17      	blt.n	800e2d8 <__gethex+0x3d4>
 800e2a8:	6861      	ldr	r1, [r4, #4]
 800e2aa:	9801      	ldr	r0, [sp, #4]
 800e2ac:	3101      	adds	r1, #1
 800e2ae:	f7fd fe53 	bl	800bf58 <_Balloc>
 800e2b2:	4681      	mov	r9, r0
 800e2b4:	b918      	cbnz	r0, 800e2be <__gethex+0x3ba>
 800e2b6:	4b1a      	ldr	r3, [pc, #104]	@ (800e320 <__gethex+0x41c>)
 800e2b8:	4602      	mov	r2, r0
 800e2ba:	2184      	movs	r1, #132	@ 0x84
 800e2bc:	e6c5      	b.n	800e04a <__gethex+0x146>
 800e2be:	6922      	ldr	r2, [r4, #16]
 800e2c0:	3202      	adds	r2, #2
 800e2c2:	f104 010c 	add.w	r1, r4, #12
 800e2c6:	0092      	lsls	r2, r2, #2
 800e2c8:	300c      	adds	r0, #12
 800e2ca:	f7fc fed8 	bl	800b07e <memcpy>
 800e2ce:	4621      	mov	r1, r4
 800e2d0:	9801      	ldr	r0, [sp, #4]
 800e2d2:	f7fd fe81 	bl	800bfd8 <_Bfree>
 800e2d6:	464c      	mov	r4, r9
 800e2d8:	6923      	ldr	r3, [r4, #16]
 800e2da:	1c5a      	adds	r2, r3, #1
 800e2dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e2e0:	6122      	str	r2, [r4, #16]
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	615a      	str	r2, [r3, #20]
 800e2e6:	e7be      	b.n	800e266 <__gethex+0x362>
 800e2e8:	6922      	ldr	r2, [r4, #16]
 800e2ea:	455a      	cmp	r2, fp
 800e2ec:	dd0b      	ble.n	800e306 <__gethex+0x402>
 800e2ee:	2101      	movs	r1, #1
 800e2f0:	4620      	mov	r0, r4
 800e2f2:	f7ff fd9f 	bl	800de34 <rshift>
 800e2f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e2fa:	3701      	adds	r7, #1
 800e2fc:	42bb      	cmp	r3, r7
 800e2fe:	f6ff aee0 	blt.w	800e0c2 <__gethex+0x1be>
 800e302:	2501      	movs	r5, #1
 800e304:	e7c2      	b.n	800e28c <__gethex+0x388>
 800e306:	f016 061f 	ands.w	r6, r6, #31
 800e30a:	d0fa      	beq.n	800e302 <__gethex+0x3fe>
 800e30c:	4453      	add	r3, sl
 800e30e:	f1c6 0620 	rsb	r6, r6, #32
 800e312:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e316:	f7fd ff11 	bl	800c13c <__hi0bits>
 800e31a:	42b0      	cmp	r0, r6
 800e31c:	dbe7      	blt.n	800e2ee <__gethex+0x3ea>
 800e31e:	e7f0      	b.n	800e302 <__gethex+0x3fe>
 800e320:	0800ef19 	.word	0x0800ef19

0800e324 <L_shift>:
 800e324:	f1c2 0208 	rsb	r2, r2, #8
 800e328:	0092      	lsls	r2, r2, #2
 800e32a:	b570      	push	{r4, r5, r6, lr}
 800e32c:	f1c2 0620 	rsb	r6, r2, #32
 800e330:	6843      	ldr	r3, [r0, #4]
 800e332:	6804      	ldr	r4, [r0, #0]
 800e334:	fa03 f506 	lsl.w	r5, r3, r6
 800e338:	432c      	orrs	r4, r5
 800e33a:	40d3      	lsrs	r3, r2
 800e33c:	6004      	str	r4, [r0, #0]
 800e33e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e342:	4288      	cmp	r0, r1
 800e344:	d3f4      	bcc.n	800e330 <L_shift+0xc>
 800e346:	bd70      	pop	{r4, r5, r6, pc}

0800e348 <__match>:
 800e348:	b530      	push	{r4, r5, lr}
 800e34a:	6803      	ldr	r3, [r0, #0]
 800e34c:	3301      	adds	r3, #1
 800e34e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e352:	b914      	cbnz	r4, 800e35a <__match+0x12>
 800e354:	6003      	str	r3, [r0, #0]
 800e356:	2001      	movs	r0, #1
 800e358:	bd30      	pop	{r4, r5, pc}
 800e35a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e35e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e362:	2d19      	cmp	r5, #25
 800e364:	bf98      	it	ls
 800e366:	3220      	addls	r2, #32
 800e368:	42a2      	cmp	r2, r4
 800e36a:	d0f0      	beq.n	800e34e <__match+0x6>
 800e36c:	2000      	movs	r0, #0
 800e36e:	e7f3      	b.n	800e358 <__match+0x10>

0800e370 <__hexnan>:
 800e370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e374:	680b      	ldr	r3, [r1, #0]
 800e376:	6801      	ldr	r1, [r0, #0]
 800e378:	115e      	asrs	r6, r3, #5
 800e37a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e37e:	f013 031f 	ands.w	r3, r3, #31
 800e382:	b087      	sub	sp, #28
 800e384:	bf18      	it	ne
 800e386:	3604      	addne	r6, #4
 800e388:	2500      	movs	r5, #0
 800e38a:	1f37      	subs	r7, r6, #4
 800e38c:	4682      	mov	sl, r0
 800e38e:	4690      	mov	r8, r2
 800e390:	9301      	str	r3, [sp, #4]
 800e392:	f846 5c04 	str.w	r5, [r6, #-4]
 800e396:	46b9      	mov	r9, r7
 800e398:	463c      	mov	r4, r7
 800e39a:	9502      	str	r5, [sp, #8]
 800e39c:	46ab      	mov	fp, r5
 800e39e:	784a      	ldrb	r2, [r1, #1]
 800e3a0:	1c4b      	adds	r3, r1, #1
 800e3a2:	9303      	str	r3, [sp, #12]
 800e3a4:	b342      	cbz	r2, 800e3f8 <__hexnan+0x88>
 800e3a6:	4610      	mov	r0, r2
 800e3a8:	9105      	str	r1, [sp, #20]
 800e3aa:	9204      	str	r2, [sp, #16]
 800e3ac:	f7ff fd94 	bl	800ded8 <__hexdig_fun>
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	d151      	bne.n	800e458 <__hexnan+0xe8>
 800e3b4:	9a04      	ldr	r2, [sp, #16]
 800e3b6:	9905      	ldr	r1, [sp, #20]
 800e3b8:	2a20      	cmp	r2, #32
 800e3ba:	d818      	bhi.n	800e3ee <__hexnan+0x7e>
 800e3bc:	9b02      	ldr	r3, [sp, #8]
 800e3be:	459b      	cmp	fp, r3
 800e3c0:	dd13      	ble.n	800e3ea <__hexnan+0x7a>
 800e3c2:	454c      	cmp	r4, r9
 800e3c4:	d206      	bcs.n	800e3d4 <__hexnan+0x64>
 800e3c6:	2d07      	cmp	r5, #7
 800e3c8:	dc04      	bgt.n	800e3d4 <__hexnan+0x64>
 800e3ca:	462a      	mov	r2, r5
 800e3cc:	4649      	mov	r1, r9
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	f7ff ffa8 	bl	800e324 <L_shift>
 800e3d4:	4544      	cmp	r4, r8
 800e3d6:	d952      	bls.n	800e47e <__hexnan+0x10e>
 800e3d8:	2300      	movs	r3, #0
 800e3da:	f1a4 0904 	sub.w	r9, r4, #4
 800e3de:	f844 3c04 	str.w	r3, [r4, #-4]
 800e3e2:	f8cd b008 	str.w	fp, [sp, #8]
 800e3e6:	464c      	mov	r4, r9
 800e3e8:	461d      	mov	r5, r3
 800e3ea:	9903      	ldr	r1, [sp, #12]
 800e3ec:	e7d7      	b.n	800e39e <__hexnan+0x2e>
 800e3ee:	2a29      	cmp	r2, #41	@ 0x29
 800e3f0:	d157      	bne.n	800e4a2 <__hexnan+0x132>
 800e3f2:	3102      	adds	r1, #2
 800e3f4:	f8ca 1000 	str.w	r1, [sl]
 800e3f8:	f1bb 0f00 	cmp.w	fp, #0
 800e3fc:	d051      	beq.n	800e4a2 <__hexnan+0x132>
 800e3fe:	454c      	cmp	r4, r9
 800e400:	d206      	bcs.n	800e410 <__hexnan+0xa0>
 800e402:	2d07      	cmp	r5, #7
 800e404:	dc04      	bgt.n	800e410 <__hexnan+0xa0>
 800e406:	462a      	mov	r2, r5
 800e408:	4649      	mov	r1, r9
 800e40a:	4620      	mov	r0, r4
 800e40c:	f7ff ff8a 	bl	800e324 <L_shift>
 800e410:	4544      	cmp	r4, r8
 800e412:	d936      	bls.n	800e482 <__hexnan+0x112>
 800e414:	f1a8 0204 	sub.w	r2, r8, #4
 800e418:	4623      	mov	r3, r4
 800e41a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e41e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e422:	429f      	cmp	r7, r3
 800e424:	d2f9      	bcs.n	800e41a <__hexnan+0xaa>
 800e426:	1b3b      	subs	r3, r7, r4
 800e428:	f023 0303 	bic.w	r3, r3, #3
 800e42c:	3304      	adds	r3, #4
 800e42e:	3401      	adds	r4, #1
 800e430:	3e03      	subs	r6, #3
 800e432:	42b4      	cmp	r4, r6
 800e434:	bf88      	it	hi
 800e436:	2304      	movhi	r3, #4
 800e438:	4443      	add	r3, r8
 800e43a:	2200      	movs	r2, #0
 800e43c:	f843 2b04 	str.w	r2, [r3], #4
 800e440:	429f      	cmp	r7, r3
 800e442:	d2fb      	bcs.n	800e43c <__hexnan+0xcc>
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	b91b      	cbnz	r3, 800e450 <__hexnan+0xe0>
 800e448:	4547      	cmp	r7, r8
 800e44a:	d128      	bne.n	800e49e <__hexnan+0x12e>
 800e44c:	2301      	movs	r3, #1
 800e44e:	603b      	str	r3, [r7, #0]
 800e450:	2005      	movs	r0, #5
 800e452:	b007      	add	sp, #28
 800e454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e458:	3501      	adds	r5, #1
 800e45a:	2d08      	cmp	r5, #8
 800e45c:	f10b 0b01 	add.w	fp, fp, #1
 800e460:	dd06      	ble.n	800e470 <__hexnan+0x100>
 800e462:	4544      	cmp	r4, r8
 800e464:	d9c1      	bls.n	800e3ea <__hexnan+0x7a>
 800e466:	2300      	movs	r3, #0
 800e468:	f844 3c04 	str.w	r3, [r4, #-4]
 800e46c:	2501      	movs	r5, #1
 800e46e:	3c04      	subs	r4, #4
 800e470:	6822      	ldr	r2, [r4, #0]
 800e472:	f000 000f 	and.w	r0, r0, #15
 800e476:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e47a:	6020      	str	r0, [r4, #0]
 800e47c:	e7b5      	b.n	800e3ea <__hexnan+0x7a>
 800e47e:	2508      	movs	r5, #8
 800e480:	e7b3      	b.n	800e3ea <__hexnan+0x7a>
 800e482:	9b01      	ldr	r3, [sp, #4]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d0dd      	beq.n	800e444 <__hexnan+0xd4>
 800e488:	f1c3 0320 	rsb	r3, r3, #32
 800e48c:	f04f 32ff 	mov.w	r2, #4294967295
 800e490:	40da      	lsrs	r2, r3
 800e492:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e496:	4013      	ands	r3, r2
 800e498:	f846 3c04 	str.w	r3, [r6, #-4]
 800e49c:	e7d2      	b.n	800e444 <__hexnan+0xd4>
 800e49e:	3f04      	subs	r7, #4
 800e4a0:	e7d0      	b.n	800e444 <__hexnan+0xd4>
 800e4a2:	2004      	movs	r0, #4
 800e4a4:	e7d5      	b.n	800e452 <__hexnan+0xe2>

0800e4a6 <__ascii_mbtowc>:
 800e4a6:	b082      	sub	sp, #8
 800e4a8:	b901      	cbnz	r1, 800e4ac <__ascii_mbtowc+0x6>
 800e4aa:	a901      	add	r1, sp, #4
 800e4ac:	b142      	cbz	r2, 800e4c0 <__ascii_mbtowc+0x1a>
 800e4ae:	b14b      	cbz	r3, 800e4c4 <__ascii_mbtowc+0x1e>
 800e4b0:	7813      	ldrb	r3, [r2, #0]
 800e4b2:	600b      	str	r3, [r1, #0]
 800e4b4:	7812      	ldrb	r2, [r2, #0]
 800e4b6:	1e10      	subs	r0, r2, #0
 800e4b8:	bf18      	it	ne
 800e4ba:	2001      	movne	r0, #1
 800e4bc:	b002      	add	sp, #8
 800e4be:	4770      	bx	lr
 800e4c0:	4610      	mov	r0, r2
 800e4c2:	e7fb      	b.n	800e4bc <__ascii_mbtowc+0x16>
 800e4c4:	f06f 0001 	mvn.w	r0, #1
 800e4c8:	e7f8      	b.n	800e4bc <__ascii_mbtowc+0x16>

0800e4ca <_realloc_r>:
 800e4ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4ce:	4607      	mov	r7, r0
 800e4d0:	4614      	mov	r4, r2
 800e4d2:	460d      	mov	r5, r1
 800e4d4:	b921      	cbnz	r1, 800e4e0 <_realloc_r+0x16>
 800e4d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4da:	4611      	mov	r1, r2
 800e4dc:	f7fd bcb0 	b.w	800be40 <_malloc_r>
 800e4e0:	b92a      	cbnz	r2, 800e4ee <_realloc_r+0x24>
 800e4e2:	f7fd fc39 	bl	800bd58 <_free_r>
 800e4e6:	4625      	mov	r5, r4
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4ee:	f000 f840 	bl	800e572 <_malloc_usable_size_r>
 800e4f2:	4284      	cmp	r4, r0
 800e4f4:	4606      	mov	r6, r0
 800e4f6:	d802      	bhi.n	800e4fe <_realloc_r+0x34>
 800e4f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e4fc:	d8f4      	bhi.n	800e4e8 <_realloc_r+0x1e>
 800e4fe:	4621      	mov	r1, r4
 800e500:	4638      	mov	r0, r7
 800e502:	f7fd fc9d 	bl	800be40 <_malloc_r>
 800e506:	4680      	mov	r8, r0
 800e508:	b908      	cbnz	r0, 800e50e <_realloc_r+0x44>
 800e50a:	4645      	mov	r5, r8
 800e50c:	e7ec      	b.n	800e4e8 <_realloc_r+0x1e>
 800e50e:	42b4      	cmp	r4, r6
 800e510:	4622      	mov	r2, r4
 800e512:	4629      	mov	r1, r5
 800e514:	bf28      	it	cs
 800e516:	4632      	movcs	r2, r6
 800e518:	f7fc fdb1 	bl	800b07e <memcpy>
 800e51c:	4629      	mov	r1, r5
 800e51e:	4638      	mov	r0, r7
 800e520:	f7fd fc1a 	bl	800bd58 <_free_r>
 800e524:	e7f1      	b.n	800e50a <_realloc_r+0x40>

0800e526 <__ascii_wctomb>:
 800e526:	4603      	mov	r3, r0
 800e528:	4608      	mov	r0, r1
 800e52a:	b141      	cbz	r1, 800e53e <__ascii_wctomb+0x18>
 800e52c:	2aff      	cmp	r2, #255	@ 0xff
 800e52e:	d904      	bls.n	800e53a <__ascii_wctomb+0x14>
 800e530:	228a      	movs	r2, #138	@ 0x8a
 800e532:	601a      	str	r2, [r3, #0]
 800e534:	f04f 30ff 	mov.w	r0, #4294967295
 800e538:	4770      	bx	lr
 800e53a:	700a      	strb	r2, [r1, #0]
 800e53c:	2001      	movs	r0, #1
 800e53e:	4770      	bx	lr

0800e540 <fiprintf>:
 800e540:	b40e      	push	{r1, r2, r3}
 800e542:	b503      	push	{r0, r1, lr}
 800e544:	4601      	mov	r1, r0
 800e546:	ab03      	add	r3, sp, #12
 800e548:	4805      	ldr	r0, [pc, #20]	@ (800e560 <fiprintf+0x20>)
 800e54a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e54e:	6800      	ldr	r0, [r0, #0]
 800e550:	9301      	str	r3, [sp, #4]
 800e552:	f7ff f9b1 	bl	800d8b8 <_vfiprintf_r>
 800e556:	b002      	add	sp, #8
 800e558:	f85d eb04 	ldr.w	lr, [sp], #4
 800e55c:	b003      	add	sp, #12
 800e55e:	4770      	bx	lr
 800e560:	20000030 	.word	0x20000030

0800e564 <abort>:
 800e564:	b508      	push	{r3, lr}
 800e566:	2006      	movs	r0, #6
 800e568:	f000 f834 	bl	800e5d4 <raise>
 800e56c:	2001      	movs	r0, #1
 800e56e:	f7f5 fbad 	bl	8003ccc <_exit>

0800e572 <_malloc_usable_size_r>:
 800e572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e576:	1f18      	subs	r0, r3, #4
 800e578:	2b00      	cmp	r3, #0
 800e57a:	bfbc      	itt	lt
 800e57c:	580b      	ldrlt	r3, [r1, r0]
 800e57e:	18c0      	addlt	r0, r0, r3
 800e580:	4770      	bx	lr

0800e582 <_raise_r>:
 800e582:	291f      	cmp	r1, #31
 800e584:	b538      	push	{r3, r4, r5, lr}
 800e586:	4605      	mov	r5, r0
 800e588:	460c      	mov	r4, r1
 800e58a:	d904      	bls.n	800e596 <_raise_r+0x14>
 800e58c:	2316      	movs	r3, #22
 800e58e:	6003      	str	r3, [r0, #0]
 800e590:	f04f 30ff 	mov.w	r0, #4294967295
 800e594:	bd38      	pop	{r3, r4, r5, pc}
 800e596:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e598:	b112      	cbz	r2, 800e5a0 <_raise_r+0x1e>
 800e59a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e59e:	b94b      	cbnz	r3, 800e5b4 <_raise_r+0x32>
 800e5a0:	4628      	mov	r0, r5
 800e5a2:	f000 f831 	bl	800e608 <_getpid_r>
 800e5a6:	4622      	mov	r2, r4
 800e5a8:	4601      	mov	r1, r0
 800e5aa:	4628      	mov	r0, r5
 800e5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5b0:	f000 b818 	b.w	800e5e4 <_kill_r>
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d00a      	beq.n	800e5ce <_raise_r+0x4c>
 800e5b8:	1c59      	adds	r1, r3, #1
 800e5ba:	d103      	bne.n	800e5c4 <_raise_r+0x42>
 800e5bc:	2316      	movs	r3, #22
 800e5be:	6003      	str	r3, [r0, #0]
 800e5c0:	2001      	movs	r0, #1
 800e5c2:	e7e7      	b.n	800e594 <_raise_r+0x12>
 800e5c4:	2100      	movs	r1, #0
 800e5c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e5ca:	4620      	mov	r0, r4
 800e5cc:	4798      	blx	r3
 800e5ce:	2000      	movs	r0, #0
 800e5d0:	e7e0      	b.n	800e594 <_raise_r+0x12>
	...

0800e5d4 <raise>:
 800e5d4:	4b02      	ldr	r3, [pc, #8]	@ (800e5e0 <raise+0xc>)
 800e5d6:	4601      	mov	r1, r0
 800e5d8:	6818      	ldr	r0, [r3, #0]
 800e5da:	f7ff bfd2 	b.w	800e582 <_raise_r>
 800e5de:	bf00      	nop
 800e5e0:	20000030 	.word	0x20000030

0800e5e4 <_kill_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d07      	ldr	r5, [pc, #28]	@ (800e604 <_kill_r+0x20>)
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	4608      	mov	r0, r1
 800e5ee:	4611      	mov	r1, r2
 800e5f0:	602b      	str	r3, [r5, #0]
 800e5f2:	f7f5 fb5b 	bl	8003cac <_kill>
 800e5f6:	1c43      	adds	r3, r0, #1
 800e5f8:	d102      	bne.n	800e600 <_kill_r+0x1c>
 800e5fa:	682b      	ldr	r3, [r5, #0]
 800e5fc:	b103      	cbz	r3, 800e600 <_kill_r+0x1c>
 800e5fe:	6023      	str	r3, [r4, #0]
 800e600:	bd38      	pop	{r3, r4, r5, pc}
 800e602:	bf00      	nop
 800e604:	2000a344 	.word	0x2000a344

0800e608 <_getpid_r>:
 800e608:	f7f5 bb48 	b.w	8003c9c <_getpid>

0800e60c <_init>:
 800e60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e60e:	bf00      	nop
 800e610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e612:	bc08      	pop	{r3}
 800e614:	469e      	mov	lr, r3
 800e616:	4770      	bx	lr

0800e618 <_fini>:
 800e618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e61a:	bf00      	nop
 800e61c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e61e:	bc08      	pop	{r3}
 800e620:	469e      	mov	lr, r3
 800e622:	4770      	bx	lr
