Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2016/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto cebc0db4b8024da99b9b77a30082266e --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adders_behav xil_defaultlib.tb_adders xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.loadreg
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.tb_adders
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adders_behav
