// Seed: 20210330
module module_0 (
    output supply0 id_0,
    output wire id_1
    , id_9,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7
);
  assign id_9 = id_6;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wor  id_4
);
  wor  id_6 = id_2 - id_6;
  wire id_7;
  supply1 id_8, id_9;
  assign id_7 = id_7;
  wire id_10;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_11;
  and primCall (id_1, id_10, id_4, id_6, id_9, id_0, id_3, id_8, id_2, id_7);
endmodule
