0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sim_1/new/main_tb.v,1696335145,verilog,,,,main_tb,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sources_1/new/main_module.v,1696335086,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/16_bit_ALU/16_bit_ALU.srcs/sim_1/new/main_tb.v,,CLAdder;PFAdder;cla_logic;cladder4;fulladder;main_module;multiplier;shifter;subtractor,,,,,,,,
