ARM GAS  Build/main.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB96:
   1:../Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/main.c **** /**
   3:../Core/Src/main.c ****   ******************************************************************************
   4:../Core/Src/main.c ****   * @file           : main.c
   5:../Core/Src/main.c ****   * @brief          : Main program body
   6:../Core/Src/main.c ****   ******************************************************************************
   7:../Core/Src/main.c ****   * @attention
   8:../Core/Src/main.c ****   *
   9:../Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../Core/Src/main.c ****   * All rights reserved.
  11:../Core/Src/main.c ****   *
  12:../Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/main.c ****   * in the root directory of this software component.
  14:../Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/main.c ****   *
  16:../Core/Src/main.c ****   ******************************************************************************
  17:../Core/Src/main.c ****   */
  18:../Core/Src/main.c **** /* USER CODE END Header */
  19:../Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../Core/Src/main.c **** #include "main.h"
  21:../Core/Src/main.c **** 
  22:../Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../Core/Src/main.c **** #include "tee_client_api.h"
  25:../Core/Src/main.c **** 
  26:../Core/Src/main.c **** /* USER CODE END Includes */
  27:../Core/Src/main.c **** 
  28:../Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../Core/Src/main.c **** 
  31:../Core/Src/main.c **** /* USER CODE END PTD */
  32:../Core/Src/main.c **** 
  33:../Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  Build/main.s 			page 2


  34:../Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../Core/Src/main.c **** 
  36:../Core/Src/main.c **** /* USER CODE END PD */
  37:../Core/Src/main.c **** 
  38:../Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:../Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:../Core/Src/main.c **** 
  41:../Core/Src/main.c **** /* USER CODE END PM */
  42:../Core/Src/main.c **** 
  43:../Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:../Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  45:../Core/Src/main.c **** 
  46:../Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  47:../Core/Src/main.c **** 
  48:../Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  49:../Core/Src/main.c **** 
  50:../Core/Src/main.c **** RNG_HandleTypeDef hrng;
  51:../Core/Src/main.c **** 
  52:../Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  53:../Core/Src/main.c **** 
  54:../Core/Src/main.c **** UART_HandleTypeDef huart1;
  55:../Core/Src/main.c **** UART_HandleTypeDef huart3;
  56:../Core/Src/main.c **** 
  57:../Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:../Core/Src/main.c **** 
  59:../Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:../Core/Src/main.c **** 
  61:../Core/Src/main.c **** /* USER CODE END PV */
  62:../Core/Src/main.c **** 
  63:../Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:../Core/Src/main.c **** void SystemClock_Config(void);
  65:../Core/Src/main.c **** void PeriphCommonClock_Config(void);
  66:../Core/Src/main.c **** static void MX_GPIO_Init(void);
  67:../Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  68:../Core/Src/main.c **** static void MX_I2C2_Init(void);
  69:../Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  70:../Core/Src/main.c **** static void MX_SPI3_Init(void);
  71:../Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  72:../Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  73:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  74:../Core/Src/main.c **** static void MX_RNG_Init(void);
  75:../Core/Src/main.c **** /* USER CODE BEGIN PFP */
  76:../Core/Src/main.c **** 
  77:../Core/Src/main.c **** /* USER CODE END PFP */
  78:../Core/Src/main.c **** 
  79:../Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  80:../Core/Src/main.c **** /* USER CODE BEGIN 0 */
  81:../Core/Src/main.c **** int __io_putchar(int ch){
  82:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
  83:../Core/Src/main.c ****     return ch;
  84:../Core/Src/main.c **** }
  85:../Core/Src/main.c **** 
  86:../Core/Src/main.c **** void access_TEE_RAM(){
  87:../Core/Src/main.c **** 
  88:../Core/Src/main.c **** 	// Sample function to perform Fibonacci sequence and try to access TEE reserved memory
  89:../Core/Src/main.c **** 	int n, f, f1, f2;
  90:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 3


  91:../Core/Src/main.c **** 	n = 10;
  92:../Core/Src/main.c **** 	f1 = 0;
  93:../Core/Src/main.c **** 	f2 = 1;
  94:../Core/Src/main.c **** 
  95:../Core/Src/main.c **** 
  96:../Core/Src/main.c **** 	for(int i=2; i<=n; i++){
  97:../Core/Src/main.c **** 		f = f1 + f2;
  98:../Core/Src/main.c **** 		f1 = f2;
  99:../Core/Src/main.c **** 		f2 = f;
 100:../Core/Src/main.c **** 
 101:../Core/Src/main.c **** 		printf("Trying to load data from: 0x10000000 (TEE reserved RAM memory address)\r\n");
 102:../Core/Src/main.c **** 		__asm__(
 103:../Core/Src/main.c **** 			"ldr r8, =0x10000000\n" // load the address 0x10000000 into r8 (0x10000000 is part of the RAM of
 104:../Core/Src/main.c **** 			"ldr r0, [r8]\n"        // load the value of r8 in r0
 105:../Core/Src/main.c **** 		);
 106:../Core/Src/main.c **** 	}
 107:../Core/Src/main.c **** }
 108:../Core/Src/main.c **** 
 109:../Core/Src/main.c **** void access_TA1_RAM(){
 110:../Core/Src/main.c **** 	// Try to access RAM area dedicated to TA1 (without having the privileges to do so)
 111:../Core/Src/main.c **** 
 112:../Core/Src/main.c **** 	printf("Trying to load data from: 0x20000100 (TA1 reserved RAM memory address)\r\n");
 113:../Core/Src/main.c **** 	__asm__(
 114:../Core/Src/main.c **** 		"ldr r1, =0x20000100\n" // load the address 0x10000000 into r1 (0x20000100 is part of the RAM of 
 115:../Core/Src/main.c **** 		"ldr r0, [r1]\n"        // load the value of r1 in r0
 116:../Core/Src/main.c **** 	);
 117:../Core/Src/main.c **** }
 118:../Core/Src/main.c **** 
 119:../Core/Src/main.c **** void trigger_unpermitted_TA2_FLASH_access()
 120:../Core/Src/main.c **** {
 121:../Core/Src/main.c **** 	// Try to copy some data from the TA2 flash memory area (without having the privileges to do so)
 122:../Core/Src/main.c **** 	printf("Trying to copy some data from: 0x0809C000 (TA2 flash memory address)\r\n");
 123:../Core/Src/main.c **** 
 124:../Core/Src/main.c ****     unsigned char buffer[16] = {0};
 125:../Core/Src/main.c ****     unsigned char *p = 0x0809C000; // TA2 flash area
 126:../Core/Src/main.c **** 
 127:../Core/Src/main.c ****     memcpy(buffer, p, 16);
 128:../Core/Src/main.c **** }
 129:../Core/Src/main.c **** 
 130:../Core/Src/main.c **** void trigger_unpermitted_TEE_FLASH_access()
 131:../Core/Src/main.c **** {
 132:../Core/Src/main.c **** 	// Try to copy some data from the TEE flash memory area (without having the privileges to do so)
 133:../Core/Src/main.c **** 	printf("Trying to copy some data from: 0x08010000 (TEE flash memory address)\r\n");
 134:../Core/Src/main.c **** 
 135:../Core/Src/main.c ****     unsigned char buffer[16] = {0};
 136:../Core/Src/main.c ****     unsigned char *p = 0x08010000;// TEE flash area
 137:../Core/Src/main.c **** 
 138:../Core/Src/main.c ****     memcpy(buffer, p, 16);
 139:../Core/Src/main.c **** }
 140:../Core/Src/main.c **** 
 141:../Core/Src/main.c **** void execute_priviledge_TEE_instruction()
 142:../Core/Src/main.c **** {
 143:../Core/Src/main.c **** 	// Try to execute a GP Core API directly from a Client Application
 144:../Core/Src/main.c **** 	// without switching to secure world and invoking a Trusted Application
 145:../Core/Src/main.c **** 	printf("Trying to execute a GP TEE Core API from the unsecure world\r\n");
 146:../Core/Src/main.c **** 
 147:../Core/Src/main.c ****     INVOKE_SVC(5); // Invoke the internal TEE_Malloc that allocates memory in the TA's heap
ARM GAS  Build/main.s 			page 4


 148:../Core/Src/main.c ****     // The function should not execute
 149:../Core/Src/main.c **** }
 150:../Core/Src/main.c **** 
 151:../Core/Src/main.c **** void escalate_priv()
 152:../Core/Src/main.c **** {
 153:../Core/Src/main.c **** 	// Try to execute a GP Core API directly from a Client Application
 154:../Core/Src/main.c **** 	// without switching to secure world and invoking a Trusted Application
 155:../Core/Src/main.c **** 	printf("Trying to modify system registers and gain privileges from Client Application (unpriv: 1, 
 156:../Core/Src/main.c **** 
 157:../Core/Src/main.c **** 	uint32_t control;
 158:../Core/Src/main.c **** 	__asm__ volatile ("mrs %0, CONTROL" : "=r" (control) );
 159:../Core/Src/main.c **** 	printf("Current value of nPRIV bit: %d\r\n", control);
 160:../Core/Src/main.c **** 
 161:../Core/Src/main.c **** 	/* Set CTRL.nPRIV to 0 (try to switch to privileged mode) */
 162:../Core/Src/main.c **** 	__asm__(
 163:../Core/Src/main.c **** 		"mov r0, #0x00\n"
 164:../Core/Src/main.c **** 		"msr CONTROL, r0\n"
 165:../Core/Src/main.c **** 	);
 166:../Core/Src/main.c **** 
 167:../Core/Src/main.c **** 	__asm__ volatile ("mrs %0, CONTROL" : "=r" (control) );
 168:../Core/Src/main.c **** 	printf("Value of nPRIV bit after trying to gain privileges (set register to 0): %d\r\n", control);
 169:../Core/Src/main.c **** }
 170:../Core/Src/main.c **** 
 171:../Core/Src/main.c **** void TA1_illegal_accesses() {
 172:../Core/Src/main.c **** 
 173:../Core/Src/main.c **** 	// Open a context and a session with TA1 and from that, invoke command to perform illegal accesses
 174:../Core/Src/main.c **** 
 175:../Core/Src/main.c **** 	TEEC_Result res;
 176:../Core/Src/main.c **** 	// Declare context and session variables for TA1
 177:../Core/Src/main.c **** 	TEEC_Context ctx;
 178:../Core/Src/main.c **** 	TEEC_Session sess;
 179:../Core/Src/main.c **** 	TEEC_UUID uuid = { 0x8aaaf200, 0x2450, 0x11e4, \
 180:../Core/Src/main.c **** 			{ 0xab, 0xe2, 0x00, 0x02, 0xa5, 0xd5, 0xc5, 0x1b} };
 181:../Core/Src/main.c **** 
 182:../Core/Src/main.c **** 	uint32_t err_origin;
 183:../Core/Src/main.c **** 
 184:../Core/Src/main.c **** 	// Initiliaze context of TA1
 185:../Core/Src/main.c **** 	res = TEEC_InitializeContext(NULL, &ctx);
 186:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 187:../Core/Src/main.c **** 		ERR_MSG("TEEC_InitializeContext for TA1 failed with code 0x%x\r\n", res);
 188:../Core/Src/main.c **** 	    goto error;
 189:../Core/Src/main.c **** 	}
 190:../Core/Src/main.c **** 
 191:../Core/Src/main.c **** 	// Open session with TA1
 192:../Core/Src/main.c **** 	res = TEEC_OpenSession(&ctx, &sess, &uuid, TEEC_LOGIN_PUBLIC, NULL, NULL, &err_origin);
 193:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 194:../Core/Src/main.c **** 		ERR_MSG("TEEC_Opensession for TA1 failed with code 0x%x origin 0x%x\r\n", res, err_origin);
 195:../Core/Src/main.c **** 		goto error;
 196:../Core/Src/main.c **** 	}
 197:../Core/Src/main.c **** 
 198:../Core/Src/main.c **** 	 TEEC_Operation op = {0};
 199:../Core/Src/main.c **** 
 200:../Core/Src/main.c **** 	// Invoke command 1 for TA1
 201:../Core/Src/main.c **** 	 res = TEEC_InvokeCommand(&sess, 1, &op, NULL);
 202:../Core/Src/main.c **** 	 if(res != 0){
 203:../Core/Src/main.c **** 		 ERR_MSG("TEEC_InvokeCommand for TA1 failed with code 0x%x\r\n", res);
 204:../Core/Src/main.c **** 		 goto error;
ARM GAS  Build/main.s 			page 5


 205:../Core/Src/main.c **** 	 }
 206:../Core/Src/main.c **** 
 207:../Core/Src/main.c **** 	// Close session for TA1
 208:../Core/Src/main.c **** 	TEEC_CloseSession(&sess);
 209:../Core/Src/main.c **** 
 210:../Core/Src/main.c **** 	// Finalize context for TA1
 211:../Core/Src/main.c **** 	TEEC_FinalizeContext(&ctx);
 212:../Core/Src/main.c **** 
 213:../Core/Src/main.c **** error:
 214:../Core/Src/main.c **** 	return;
 215:../Core/Src/main.c **** 
 216:../Core/Src/main.c **** }
 217:../Core/Src/main.c **** 
 218:../Core/Src/main.c **** 
 219:../Core/Src/main.c **** /* USER CODE END 0 */
 220:../Core/Src/main.c **** 
 221:../Core/Src/main.c **** /**
 222:../Core/Src/main.c ****   * @brief  The application entry point.
 223:../Core/Src/main.c ****   * @retval int
 224:../Core/Src/main.c ****   */
 225:../Core/Src/main.c **** int main(void)
 226:../Core/Src/main.c **** {
 227:../Core/Src/main.c **** 
 228:../Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 229:../Core/Src/main.c **** 
 230:../Core/Src/main.c ****   /* USER CODE END 1 */
 231:../Core/Src/main.c **** 
 232:../Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 233:../Core/Src/main.c **** 
 234:../Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 235:../Core/Src/main.c ****   HAL_Init();
 236:../Core/Src/main.c **** 
 237:../Core/Src/main.c ****   /* USER CODE BEGIN Init */
 238:../Core/Src/main.c **** 
 239:../Core/Src/main.c ****   /* USER CODE END Init */
 240:../Core/Src/main.c **** 
 241:../Core/Src/main.c ****   /* Configure the system clock */
 242:../Core/Src/main.c ****   SystemClock_Config();
 243:../Core/Src/main.c **** 
 244:../Core/Src/main.c ****   /* Configure the peripherals common clocks */
 245:../Core/Src/main.c ****   PeriphCommonClock_Config();
 246:../Core/Src/main.c **** 
 247:../Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 248:../Core/Src/main.c **** 
 249:../Core/Src/main.c ****   /* USER CODE END SysInit */
 250:../Core/Src/main.c **** 
 251:../Core/Src/main.c ****   /* Initialize all configured peripherals */
 252:../Core/Src/main.c ****   MX_GPIO_Init();
 253:../Core/Src/main.c ****   MX_DFSDM1_Init();
 254:../Core/Src/main.c ****   MX_I2C2_Init();
 255:../Core/Src/main.c ****   MX_QUADSPI_Init();
 256:../Core/Src/main.c ****   MX_SPI3_Init();
 257:../Core/Src/main.c ****   MX_USART1_UART_Init();
 258:../Core/Src/main.c ****   MX_USART3_UART_Init();
 259:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 260:../Core/Src/main.c ****   MX_RNG_Init();
 261:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  Build/main.s 			page 6


 262:../Core/Src/main.c **** 
 263:../Core/Src/main.c ****   // Try to access TEE dedicated RAM
 264:../Core/Src/main.c ****   //access_TEE_RAM();
 265:../Core/Src/main.c **** 
 266:../Core/Src/main.c ****   // Try to access TA1 dedicated RAM
 267:../Core/Src/main.c ****   //access_TA1_RAM();
 268:../Core/Src/main.c **** 
 269:../Core/Src/main.c ****   // Try to access TA2 dedicate flash memory area
 270:../Core/Src/main.c ****   //trigger_unpermitted_TA2_FLASH_access();
 271:../Core/Src/main.c **** 
 272:../Core/Src/main.c ****   // Try to access TEE dedicate flash memory area
 273:../Core/Src/main.c ****   //trigger_unpermitted_TEE_FLASH_access();
 274:../Core/Src/main.c **** 
 275:../Core/Src/main.c ****   // Try to make illegal access from TA1
 276:../Core/Src/main.c ****   TA1_illegal_accesses();
 277:../Core/Src/main.c **** 
 278:../Core/Src/main.c ****   // Try to execute a priv only function (GP Core API)
 279:../Core/Src/main.c ****   //execute_priviledge_TEE_instruction();
 280:../Core/Src/main.c **** 
 281:../Core/Src/main.c ****   // Try to modify system registers and gain priv
 282:../Core/Src/main.c ****   //escalate_priv();
 283:../Core/Src/main.c **** 
 284:../Core/Src/main.c ****   /* USER CODE END 2 */
 285:../Core/Src/main.c **** 
 286:../Core/Src/main.c ****   /* Infinite loop */
 287:../Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 288:../Core/Src/main.c ****   while (1)
 289:../Core/Src/main.c ****   {
 290:../Core/Src/main.c ****     /* USER CODE END WHILE */
 291:../Core/Src/main.c **** 
 292:../Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 293:../Core/Src/main.c ****   }
 294:../Core/Src/main.c ****   /* USER CODE END 3 */
 295:../Core/Src/main.c **** }
 296:../Core/Src/main.c **** 
 297:../Core/Src/main.c **** /**
 298:../Core/Src/main.c ****   * @brief System Clock Configuration
 299:../Core/Src/main.c ****   * @retval None
 300:../Core/Src/main.c ****   */
 301:../Core/Src/main.c **** void SystemClock_Config(void)
 302:../Core/Src/main.c ****   {
 303:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 304:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 305:../Core/Src/main.c **** 
 306:../Core/Src/main.c ****     /** Configure the main internal regulator output voltage
 307:../Core/Src/main.c ****     */
 308:../Core/Src/main.c ****     if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 309:../Core/Src/main.c ****     {
 310:../Core/Src/main.c ****       Error_Handler();
 311:../Core/Src/main.c ****     }
 312:../Core/Src/main.c **** 
 313:../Core/Src/main.c ****     /** Configure LSE Drive Capability
 314:../Core/Src/main.c ****     */
 315:../Core/Src/main.c ****     HAL_PWR_EnableBkUpAccess();
 316:../Core/Src/main.c ****     __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 317:../Core/Src/main.c **** 
 318:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  Build/main.s 			page 7


 319:../Core/Src/main.c ****     * in the RCC_OscInitTypeDef structure.
 320:../Core/Src/main.c ****     */
 321:../Core/Src/main.c **** 
 322:../Core/Src/main.c ****     /* MSI is enabled after System reset, activate PLL with MSI as source */
 323:../Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 324:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 325:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 326:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 327:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 328:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 329:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 330:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 331:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 332:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 333:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 334:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 335:../Core/Src/main.c ****     {
 336:../Core/Src/main.c ****       /* Initialization Error */
 337:../Core/Src/main.c ****       Error_Handler();
 338:../Core/Src/main.c ****     }
 339:../Core/Src/main.c **** 
 340:../Core/Src/main.c ****     /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
 341:../Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 
 342:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 343:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 344:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 345:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 346:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 347:../Core/Src/main.c ****     {
 348:../Core/Src/main.c ****       /* Initialization Error */
 349:../Core/Src/main.c ****       Error_Handler();
 350:../Core/Src/main.c ****     }
 351:../Core/Src/main.c **** 
 352:../Core/Src/main.c ****     /** Enable MSI Auto calibration
 353:../Core/Src/main.c ****     */
 354:../Core/Src/main.c ****     HAL_RCCEx_EnableMSIPLLMode();
 355:../Core/Src/main.c **** }
 356:../Core/Src/main.c **** 
 357:../Core/Src/main.c **** /**
 358:../Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 359:../Core/Src/main.c ****   * @retval None
 360:../Core/Src/main.c ****   */
 361:../Core/Src/main.c **** void PeriphCommonClock_Config(void)
 362:../Core/Src/main.c **** {
 363:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 364:../Core/Src/main.c **** 
 365:../Core/Src/main.c ****   /** Initializes the peripherals clock
 366:../Core/Src/main.c ****   */
 367:../Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RNG;
 368:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 369:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 370:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 371:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 372:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 373:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 374:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 375:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
ARM GAS  Build/main.s 			page 8


 376:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 377:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 378:../Core/Src/main.c ****   {
 379:../Core/Src/main.c ****     Error_Handler();
 380:../Core/Src/main.c ****   }
 381:../Core/Src/main.c **** }
 382:../Core/Src/main.c **** /**
 383:../Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 384:../Core/Src/main.c ****   * @param None
 385:../Core/Src/main.c ****   * @retval None
 386:../Core/Src/main.c ****   */
 387:../Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 388:../Core/Src/main.c **** {
 389:../Core/Src/main.c **** 
 390:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 391:../Core/Src/main.c **** 
 392:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 393:../Core/Src/main.c **** 
 394:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 395:../Core/Src/main.c **** 
 396:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 397:../Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 398:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 399:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 400:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 401:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 402:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 403:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 404:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 405:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 406:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 407:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 408:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 409:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 410:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 411:../Core/Src/main.c ****   {
 412:../Core/Src/main.c ****     Error_Handler();
 413:../Core/Src/main.c ****   }
 414:../Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 415:../Core/Src/main.c **** 
 416:../Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 417:../Core/Src/main.c **** 
 418:../Core/Src/main.c **** }
 419:../Core/Src/main.c **** 
 420:../Core/Src/main.c **** /**
 421:../Core/Src/main.c ****   * @brief I2C2 Initialization Function
 422:../Core/Src/main.c ****   * @param None
 423:../Core/Src/main.c ****   * @retval None
 424:../Core/Src/main.c ****   */
 425:../Core/Src/main.c **** static void MX_I2C2_Init(void)
 426:../Core/Src/main.c **** {
 427:../Core/Src/main.c **** 
 428:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 429:../Core/Src/main.c **** 
 430:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 431:../Core/Src/main.c **** 
 432:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
ARM GAS  Build/main.s 			page 9


 433:../Core/Src/main.c **** 
 434:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 435:../Core/Src/main.c ****   hi2c2.Instance = I2C2;
 436:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 437:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 438:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 439:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 440:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 441:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 442:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 443:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 444:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 445:../Core/Src/main.c ****   {
 446:../Core/Src/main.c ****     Error_Handler();
 447:../Core/Src/main.c ****   }
 448:../Core/Src/main.c **** 
 449:../Core/Src/main.c ****   /** Configure Analogue filter
 450:../Core/Src/main.c ****   */
 451:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 452:../Core/Src/main.c ****   {
 453:../Core/Src/main.c ****     Error_Handler();
 454:../Core/Src/main.c ****   }
 455:../Core/Src/main.c **** 
 456:../Core/Src/main.c ****   /** Configure Digital filter
 457:../Core/Src/main.c ****   */
 458:../Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 459:../Core/Src/main.c ****   {
 460:../Core/Src/main.c ****     Error_Handler();
 461:../Core/Src/main.c ****   }
 462:../Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 463:../Core/Src/main.c **** 
 464:../Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 465:../Core/Src/main.c **** 
 466:../Core/Src/main.c **** }
 467:../Core/Src/main.c **** 
 468:../Core/Src/main.c **** /**
 469:../Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 470:../Core/Src/main.c ****   * @param None
 471:../Core/Src/main.c ****   * @retval None
 472:../Core/Src/main.c ****   */
 473:../Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 474:../Core/Src/main.c **** {
 475:../Core/Src/main.c **** 
 476:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 477:../Core/Src/main.c **** 
 478:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 479:../Core/Src/main.c **** 
 480:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 481:../Core/Src/main.c **** 
 482:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 483:../Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 484:../Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 485:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 486:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 487:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 488:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 489:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
ARM GAS  Build/main.s 			page 10


 490:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 491:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 492:../Core/Src/main.c ****   {
 493:../Core/Src/main.c ****     Error_Handler();
 494:../Core/Src/main.c ****   }
 495:../Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 496:../Core/Src/main.c **** 
 497:../Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 498:../Core/Src/main.c **** 
 499:../Core/Src/main.c **** }
 500:../Core/Src/main.c **** 
 501:../Core/Src/main.c **** /**
 502:../Core/Src/main.c ****   * @brief RNG Initialization Function
 503:../Core/Src/main.c ****   * @param None
 504:../Core/Src/main.c ****   * @retval None
 505:../Core/Src/main.c ****   */
 506:../Core/Src/main.c **** static void MX_RNG_Init(void)
 507:../Core/Src/main.c **** {
 508:../Core/Src/main.c **** 
 509:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 0 */
 510:../Core/Src/main.c **** 
 511:../Core/Src/main.c ****   /* USER CODE END RNG_Init 0 */
 512:../Core/Src/main.c **** 
 513:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 1 */
 514:../Core/Src/main.c **** 
 515:../Core/Src/main.c ****   /* USER CODE END RNG_Init 1 */
 516:../Core/Src/main.c ****   hrng.Instance = RNG;
 517:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 518:../Core/Src/main.c ****   {
 519:../Core/Src/main.c ****     Error_Handler();
 520:../Core/Src/main.c ****   }
 521:../Core/Src/main.c ****   /* USER CODE BEGIN RNG_Init 2 */
 522:../Core/Src/main.c **** 
 523:../Core/Src/main.c ****   /* USER CODE END RNG_Init 2 */
 524:../Core/Src/main.c **** 
 525:../Core/Src/main.c **** }
 526:../Core/Src/main.c **** 
 527:../Core/Src/main.c **** /**
 528:../Core/Src/main.c ****   * @brief SPI3 Initialization Function
 529:../Core/Src/main.c ****   * @param None
 530:../Core/Src/main.c ****   * @retval None
 531:../Core/Src/main.c ****   */
 532:../Core/Src/main.c **** static void MX_SPI3_Init(void)
 533:../Core/Src/main.c **** {
 534:../Core/Src/main.c **** 
 535:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 536:../Core/Src/main.c **** 
 537:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 538:../Core/Src/main.c **** 
 539:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 540:../Core/Src/main.c **** 
 541:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 542:../Core/Src/main.c ****   /* SPI3 parameter configuration*/
 543:../Core/Src/main.c ****   hspi3.Instance = SPI3;
 544:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 545:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 546:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
ARM GAS  Build/main.s 			page 11


 547:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 548:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 549:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 550:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 551:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 552:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 553:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 554:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 555:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 556:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 557:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 558:../Core/Src/main.c ****   {
 559:../Core/Src/main.c ****     Error_Handler();
 560:../Core/Src/main.c ****   }
 561:../Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 562:../Core/Src/main.c **** 
 563:../Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 564:../Core/Src/main.c **** 
 565:../Core/Src/main.c **** }
 566:../Core/Src/main.c **** 
 567:../Core/Src/main.c **** /**
 568:../Core/Src/main.c ****   * @brief USART1 Initialization Function
 569:../Core/Src/main.c ****   * @param None
 570:../Core/Src/main.c ****   * @retval None
 571:../Core/Src/main.c ****   */
 572:../Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 573:../Core/Src/main.c **** {
 574:../Core/Src/main.c **** 
 575:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 576:../Core/Src/main.c **** 
 577:../Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 578:../Core/Src/main.c **** 
 579:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 580:../Core/Src/main.c **** 
 581:../Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 582:../Core/Src/main.c ****   huart1.Instance = USART1;
 583:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 584:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 585:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 586:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 587:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 588:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 589:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 590:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 591:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 592:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 593:../Core/Src/main.c ****   {
 594:../Core/Src/main.c **** 	Error_Handler();
 595:../Core/Src/main.c ****   }
 596:../Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 597:../Core/Src/main.c **** 
 598:../Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 599:../Core/Src/main.c **** 
 600:../Core/Src/main.c **** }
 601:../Core/Src/main.c **** 
 602:../Core/Src/main.c **** /**
 603:../Core/Src/main.c ****   * @brief USART3 Initialization Function
ARM GAS  Build/main.s 			page 12


 604:../Core/Src/main.c ****   * @param None
 605:../Core/Src/main.c ****   * @retval None
 606:../Core/Src/main.c ****   */
 607:../Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 608:../Core/Src/main.c **** {
 609:../Core/Src/main.c **** 
 610:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 611:../Core/Src/main.c **** 
 612:../Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 613:../Core/Src/main.c **** 
 614:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 615:../Core/Src/main.c **** 
 616:../Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 617:../Core/Src/main.c ****   huart3.Instance = USART3;
 618:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 619:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 620:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 621:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 622:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 623:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 624:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 625:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 626:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 627:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 628:../Core/Src/main.c ****   {
 629:../Core/Src/main.c ****     Error_Handler();
 630:../Core/Src/main.c ****   }
 631:../Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 632:../Core/Src/main.c **** 
 633:../Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 634:../Core/Src/main.c **** 
 635:../Core/Src/main.c **** }
 636:../Core/Src/main.c **** 
 637:../Core/Src/main.c **** /**
 638:../Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 639:../Core/Src/main.c ****   * @param None
 640:../Core/Src/main.c ****   * @retval None
 641:../Core/Src/main.c ****   */
 642:../Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 643:../Core/Src/main.c **** {
 644:../Core/Src/main.c **** 
 645:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 646:../Core/Src/main.c **** 
 647:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 648:../Core/Src/main.c **** 
 649:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 650:../Core/Src/main.c **** 
 651:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 652:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 653:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 654:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 655:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 656:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 657:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 658:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 659:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 660:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
ARM GAS  Build/main.s 			page 13


 661:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 662:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 663:../Core/Src/main.c ****   {
 664:../Core/Src/main.c ****     Error_Handler();
 665:../Core/Src/main.c ****   }
 666:../Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 667:../Core/Src/main.c **** 
 668:../Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 669:../Core/Src/main.c **** 
 670:../Core/Src/main.c **** }
 671:../Core/Src/main.c **** 
 672:../Core/Src/main.c **** /**
 673:../Core/Src/main.c ****   * @brief GPIO Initialization Function
 674:../Core/Src/main.c ****   * @param None
 675:../Core/Src/main.c ****   * @retval None
 676:../Core/Src/main.c ****   */
 677:../Core/Src/main.c **** static void MX_GPIO_Init(void)
 678:../Core/Src/main.c **** {
  26              		.loc 1 678 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 40
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 36
  33              		.cfi_offset 4, -36
  34              		.cfi_offset 5, -32
  35              		.cfi_offset 6, -28
  36              		.cfi_offset 7, -24
  37              		.cfi_offset 8, -20
  38              		.cfi_offset 9, -16
  39              		.cfi_offset 10, -12
  40              		.cfi_offset 11, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
 679:../Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 679 3 view .LVU1
  46              		.loc 1 679 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 680:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 681:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 682:../Core/Src/main.c **** 
 683:../Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 684:../Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 684 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 684 3 view .LVU4
  56              		.loc 1 684 3 view .LVU5
  57 0012 A24B     		ldr	r3, .L3
  58 0014 DA6C     		ldr	r2, [r3, #76]
ARM GAS  Build/main.s 			page 14


  59 0016 42F01002 		orr	r2, r2, #16
  60 001a DA64     		str	r2, [r3, #76]
  61              		.loc 1 684 3 view .LVU6
  62 001c DA6C     		ldr	r2, [r3, #76]
  63 001e 02F01002 		and	r2, r2, #16
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 684 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 684 3 view .LVU8
 685:../Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  69              		.loc 1 685 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 685 3 view .LVU10
  72              		.loc 1 685 3 view .LVU11
  73 0026 DA6C     		ldr	r2, [r3, #76]
  74 0028 42F00402 		orr	r2, r2, #4
  75 002c DA64     		str	r2, [r3, #76]
  76              		.loc 1 685 3 view .LVU12
  77 002e DA6C     		ldr	r2, [r3, #76]
  78 0030 02F00402 		and	r2, r2, #4
  79 0034 0192     		str	r2, [sp, #4]
  80              		.loc 1 685 3 view .LVU13
  81 0036 019A     		ldr	r2, [sp, #4]
  82              	.LBE5:
  83              		.loc 1 685 3 view .LVU14
 686:../Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 686 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 686 3 view .LVU16
  87              		.loc 1 686 3 view .LVU17
  88 0038 DA6C     		ldr	r2, [r3, #76]
  89 003a 42F00102 		orr	r2, r2, #1
  90 003e DA64     		str	r2, [r3, #76]
  91              		.loc 1 686 3 view .LVU18
  92 0040 DA6C     		ldr	r2, [r3, #76]
  93 0042 02F00102 		and	r2, r2, #1
  94 0046 0292     		str	r2, [sp, #8]
  95              		.loc 1 686 3 view .LVU19
  96 0048 029A     		ldr	r2, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 686 3 view .LVU20
 687:../Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 687 3 view .LVU21
 100              	.LBB7:
 101              		.loc 1 687 3 view .LVU22
 102              		.loc 1 687 3 view .LVU23
 103 004a DA6C     		ldr	r2, [r3, #76]
 104 004c 42F00202 		orr	r2, r2, #2
 105 0050 DA64     		str	r2, [r3, #76]
 106              		.loc 1 687 3 view .LVU24
 107 0052 DA6C     		ldr	r2, [r3, #76]
 108 0054 02F00202 		and	r2, r2, #2
 109 0058 0392     		str	r2, [sp, #12]
 110              		.loc 1 687 3 view .LVU25
 111 005a 039A     		ldr	r2, [sp, #12]
 112              	.LBE7:
ARM GAS  Build/main.s 			page 15


 113              		.loc 1 687 3 view .LVU26
 688:../Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 114              		.loc 1 688 3 view .LVU27
 115              	.LBB8:
 116              		.loc 1 688 3 view .LVU28
 117              		.loc 1 688 3 view .LVU29
 118 005c DA6C     		ldr	r2, [r3, #76]
 119 005e 42F00802 		orr	r2, r2, #8
 120 0062 DA64     		str	r2, [r3, #76]
 121              		.loc 1 688 3 view .LVU30
 122 0064 DB6C     		ldr	r3, [r3, #76]
 123 0066 03F00803 		and	r3, r3, #8
 124 006a 0493     		str	r3, [sp, #16]
 125              		.loc 1 688 3 view .LVU31
 126 006c 049B     		ldr	r3, [sp, #16]
 127              	.LBE8:
 128              		.loc 1 688 3 view .LVU32
 689:../Core/Src/main.c **** 
 690:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 691:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RE
 129              		.loc 1 691 3 view .LVU33
 130 006e 8C4D     		ldr	r5, .L3+4
 131 0070 2246     		mov	r2, r4
 132 0072 4FF48A71 		mov	r1, #276
 133 0076 2846     		mov	r0, r5
 134 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL0:
 692:../Core/Src/main.c **** 
 693:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 694:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 136              		.loc 1 694 3 view .LVU34
 137 007c 2246     		mov	r2, r4
 138 007e 48F20411 		movw	r1, #33028
 139 0082 4FF09040 		mov	r0, #1207959552
 140 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL1:
 695:../Core/Src/main.c **** 
 696:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 697:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 142              		.loc 1 697 3 view .LVU35
 143 008a 864F     		ldr	r7, .L3+8
 144 008c 2246     		mov	r2, r4
 145 008e 4FF21401 		movw	r1, #61460
 146 0092 3846     		mov	r0, r7
 147 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL2:
 698:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);
 699:../Core/Src/main.c **** 
 700:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 701:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RES
 149              		.loc 1 701 3 view .LVU36
 150 0098 DFF80C92 		ldr	r9, .L3+12
 151 009c 2246     		mov	r2, r4
 152 009e 41F28101 		movw	r1, #4225
 153 00a2 4846     		mov	r0, r9
 154 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL3:
ARM GAS  Build/main.s 			page 16


 702:../Core/Src/main.c **** 
 703:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 704:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 156              		.loc 1 704 3 view .LVU37
 157 00a8 0122     		movs	r2, #1
 158 00aa 4FF40051 		mov	r1, #8192
 159 00ae 4846     		mov	r0, r9
 160 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL4:
 705:../Core/Src/main.c **** 
 706:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 707:../Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 162              		.loc 1 707 3 view .LVU38
 163 00b4 DFF8F4A1 		ldr	r10, .L3+16
 164 00b8 2246     		mov	r2, r4
 165 00ba 4FF41071 		mov	r1, #576
 166 00be 5046     		mov	r0, r10
 167 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 168              	.LVL5:
 708:../Core/Src/main.c **** 
 709:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 710:../Core/Src/main.c ****   HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 169              		.loc 1 710 3 view .LVU39
 170 00c4 0122     		movs	r2, #1
 171 00c6 2021     		movs	r1, #32
 172 00c8 3846     		mov	r0, r7
 173 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 174              	.LVL6:
 711:../Core/Src/main.c **** 
 712:../Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 713:../Core/Src/main.c ****   HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 175              		.loc 1 713 3 view .LVU40
 176 00ce 0122     		movs	r2, #1
 177 00d0 1146     		mov	r1, r2
 178 00d2 2846     		mov	r0, r5
 179 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL7:
 714:../Core/Src/main.c **** 
 715:../Core/Src/main.c ****   /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3
 716:../Core/Src/main.c ****   GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_C
 181              		.loc 1 716 3 view .LVU41
 182              		.loc 1 716 23 is_stmt 0 view .LVU42
 183 00d8 40F21513 		movw	r3, #277
 184 00dc 0593     		str	r3, [sp, #20]
 717:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 717 3 is_stmt 1 view .LVU43
 186              		.loc 1 717 24 is_stmt 0 view .LVU44
 187 00de 0126     		movs	r6, #1
 188 00e0 0696     		str	r6, [sp, #24]
 718:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 718 3 is_stmt 1 view .LVU45
 190              		.loc 1 718 24 is_stmt 0 view .LVU46
 191 00e2 0794     		str	r4, [sp, #28]
 719:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 719 3 is_stmt 1 view .LVU47
 193              		.loc 1 719 25 is_stmt 0 view .LVU48
 194 00e4 0894     		str	r4, [sp, #32]
ARM GAS  Build/main.s 			page 17


 720:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 195              		.loc 1 720 3 is_stmt 1 view .LVU49
 196 00e6 05A9     		add	r1, sp, #20
 197 00e8 2846     		mov	r0, r5
 198 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL8:
 721:../Core/Src/main.c **** 
 722:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6
 723:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_P
 200              		.loc 1 723 3 view .LVU50
 201              		.loc 1 723 23 is_stmt 0 view .LVU51
 202 00ee 6A23     		movs	r3, #106
 203 00f0 0593     		str	r3, [sp, #20]
 724:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 204              		.loc 1 724 3 is_stmt 1 view .LVU52
 205              		.loc 1 724 24 is_stmt 0 view .LVU53
 206 00f2 4FF4881B 		mov	fp, #1114112
 207 00f6 CDF818B0 		str	fp, [sp, #24]
 725:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 725 3 is_stmt 1 view .LVU54
 209              		.loc 1 725 24 is_stmt 0 view .LVU55
 210 00fa 0794     		str	r4, [sp, #28]
 726:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 211              		.loc 1 726 3 is_stmt 1 view .LVU56
 212 00fc 05A9     		add	r1, sp, #20
 213 00fe 2846     		mov	r0, r5
 214 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL9:
 727:../Core/Src/main.c **** 
 728:../Core/Src/main.c ****   /*Configure GPIO pin : BUTTON_EXTI13_Pin */
 729:../Core/Src/main.c ****   GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 216              		.loc 1 729 3 view .LVU57
 217              		.loc 1 729 23 is_stmt 0 view .LVU58
 218 0104 4FF40053 		mov	r3, #8192
 219 0108 0593     		str	r3, [sp, #20]
 730:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 220              		.loc 1 730 3 is_stmt 1 view .LVU59
 221              		.loc 1 730 24 is_stmt 0 view .LVU60
 222 010a 4FF40413 		mov	r3, #2162688
 223 010e 0693     		str	r3, [sp, #24]
 731:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 731 3 is_stmt 1 view .LVU61
 225              		.loc 1 731 24 is_stmt 0 view .LVU62
 226 0110 0794     		str	r4, [sp, #28]
 732:../Core/Src/main.c ****   HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 732 3 is_stmt 1 view .LVU63
 228 0112 05A9     		add	r1, sp, #20
 229 0114 5046     		mov	r0, r10
 230 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL10:
 733:../Core/Src/main.c **** 
 734:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 735:../Core/Src/main.c ****                            ARD_A1_Pin ARD_A0_Pin */
 736:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 232              		.loc 1 736 3 view .LVU64
 233              		.loc 1 736 23 is_stmt 0 view .LVU65
 234 011a 3F23     		movs	r3, #63
ARM GAS  Build/main.s 			page 18


 235 011c 0593     		str	r3, [sp, #20]
 737:../Core/Src/main.c ****                           |ARD_A1_Pin|ARD_A0_Pin;
 738:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 236              		.loc 1 738 3 is_stmt 1 view .LVU66
 237              		.loc 1 738 24 is_stmt 0 view .LVU67
 238 011e 0B23     		movs	r3, #11
 239 0120 0693     		str	r3, [sp, #24]
 739:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 739 3 is_stmt 1 view .LVU68
 241              		.loc 1 739 24 is_stmt 0 view .LVU69
 242 0122 0794     		str	r4, [sp, #28]
 740:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 740 3 is_stmt 1 view .LVU70
 244 0124 05A9     		add	r1, sp, #20
 245 0126 5046     		mov	r0, r10
 246 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL11:
 741:../Core/Src/main.c **** 
 742:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
 743:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 248              		.loc 1 743 3 view .LVU71
 249              		.loc 1 743 23 is_stmt 0 view .LVU72
 250 012c 4FF00308 		mov	r8, #3
 251 0130 CDF81480 		str	r8, [sp, #20]
 744:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 744 3 is_stmt 1 view .LVU73
 253              		.loc 1 744 24 is_stmt 0 view .LVU74
 254 0134 0225     		movs	r5, #2
 255 0136 0695     		str	r5, [sp, #24]
 745:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 745 3 is_stmt 1 view .LVU75
 257              		.loc 1 745 24 is_stmt 0 view .LVU76
 258 0138 0794     		str	r4, [sp, #28]
 746:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 259              		.loc 1 746 3 is_stmt 1 view .LVU77
 260              		.loc 1 746 25 is_stmt 0 view .LVU78
 261 013a CDF82080 		str	r8, [sp, #32]
 747:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 262              		.loc 1 747 3 is_stmt 1 view .LVU79
 263              		.loc 1 747 29 is_stmt 0 view .LVU80
 264 013e 0822     		movs	r2, #8
 265 0140 0992     		str	r2, [sp, #36]
 748:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 266              		.loc 1 748 3 is_stmt 1 view .LVU81
 267 0142 05A9     		add	r1, sp, #20
 268 0144 4FF09040 		mov	r0, #1207959552
 269 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL12:
 749:../Core/Src/main.c **** 
 750:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
 751:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 271              		.loc 1 751 3 view .LVU82
 272              		.loc 1 751 23 is_stmt 0 view .LVU83
 273 014c 48F20413 		movw	r3, #33028
 274 0150 0593     		str	r3, [sp, #20]
 752:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 275              		.loc 1 752 3 is_stmt 1 view .LVU84
ARM GAS  Build/main.s 			page 19


 276              		.loc 1 752 24 is_stmt 0 view .LVU85
 277 0152 0696     		str	r6, [sp, #24]
 753:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 278              		.loc 1 753 3 is_stmt 1 view .LVU86
 279              		.loc 1 753 24 is_stmt 0 view .LVU87
 280 0154 0794     		str	r4, [sp, #28]
 754:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281              		.loc 1 754 3 is_stmt 1 view .LVU88
 282              		.loc 1 754 25 is_stmt 0 view .LVU89
 283 0156 0894     		str	r4, [sp, #32]
 755:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 284              		.loc 1 755 3 is_stmt 1 view .LVU90
 285 0158 05A9     		add	r1, sp, #20
 286 015a 4FF09040 		mov	r0, #1207959552
 287 015e FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL13:
 756:../Core/Src/main.c **** 
 757:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D4_Pin */
 758:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D4_Pin;
 289              		.loc 1 758 3 view .LVU91
 290              		.loc 1 758 23 is_stmt 0 view .LVU92
 291 0162 0822     		movs	r2, #8
 292 0164 0592     		str	r2, [sp, #20]
 759:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 759 3 is_stmt 1 view .LVU93
 294              		.loc 1 759 24 is_stmt 0 view .LVU94
 295 0166 0695     		str	r5, [sp, #24]
 760:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 760 3 is_stmt 1 view .LVU95
 297              		.loc 1 760 24 is_stmt 0 view .LVU96
 298 0168 0794     		str	r4, [sp, #28]
 761:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 761 3 is_stmt 1 view .LVU97
 300              		.loc 1 761 25 is_stmt 0 view .LVU98
 301 016a 0894     		str	r4, [sp, #32]
 762:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 302              		.loc 1 762 3 is_stmt 1 view .LVU99
 303              		.loc 1 762 29 is_stmt 0 view .LVU100
 304 016c 0996     		str	r6, [sp, #36]
 763:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 305              		.loc 1 763 3 is_stmt 1 view .LVU101
 306 016e 05A9     		add	r1, sp, #20
 307 0170 4FF09040 		mov	r0, #1207959552
 308 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL14:
 764:../Core/Src/main.c **** 
 765:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D7_Pin */
 766:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D7_Pin;
 310              		.loc 1 766 3 view .LVU102
 311              		.loc 1 766 23 is_stmt 0 view .LVU103
 312 0178 1023     		movs	r3, #16
 313 017a 0593     		str	r3, [sp, #20]
 767:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 314              		.loc 1 767 3 is_stmt 1 view .LVU104
 315              		.loc 1 767 24 is_stmt 0 view .LVU105
 316 017c 0B23     		movs	r3, #11
 317 017e 0693     		str	r3, [sp, #24]
ARM GAS  Build/main.s 			page 20


 768:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 768 3 is_stmt 1 view .LVU106
 319              		.loc 1 768 24 is_stmt 0 view .LVU107
 320 0180 0794     		str	r4, [sp, #28]
 769:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 769 3 is_stmt 1 view .LVU108
 322 0182 05A9     		add	r1, sp, #20
 323 0184 4FF09040 		mov	r0, #1207959552
 324 0188 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL15:
 770:../Core/Src/main.c **** 
 771:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
 772:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 326              		.loc 1 772 3 view .LVU109
 327              		.loc 1 772 23 is_stmt 0 view .LVU110
 328 018c E023     		movs	r3, #224
 329 018e 0593     		str	r3, [sp, #20]
 773:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 773 3 is_stmt 1 view .LVU111
 331              		.loc 1 773 24 is_stmt 0 view .LVU112
 332 0190 0695     		str	r5, [sp, #24]
 774:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 774 3 is_stmt 1 view .LVU113
 334              		.loc 1 774 24 is_stmt 0 view .LVU114
 335 0192 0794     		str	r4, [sp, #28]
 775:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336              		.loc 1 775 3 is_stmt 1 view .LVU115
 337              		.loc 1 775 25 is_stmt 0 view .LVU116
 338 0194 CDF82080 		str	r8, [sp, #32]
 776:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 339              		.loc 1 776 3 is_stmt 1 view .LVU117
 340              		.loc 1 776 29 is_stmt 0 view .LVU118
 341 0198 0522     		movs	r2, #5
 342 019a 0992     		str	r2, [sp, #36]
 777:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 777 3 is_stmt 1 view .LVU119
 344 019c 05A9     		add	r1, sp, #20
 345 019e 4FF09040 		mov	r0, #1207959552
 346 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL16:
 778:../Core/Src/main.c **** 
 779:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D3_Pin */
 780:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D3_Pin;
 348              		.loc 1 780 3 view .LVU120
 349              		.loc 1 780 23 is_stmt 0 view .LVU121
 350 01a6 0596     		str	r6, [sp, #20]
 781:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 351              		.loc 1 781 3 is_stmt 1 view .LVU122
 352              		.loc 1 781 24 is_stmt 0 view .LVU123
 353 01a8 CDF818B0 		str	fp, [sp, #24]
 782:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 354              		.loc 1 782 3 is_stmt 1 view .LVU124
 355              		.loc 1 782 24 is_stmt 0 view .LVU125
 356 01ac 0794     		str	r4, [sp, #28]
 783:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 357              		.loc 1 783 3 is_stmt 1 view .LVU126
 358 01ae 05A9     		add	r1, sp, #20
ARM GAS  Build/main.s 			page 21


 359 01b0 3846     		mov	r0, r7
 360 01b2 FFF7FEFF 		bl	HAL_GPIO_Init
 361              	.LVL17:
 784:../Core/Src/main.c **** 
 785:../Core/Src/main.c ****   /*Configure GPIO pin : ARD_D6_Pin */
 786:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D6_Pin;
 362              		.loc 1 786 3 view .LVU127
 363              		.loc 1 786 23 is_stmt 0 view .LVU128
 364 01b6 0595     		str	r5, [sp, #20]
 787:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 365              		.loc 1 787 3 is_stmt 1 view .LVU129
 366              		.loc 1 787 24 is_stmt 0 view .LVU130
 367 01b8 0B23     		movs	r3, #11
 368 01ba 0693     		str	r3, [sp, #24]
 788:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 369              		.loc 1 788 3 is_stmt 1 view .LVU131
 370              		.loc 1 788 24 is_stmt 0 view .LVU132
 371 01bc 0794     		str	r4, [sp, #28]
 789:../Core/Src/main.c ****   HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 372              		.loc 1 789 3 is_stmt 1 view .LVU133
 373 01be 05A9     		add	r1, sp, #20
 374 01c0 3846     		mov	r0, r7
 375 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL18:
 790:../Core/Src/main.c **** 
 791:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 792:../Core/Src/main.c ****                            SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
 793:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 377              		.loc 1 793 3 view .LVU134
 378              		.loc 1 793 23 is_stmt 0 view .LVU135
 379 01c6 4FF23403 		movw	r3, #61492
 380 01ca 0593     		str	r3, [sp, #20]
 794:../Core/Src/main.c ****                           |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
 795:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 381              		.loc 1 795 3 is_stmt 1 view .LVU136
 382              		.loc 1 795 24 is_stmt 0 view .LVU137
 383 01cc 0696     		str	r6, [sp, #24]
 796:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 796 3 is_stmt 1 view .LVU138
 385              		.loc 1 796 24 is_stmt 0 view .LVU139
 386 01ce 0794     		str	r4, [sp, #28]
 797:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387              		.loc 1 797 3 is_stmt 1 view .LVU140
 388              		.loc 1 797 25 is_stmt 0 view .LVU141
 389 01d0 0894     		str	r4, [sp, #32]
 798:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 390              		.loc 1 798 3 is_stmt 1 view .LVU142
 391 01d2 05A9     		add	r1, sp, #20
 392 01d4 3846     		mov	r0, r7
 393 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL19:
 799:../Core/Src/main.c **** 
 800:../Core/Src/main.c ****   /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY
 801:../Core/Src/main.c ****                            PMOD_IRQ_EXTI12_Pin */
 802:../Core/Src/main.c ****   GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_E
 395              		.loc 1 802 3 view .LVU143
 396              		.loc 1 802 23 is_stmt 0 view .LVU144
ARM GAS  Build/main.s 			page 22


 397 01da 4CF60443 		movw	r3, #52228
 398 01de 0593     		str	r3, [sp, #20]
 803:../Core/Src/main.c ****                           |PMOD_IRQ_EXTI12_Pin;
 804:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 399              		.loc 1 804 3 is_stmt 1 view .LVU145
 400              		.loc 1 804 24 is_stmt 0 view .LVU146
 401 01e0 CDF818B0 		str	fp, [sp, #24]
 805:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 402              		.loc 1 805 3 is_stmt 1 view .LVU147
 403              		.loc 1 805 24 is_stmt 0 view .LVU148
 404 01e4 0794     		str	r4, [sp, #28]
 806:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 405              		.loc 1 806 3 is_stmt 1 view .LVU149
 406 01e6 05A9     		add	r1, sp, #20
 407 01e8 4846     		mov	r0, r9
 408 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 409              	.LVL20:
 807:../Core/Src/main.c **** 
 808:../Core/Src/main.c ****   /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_R
 809:../Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RES
 410              		.loc 1 809 3 view .LVU150
 411              		.loc 1 809 23 is_stmt 0 view .LVU151
 412 01ee 43F28103 		movw	r3, #12417
 413 01f2 0593     		str	r3, [sp, #20]
 810:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 414              		.loc 1 810 3 is_stmt 1 view .LVU152
 415              		.loc 1 810 24 is_stmt 0 view .LVU153
 416 01f4 0696     		str	r6, [sp, #24]
 811:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 811 3 is_stmt 1 view .LVU154
 418              		.loc 1 811 24 is_stmt 0 view .LVU155
 419 01f6 0794     		str	r4, [sp, #28]
 812:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 812 3 is_stmt 1 view .LVU156
 421              		.loc 1 812 25 is_stmt 0 view .LVU157
 422 01f8 0894     		str	r4, [sp, #32]
 813:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 423              		.loc 1 813 3 is_stmt 1 view .LVU158
 424 01fa 05A9     		add	r1, sp, #20
 425 01fc 4846     		mov	r0, r9
 426 01fe FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL21:
 814:../Core/Src/main.c **** 
 815:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
 816:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 428              		.loc 1 816 3 view .LVU159
 429              		.loc 1 816 23 is_stmt 0 view .LVU160
 430 0202 4FF41073 		mov	r3, #576
 431 0206 0593     		str	r3, [sp, #20]
 817:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 432              		.loc 1 817 3 is_stmt 1 view .LVU161
 433              		.loc 1 817 24 is_stmt 0 view .LVU162
 434 0208 0696     		str	r6, [sp, #24]
 818:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 435              		.loc 1 818 3 is_stmt 1 view .LVU163
 436              		.loc 1 818 24 is_stmt 0 view .LVU164
 437 020a 0794     		str	r4, [sp, #28]
ARM GAS  Build/main.s 			page 23


 819:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 438              		.loc 1 819 3 is_stmt 1 view .LVU165
 439              		.loc 1 819 25 is_stmt 0 view .LVU166
 440 020c 0894     		str	r4, [sp, #32]
 820:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 820 3 is_stmt 1 view .LVU167
 442 020e 05A9     		add	r1, sp, #20
 443 0210 5046     		mov	r0, r10
 444 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL22:
 821:../Core/Src/main.c **** 
 822:../Core/Src/main.c ****   /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
 823:../Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 446              		.loc 1 823 3 view .LVU168
 447              		.loc 1 823 23 is_stmt 0 view .LVU169
 448 0216 4FF4C073 		mov	r3, #384
 449 021a 0593     		str	r3, [sp, #20]
 824:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 450              		.loc 1 824 3 is_stmt 1 view .LVU170
 451              		.loc 1 824 24 is_stmt 0 view .LVU171
 452 021c CDF818B0 		str	fp, [sp, #24]
 825:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 825 3 is_stmt 1 view .LVU172
 454              		.loc 1 825 24 is_stmt 0 view .LVU173
 455 0220 0794     		str	r4, [sp, #28]
 826:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456              		.loc 1 826 3 is_stmt 1 view .LVU174
 457 0222 05A9     		add	r1, sp, #20
 458 0224 5046     		mov	r0, r10
 459 0226 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL23:
 827:../Core/Src/main.c **** 
 828:../Core/Src/main.c ****   /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
 829:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 461              		.loc 1 829 3 view .LVU175
 462              		.loc 1 829 23 is_stmt 0 view .LVU176
 463 022a 0595     		str	r5, [sp, #20]
 830:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 830 3 is_stmt 1 view .LVU177
 465              		.loc 1 830 24 is_stmt 0 view .LVU178
 466 022c 0695     		str	r5, [sp, #24]
 831:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 467              		.loc 1 831 3 is_stmt 1 view .LVU179
 468              		.loc 1 831 24 is_stmt 0 view .LVU180
 469 022e 0794     		str	r4, [sp, #28]
 832:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470              		.loc 1 832 3 is_stmt 1 view .LVU181
 471              		.loc 1 832 25 is_stmt 0 view .LVU182
 472 0230 CDF82080 		str	r8, [sp, #32]
 833:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 473              		.loc 1 833 3 is_stmt 1 view .LVU183
 474              		.loc 1 833 29 is_stmt 0 view .LVU184
 475 0234 0522     		movs	r2, #5
 476 0236 0992     		str	r2, [sp, #36]
 834:../Core/Src/main.c ****   HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 477              		.loc 1 834 3 is_stmt 1 view .LVU185
 478 0238 05A9     		add	r1, sp, #20
ARM GAS  Build/main.s 			page 24


 479 023a 4846     		mov	r0, r9
 480 023c FFF7FEFF 		bl	HAL_GPIO_Init
 481              	.LVL24:
 835:../Core/Src/main.c **** 
 836:../Core/Src/main.c ****   /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin
 837:../Core/Src/main.c ****   GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 482              		.loc 1 837 3 view .LVU186
 483              		.loc 1 837 23 is_stmt 0 view .LVU187
 484 0240 7823     		movs	r3, #120
 485 0242 0593     		str	r3, [sp, #20]
 838:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 838 3 is_stmt 1 view .LVU188
 487              		.loc 1 838 24 is_stmt 0 view .LVU189
 488 0244 0695     		str	r5, [sp, #24]
 839:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 839 3 is_stmt 1 view .LVU190
 490              		.loc 1 839 24 is_stmt 0 view .LVU191
 491 0246 0794     		str	r4, [sp, #28]
 840:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 492              		.loc 1 840 3 is_stmt 1 view .LVU192
 493              		.loc 1 840 25 is_stmt 0 view .LVU193
 494 0248 CDF82080 		str	r8, [sp, #32]
 841:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 495              		.loc 1 841 3 is_stmt 1 view .LVU194
 496              		.loc 1 841 29 is_stmt 0 view .LVU195
 497 024c 0723     		movs	r3, #7
 498 024e 0993     		str	r3, [sp, #36]
 842:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 499              		.loc 1 842 3 is_stmt 1 view .LVU196
 500 0250 05A9     		add	r1, sp, #20
 501 0252 4846     		mov	r0, r9
 502 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL25:
 843:../Core/Src/main.c **** 
 844:../Core/Src/main.c ****   /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
 845:../Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 504              		.loc 1 845 3 view .LVU197
 505              		.loc 1 845 23 is_stmt 0 view .LVU198
 506 0258 4FF44073 		mov	r3, #768
 507 025c 0593     		str	r3, [sp, #20]
 846:../Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 508              		.loc 1 846 3 is_stmt 1 view .LVU199
 509              		.loc 1 846 24 is_stmt 0 view .LVU200
 510 025e 1223     		movs	r3, #18
 511 0260 0693     		str	r3, [sp, #24]
 847:../Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 847 3 is_stmt 1 view .LVU201
 513              		.loc 1 847 24 is_stmt 0 view .LVU202
 514 0262 0794     		str	r4, [sp, #28]
 848:../Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 848 3 is_stmt 1 view .LVU203
 516              		.loc 1 848 25 is_stmt 0 view .LVU204
 517 0264 CDF82080 		str	r8, [sp, #32]
 849:../Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 518              		.loc 1 849 3 is_stmt 1 view .LVU205
 519              		.loc 1 849 29 is_stmt 0 view .LVU206
 520 0268 0423     		movs	r3, #4
ARM GAS  Build/main.s 			page 25


 521 026a 0993     		str	r3, [sp, #36]
 850:../Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522              		.loc 1 850 3 is_stmt 1 view .LVU207
 523 026c 05A9     		add	r1, sp, #20
 524 026e 3846     		mov	r0, r7
 525 0270 FFF7FEFF 		bl	HAL_GPIO_Init
 526              	.LVL26:
 851:../Core/Src/main.c **** 
 852:../Core/Src/main.c ****   /* EXTI interrupt init*/
 853:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 527              		.loc 1 853 3 view .LVU208
 528 0274 2246     		mov	r2, r4
 529 0276 2146     		mov	r1, r4
 530 0278 1720     		movs	r0, #23
 531 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 532              	.LVL27:
 854:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 533              		.loc 1 854 3 view .LVU209
 534 027e 1720     		movs	r0, #23
 535 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 536              	.LVL28:
 855:../Core/Src/main.c **** 
 856:../Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 537              		.loc 1 856 3 view .LVU210
 538 0284 2246     		mov	r2, r4
 539 0286 2146     		mov	r1, r4
 540 0288 2820     		movs	r0, #40
 541 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 542              	.LVL29:
 857:../Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 543              		.loc 1 857 3 view .LVU211
 544 028e 2820     		movs	r0, #40
 545 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 546              	.LVL30:
 858:../Core/Src/main.c **** 
 859:../Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 860:../Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 861:../Core/Src/main.c **** }
 547              		.loc 1 861 1 is_stmt 0 view .LVU212
 548 0294 0BB0     		add	sp, sp, #44
 549              	.LCFI2:
 550              		.cfi_def_cfa_offset 36
 551              		@ sp needed
 552 0296 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 553              	.L4:
 554 029a 00BF     		.align	2
 555              	.L3:
 556 029c 00100240 		.word	1073876992
 557 02a0 00100048 		.word	1207963648
 558 02a4 00040048 		.word	1207960576
 559 02a8 000C0048 		.word	1207962624
 560 02ac 00080048 		.word	1207961600
 561              		.cfi_endproc
 562              	.LFE96:
 564              		.section	.text.__io_putchar,"ax",%progbits
 565              		.align	1
 566              		.global	__io_putchar
ARM GAS  Build/main.s 			page 26


 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	__io_putchar:
 572              	.LVL31:
 573              	.LFB77:
  81:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 574              		.loc 1 81 25 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 0, uses_anonymous_args = 0
  81:../Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
 578              		.loc 1 81 25 is_stmt 0 view .LVU214
 579 0000 00B5     		push	{lr}
 580              	.LCFI3:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 14, -4
 583 0002 83B0     		sub	sp, sp, #12
 584              	.LCFI4:
 585              		.cfi_def_cfa_offset 16
 586 0004 0190     		str	r0, [sp, #4]
  82:../Core/Src/main.c ****     return ch;
 587              		.loc 1 82 5 is_stmt 1 view .LVU215
 588 0006 4FF0FF33 		mov	r3, #-1
 589 000a 0122     		movs	r2, #1
 590 000c 01A9     		add	r1, sp, #4
 591 000e 0348     		ldr	r0, .L7
 592              	.LVL32:
  82:../Core/Src/main.c ****     return ch;
 593              		.loc 1 82 5 is_stmt 0 view .LVU216
 594 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 595              	.LVL33:
  83:../Core/Src/main.c **** }
 596              		.loc 1 83 5 is_stmt 1 view .LVU217
  84:../Core/Src/main.c **** 
 597              		.loc 1 84 1 is_stmt 0 view .LVU218
 598 0014 0198     		ldr	r0, [sp, #4]
 599 0016 03B0     		add	sp, sp, #12
 600              	.LCFI5:
 601              		.cfi_def_cfa_offset 4
 602              		@ sp needed
 603 0018 5DF804FB 		ldr	pc, [sp], #4
 604              	.L8:
 605              		.align	2
 606              	.L7:
 607 001c 00000000 		.word	huart1
 608              		.cfi_endproc
 609              	.LFE77:
 611              		.section	.rodata.access_TEE_RAM.str1.4,"aMS",%progbits,1
 612              		.align	2
 613              	.LC1:
 614 0000 54727969 		.ascii	"Trying to load data from: 0x10000000 (TEE reserved "
 614      6E672074 
 614      6F206C6F 
 614      61642064 
 614      61746120 
 615 0033 52414D20 		.ascii	"RAM memory address)\015\000"
ARM GAS  Build/main.s 			page 27


 615      6D656D6F 
 615      72792061 
 615      64647265 
 615      7373290D 
 616              		.section	.text.access_TEE_RAM,"ax",%progbits
 617              		.align	1
 618              		.global	access_TEE_RAM
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 623              	access_TEE_RAM:
 624              	.LFB78:
  86:../Core/Src/main.c **** 
 625              		.loc 1 86 22 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629 0000 10B5     		push	{r4, lr}
 630              	.LCFI6:
 631              		.cfi_def_cfa_offset 8
 632              		.cfi_offset 4, -8
 633              		.cfi_offset 14, -4
  89:../Core/Src/main.c **** 
 634              		.loc 1 89 2 view .LVU220
  91:../Core/Src/main.c **** 	f1 = 0;
 635              		.loc 1 91 2 view .LVU221
 636              	.LVL34:
  92:../Core/Src/main.c **** 	f2 = 1;
 637              		.loc 1 92 2 view .LVU222
  93:../Core/Src/main.c **** 
 638              		.loc 1 93 2 view .LVU223
  96:../Core/Src/main.c **** 		f = f1 + f2;
 639              		.loc 1 96 2 view .LVU224
 640              	.LBB9:
  96:../Core/Src/main.c **** 		f = f1 + f2;
 641              		.loc 1 96 6 view .LVU225
  96:../Core/Src/main.c **** 		f = f1 + f2;
 642              		.loc 1 96 10 is_stmt 0 view .LVU226
 643 0002 0224     		movs	r4, #2
  96:../Core/Src/main.c **** 		f = f1 + f2;
 644              		.loc 1 96 2 view .LVU227
 645 0004 07E0     		b	.L10
 646              	.LVL35:
 647              	.L11:
  97:../Core/Src/main.c **** 		f1 = f2;
 648              		.loc 1 97 3 is_stmt 1 discriminator 3 view .LVU228
  98:../Core/Src/main.c **** 		f2 = f;
 649              		.loc 1 98 3 discriminator 3 view .LVU229
  99:../Core/Src/main.c **** 
 650              		.loc 1 99 3 discriminator 3 view .LVU230
 101:../Core/Src/main.c **** 		__asm__(
 651              		.loc 1 101 3 discriminator 3 view .LVU231
 652 0006 0548     		ldr	r0, .L13
 653 0008 FFF7FEFF 		bl	puts
 654              	.LVL36:
 102:../Core/Src/main.c **** 			"ldr r8, =0x10000000\n" // load the address 0x10000000 into r8 (0x10000000 is part of the RAM of
 655              		.loc 1 102 3 discriminator 3 view .LVU232
ARM GAS  Build/main.s 			page 28


 656              		.syntax unified
 657              	@ 102 "../Core/Src/main.c" 1
 658 000c 4FF08058 		ldr r8, =0x10000000
 659 0010 D8F80000 	ldr r0, [r8]
 660              	
 661              	@ 0 "" 2
  96:../Core/Src/main.c **** 		f = f1 + f2;
 662              		.loc 1 96 22 discriminator 3 view .LVU233
 663              		.thumb
 664              		.syntax unified
 665 0014 0134     		adds	r4, r4, #1
 666              	.LVL37:
 667              	.L10:
  96:../Core/Src/main.c **** 		f = f1 + f2;
 668              		.loc 1 96 16 discriminator 1 view .LVU234
 669 0016 0A2C     		cmp	r4, #10
 670 0018 F5DD     		ble	.L11
 671              	.LBE9:
 107:../Core/Src/main.c **** 
 672              		.loc 1 107 1 is_stmt 0 view .LVU235
 673 001a 10BD     		pop	{r4, pc}
 674              	.LVL38:
 675              	.L14:
 107:../Core/Src/main.c **** 
 676              		.loc 1 107 1 view .LVU236
 677              		.align	2
 678              	.L13:
 679 001c 00000000 		.word	.LC1
 680              		.cfi_endproc
 681              	.LFE78:
 683              		.section	.rodata.access_TA1_RAM.str1.4,"aMS",%progbits,1
 684              		.align	2
 685              	.LC2:
 686 0000 54727969 		.ascii	"Trying to load data from: 0x20000100 (TA1 reserved "
 686      6E672074 
 686      6F206C6F 
 686      61642064 
 686      61746120 
 687 0033 52414D20 		.ascii	"RAM memory address)\015\000"
 687      6D656D6F 
 687      72792061 
 687      64647265 
 687      7373290D 
 688              		.section	.text.access_TA1_RAM,"ax",%progbits
 689              		.align	1
 690              		.global	access_TA1_RAM
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 695              	access_TA1_RAM:
 696              	.LFB79:
 109:../Core/Src/main.c **** 	// Try to access RAM area dedicated to TA1 (without having the privileges to do so)
 697              		.loc 1 109 22 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701 0000 08B5     		push	{r3, lr}
ARM GAS  Build/main.s 			page 29


 702              	.LCFI7:
 703              		.cfi_def_cfa_offset 8
 704              		.cfi_offset 3, -8
 705              		.cfi_offset 14, -4
 112:../Core/Src/main.c **** 	__asm__(
 706              		.loc 1 112 2 view .LVU238
 707 0002 0348     		ldr	r0, .L17
 708 0004 FFF7FEFF 		bl	puts
 709              	.LVL39:
 113:../Core/Src/main.c **** 		"ldr r1, =0x20000100\n" // load the address 0x10000000 into r1 (0x20000100 is part of the RAM of 
 710              		.loc 1 113 2 view .LVU239
 711              		.syntax unified
 712              	@ 113 "../Core/Src/main.c" 1
 713 0008 0249     		ldr r1, =0x20000100
 714 000a 0868     	ldr r0, [r1]
 715              	
 716              	@ 0 "" 2
 117:../Core/Src/main.c **** 
 717              		.loc 1 117 1 is_stmt 0 view .LVU240
 718              		.thumb
 719              		.syntax unified
 720 000c 08BD     		pop	{r3, pc}
 721              	.L18:
 722 000e 00BF     		.align	2
 723              	.L17:
 724 0010 00000000 		.word	.LC2
 725              		.cfi_endproc
 726              	.LFE79:
 728              		.section	.rodata.trigger_unpermitted_TA2_FLASH_access.str1.4,"aMS",%progbits,1
 729              		.align	2
 730              	.LC3:
 731 0000 54727969 		.ascii	"Trying to copy some data from: 0x0809C000 (TA2 flas"
 731      6E672074 
 731      6F20636F 
 731      70792073 
 731      6F6D6520 
 732 0033 68206D65 		.ascii	"h memory address)\015\000"
 732      6D6F7279 
 732      20616464 
 732      72657373 
 732      290D00
 733              		.section	.text.trigger_unpermitted_TA2_FLASH_access,"ax",%progbits
 734              		.align	1
 735              		.global	trigger_unpermitted_TA2_FLASH_access
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	trigger_unpermitted_TA2_FLASH_access:
 741              	.LFB80:
 120:../Core/Src/main.c **** 	// Try to copy some data from the TA2 flash memory area (without having the privileges to do so)
 742              		.loc 1 120 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 16
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746 0000 00B5     		push	{lr}
 747              	.LCFI8:
 748              		.cfi_def_cfa_offset 4
ARM GAS  Build/main.s 			page 30


 749              		.cfi_offset 14, -4
 750 0002 85B0     		sub	sp, sp, #20
 751              	.LCFI9:
 752              		.cfi_def_cfa_offset 24
 122:../Core/Src/main.c **** 
 753              		.loc 1 122 2 view .LVU242
 754 0004 0848     		ldr	r0, .L21
 755 0006 FFF7FEFF 		bl	puts
 756              	.LVL40:
 124:../Core/Src/main.c ****     unsigned char *p = 0x0809C000; // TA2 flash area
 757              		.loc 1 124 5 view .LVU243
 124:../Core/Src/main.c ****     unsigned char *p = 0x0809C000; // TA2 flash area
 758              		.loc 1 124 19 is_stmt 0 view .LVU244
 759 000a 0023     		movs	r3, #0
 760 000c 0093     		str	r3, [sp]
 761 000e 0193     		str	r3, [sp, #4]
 762 0010 0293     		str	r3, [sp, #8]
 763 0012 0393     		str	r3, [sp, #12]
 125:../Core/Src/main.c **** 
 764              		.loc 1 125 5 is_stmt 1 view .LVU245
 765              	.LVL41:
 127:../Core/Src/main.c **** }
 766              		.loc 1 127 5 view .LVU246
 767 0014 054B     		ldr	r3, .L21+4
 768 0016 0FCB     		ldm	r3, {r0, r1, r2, r3}
 769 0018 0DF1100C 		add	ip, sp, #16
 770 001c 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
 128:../Core/Src/main.c **** 
 771              		.loc 1 128 1 is_stmt 0 view .LVU247
 772 0020 05B0     		add	sp, sp, #20
 773              	.LCFI10:
 774              		.cfi_def_cfa_offset 4
 775              		@ sp needed
 776 0022 5DF804FB 		ldr	pc, [sp], #4
 777              	.L22:
 778 0026 00BF     		.align	2
 779              	.L21:
 780 0028 00000000 		.word	.LC3
 781 002c 00C00908 		.word	134856704
 782              		.cfi_endproc
 783              	.LFE80:
 785              		.section	.rodata.trigger_unpermitted_TEE_FLASH_access.str1.4,"aMS",%progbits,1
 786              		.align	2
 787              	.LC4:
 788 0000 54727969 		.ascii	"Trying to copy some data from: 0x08010000 (TEE flas"
 788      6E672074 
 788      6F20636F 
 788      70792073 
 788      6F6D6520 
 789 0033 68206D65 		.ascii	"h memory address)\015\000"
 789      6D6F7279 
 789      20616464 
 789      72657373 
 789      290D00
 790              		.section	.text.trigger_unpermitted_TEE_FLASH_access,"ax",%progbits
 791              		.align	1
 792              		.global	trigger_unpermitted_TEE_FLASH_access
ARM GAS  Build/main.s 			page 31


 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 797              	trigger_unpermitted_TEE_FLASH_access:
 798              	.LFB81:
 131:../Core/Src/main.c **** 	// Try to copy some data from the TEE flash memory area (without having the privileges to do so)
 799              		.loc 1 131 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 16
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803 0000 00B5     		push	{lr}
 804              	.LCFI11:
 805              		.cfi_def_cfa_offset 4
 806              		.cfi_offset 14, -4
 807 0002 85B0     		sub	sp, sp, #20
 808              	.LCFI12:
 809              		.cfi_def_cfa_offset 24
 133:../Core/Src/main.c **** 
 810              		.loc 1 133 2 view .LVU249
 811 0004 0848     		ldr	r0, .L25
 812 0006 FFF7FEFF 		bl	puts
 813              	.LVL42:
 135:../Core/Src/main.c ****     unsigned char *p = 0x08010000;// TEE flash area
 814              		.loc 1 135 5 view .LVU250
 135:../Core/Src/main.c ****     unsigned char *p = 0x08010000;// TEE flash area
 815              		.loc 1 135 19 is_stmt 0 view .LVU251
 816 000a 0023     		movs	r3, #0
 817 000c 0093     		str	r3, [sp]
 818 000e 0193     		str	r3, [sp, #4]
 819 0010 0293     		str	r3, [sp, #8]
 820 0012 0393     		str	r3, [sp, #12]
 136:../Core/Src/main.c **** 
 821              		.loc 1 136 5 is_stmt 1 view .LVU252
 822              	.LVL43:
 138:../Core/Src/main.c **** }
 823              		.loc 1 138 5 view .LVU253
 824 0014 054B     		ldr	r3, .L25+4
 825 0016 0FCB     		ldm	r3, {r0, r1, r2, r3}
 826 0018 0DF1100C 		add	ip, sp, #16
 827 001c 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
 139:../Core/Src/main.c **** 
 828              		.loc 1 139 1 is_stmt 0 view .LVU254
 829 0020 05B0     		add	sp, sp, #20
 830              	.LCFI13:
 831              		.cfi_def_cfa_offset 4
 832              		@ sp needed
 833 0022 5DF804FB 		ldr	pc, [sp], #4
 834              	.L26:
 835 0026 00BF     		.align	2
 836              	.L25:
 837 0028 00000000 		.word	.LC4
 838 002c 00000108 		.word	134283264
 839              		.cfi_endproc
 840              	.LFE81:
 842              		.section	.rodata.execute_priviledge_TEE_instruction.str1.4,"aMS",%progbits,1
 843              		.align	2
 844              	.LC5:
ARM GAS  Build/main.s 			page 32


 845 0000 54727969 		.ascii	"Trying to execute a GP TEE Core API from the unsecu"
 845      6E672074 
 845      6F206578 
 845      65637574 
 845      65206120 
 846 0033 72652077 		.ascii	"re world\015\000"
 846      6F726C64 
 846      0D00
 847              		.section	.text.execute_priviledge_TEE_instruction,"ax",%progbits
 848              		.align	1
 849              		.global	execute_priviledge_TEE_instruction
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 854              	execute_priviledge_TEE_instruction:
 855              	.LFB82:
 142:../Core/Src/main.c **** 	// Try to execute a GP Core API directly from a Client Application
 856              		.loc 1 142 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860 0000 08B5     		push	{r3, lr}
 861              	.LCFI14:
 862              		.cfi_def_cfa_offset 8
 863              		.cfi_offset 3, -8
 864              		.cfi_offset 14, -4
 145:../Core/Src/main.c **** 
 865              		.loc 1 145 2 view .LVU256
 866 0002 0248     		ldr	r0, .L29
 867 0004 FFF7FEFF 		bl	puts
 868              	.LVL44:
 147:../Core/Src/main.c ****     // The function should not execute
 869              		.loc 1 147 5 view .LVU257
 870              		.syntax unified
 871              	@ 147 "../Core/Src/main.c" 1
 872 0008 05DF     		svc #5
 873              	@ 0 "" 2
 149:../Core/Src/main.c **** 
 874              		.loc 1 149 1 is_stmt 0 view .LVU258
 875              		.thumb
 876              		.syntax unified
 877 000a 08BD     		pop	{r3, pc}
 878              	.L30:
 879              		.align	2
 880              	.L29:
 881 000c 00000000 		.word	.LC5
 882              		.cfi_endproc
 883              	.LFE82:
 885              		.section	.rodata.escalate_priv.str1.4,"aMS",%progbits,1
 886              		.align	2
 887              	.LC6:
 888 0000 54727969 		.ascii	"Trying to modify system registers and gain privileg"
 888      6E672074 
 888      6F206D6F 
 888      64696679 
 888      20737973 
 889 0033 65732066 		.ascii	"es from Client Application (unpriv: 1, priv: 0)\015"
ARM GAS  Build/main.s 			page 33


 889      726F6D20 
 889      436C6965 
 889      6E742041 
 889      70706C69 
 890 0063 00       		.ascii	"\000"
 891              		.align	2
 892              	.LC7:
 893 0064 43757272 		.ascii	"Current value of nPRIV bit: %d\015\012\000"
 893      656E7420 
 893      76616C75 
 893      65206F66 
 893      206E5052 
 894 0085 000000   		.align	2
 895              	.LC8:
 896 0088 56616C75 		.ascii	"Value of nPRIV bit after trying to gain privileges "
 896      65206F66 
 896      206E5052 
 896      49562062 
 896      69742061 
 897 00bb 28736574 		.ascii	"(set register to 0): %d\015\012\000"
 897      20726567 
 897      69737465 
 897      7220746F 
 897      2030293A 
 898              		.section	.text.escalate_priv,"ax",%progbits
 899              		.align	1
 900              		.global	escalate_priv
 901              		.syntax unified
 902              		.thumb
 903              		.thumb_func
 905              	escalate_priv:
 906              	.LFB83:
 152:../Core/Src/main.c **** 	// Try to execute a GP Core API directly from a Client Application
 907              		.loc 1 152 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 0
 910              		@ frame_needed = 0, uses_anonymous_args = 0
 911 0000 08B5     		push	{r3, lr}
 912              	.LCFI15:
 913              		.cfi_def_cfa_offset 8
 914              		.cfi_offset 3, -8
 915              		.cfi_offset 14, -4
 155:../Core/Src/main.c **** 
 916              		.loc 1 155 2 view .LVU260
 917 0002 0A48     		ldr	r0, .L33
 918 0004 FFF7FEFF 		bl	puts
 919              	.LVL45:
 157:../Core/Src/main.c **** 	__asm__ volatile ("mrs %0, CONTROL" : "=r" (control) );
 920              		.loc 1 157 2 view .LVU261
 158:../Core/Src/main.c **** 	printf("Current value of nPRIV bit: %d\r\n", control);
 921              		.loc 1 158 2 view .LVU262
 922              		.syntax unified
 923              	@ 158 "../Core/Src/main.c" 1
 924 0008 00DF     		svc 0
 925 000a EFF31481 		mrs r1, CONTROL
 926              	 
 927              	@ 0 "" 2
ARM GAS  Build/main.s 			page 34


 928              	.LVL46:
 159:../Core/Src/main.c **** 
 929              		.loc 1 159 2 view .LVU263
 930              		.thumb
 931              		.syntax unified
 932 000e 0848     		ldr	r0, .L33+4
 933 0010 FFF7FEFF 		bl	printf
 934              	.LVL47:
 162:../Core/Src/main.c **** 		"mov r0, #0x00\n"
 935              		.loc 1 162 2 view .LVU264
 936              		.syntax unified
 937              	@ 162 "../Core/Src/main.c" 1
 938 0014 4FF00000 		mov r0, #0x00
 939 0018 00DF     	svc 0
 940 001a 80F31488 	msr CONTROL, r0 
 941              	
 942              	@ 0 "" 2
 167:../Core/Src/main.c **** 	printf("Value of nPRIV bit after trying to gain privileges (set register to 0): %d\r\n", control);
 943              		.loc 1 167 2 view .LVU265
 944              	@ 167 "../Core/Src/main.c" 1
 945 001e 00DF     		svc 0
 946 0020 EFF31481 		mrs r1, CONTROL
 947              	 
 948              	@ 0 "" 2
 949              	.LVL48:
 168:../Core/Src/main.c **** }
 950              		.loc 1 168 2 view .LVU266
 951              		.thumb
 952              		.syntax unified
 953 0024 0348     		ldr	r0, .L33+8
 954 0026 FFF7FEFF 		bl	printf
 955              	.LVL49:
 169:../Core/Src/main.c **** 
 956              		.loc 1 169 1 is_stmt 0 view .LVU267
 957 002a 08BD     		pop	{r3, pc}
 958              	.L34:
 959              		.align	2
 960              	.L33:
 961 002c 00000000 		.word	.LC6
 962 0030 64000000 		.word	.LC7
 963 0034 88000000 		.word	.LC8
 964              		.cfi_endproc
 965              	.LFE83:
 967              		.section	.rodata.TA1_illegal_accesses.str1.4,"aMS",%progbits,1
 968              		.align	2
 969              	.LC9:
 970 0000 2E2E2F43 		.ascii	"../Core/Src/main.c\000"
 970      6F72652F 
 970      5372632F 
 970      6D61696E 
 970      2E6300
 971 0013 00       		.align	2
 972              	.LC10:
 973 0014 1B5B303B 		.ascii	"\033[0;31mERROR: %s:%d:%s(): \"TEEC_InitializeConte"
 973      33316D45 
 973      52524F52 
 973      3A202573 
ARM GAS  Build/main.s 			page 35


 973      3A25643A 
 974 0043 78742066 		.ascii	"xt for TA1 failed with code 0x%x\\r\\n\"\015\012\000"
 974      6F722054 
 974      41312066 
 974      61696C65 
 974      64207769 
 975 006b 00       		.align	2
 976              	.LC11:
 977 006c 1B5B303B 		.ascii	"\033[0;31mERROR: %s:%d:%s(): \"TEEC_Opensession for"
 977      33316D45 
 977      52524F52 
 977      3A202573 
 977      3A25643A 
 978 009b 20544131 		.ascii	" TA1 failed with code 0x%x origin 0x%x\\r\\n\"\015\012"
 978      20666169 
 978      6C656420 
 978      77697468 
 978      20636F64 
 979 00c8 00       		.ascii	"\000"
 980 00c9 000000   		.align	2
 981              	.LC12:
 982 00cc 1B5B303B 		.ascii	"\033[0;31mERROR: %s:%d:%s(): \"TEEC_InvokeCommand f"
 982      33316D45 
 982      52524F52 
 982      3A202573 
 982      3A25643A 
 983 00fb 6F722054 		.ascii	"or TA1 failed with code 0x%x\\r\\n\"\015\012\000"
 983      41312066 
 983      61696C65 
 983      64207769 
 983      74682063 
 984              		.section	.text.TA1_illegal_accesses,"ax",%progbits
 985              		.align	1
 986              		.global	TA1_illegal_accesses
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 991              	TA1_illegal_accesses:
 992              	.LFB84:
 171:../Core/Src/main.c **** 
 993              		.loc 1 171 29 is_stmt 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 160
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997 0000 00B5     		push	{lr}
 998              	.LCFI16:
 999              		.cfi_def_cfa_offset 4
 1000              		.cfi_offset 14, -4
 1001 0002 ADB0     		sub	sp, sp, #180
 1002              	.LCFI17:
 1003              		.cfi_def_cfa_offset 184
 175:../Core/Src/main.c **** 	// Declare context and session variables for TA1
 1004              		.loc 1 175 2 view .LVU269
 177:../Core/Src/main.c **** 	TEEC_Session sess;
 1005              		.loc 1 177 2 view .LVU270
 178:../Core/Src/main.c **** 	TEEC_UUID uuid = { 0x8aaaf200, 0x2450, 0x11e4, \
 1006              		.loc 1 178 2 view .LVU271
ARM GAS  Build/main.s 			page 36


 179:../Core/Src/main.c **** 			{ 0xab, 0xe2, 0x00, 0x02, 0xa5, 0xd5, 0xc5, 0x1b} };
 1007              		.loc 1 179 2 view .LVU272
 179:../Core/Src/main.c **** 			{ 0xab, 0xe2, 0x00, 0x02, 0xa5, 0xd5, 0xc5, 0x1b} };
 1008              		.loc 1 179 12 is_stmt 0 view .LVU273
 1009 0004 224B     		ldr	r3, .L44
 1010 0006 0DF1900C 		add	ip, sp, #144
 1011 000a 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1012 000c 8CE80F00 		stm	ip, {r0, r1, r2, r3}
 182:../Core/Src/main.c **** 
 1013              		.loc 1 182 2 is_stmt 1 view .LVU274
 185:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 1014              		.loc 1 185 2 view .LVU275
 185:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 1015              		.loc 1 185 8 is_stmt 0 view .LVU276
 1016 0010 2AA9     		add	r1, sp, #168
 1017 0012 0020     		movs	r0, #0
 1018 0014 FFF7FEFF 		bl	TEEC_InitializeContext
 1019              	.LVL50:
 186:../Core/Src/main.c **** 		ERR_MSG("TEEC_InitializeContext for TA1 failed with code 0x%x\r\n", res);
 1020              		.loc 1 186 2 is_stmt 1 view .LVU277
 186:../Core/Src/main.c **** 		ERR_MSG("TEEC_InitializeContext for TA1 failed with code 0x%x\r\n", res);
 1021              		.loc 1 186 5 is_stmt 0 view .LVU278
 1022 0018 E8B9     		cbnz	r0, .L41
 192:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 1023              		.loc 1 192 2 is_stmt 1 view .LVU279
 192:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 1024              		.loc 1 192 8 is_stmt 0 view .LVU280
 1025 001a 23AB     		add	r3, sp, #140
 1026 001c 0293     		str	r3, [sp, #8]
 1027 001e 0023     		movs	r3, #0
 1028 0020 0193     		str	r3, [sp, #4]
 1029 0022 0093     		str	r3, [sp]
 1030 0024 24AA     		add	r2, sp, #144
 1031 0026 28A9     		add	r1, sp, #160
 1032 0028 2AA8     		add	r0, sp, #168
 1033              	.LVL51:
 192:../Core/Src/main.c **** 	if (res != TEEC_SUCCESS) {
 1034              		.loc 1 192 8 view .LVU281
 1035 002a FFF7FEFF 		bl	TEEC_OpenSession
 1036              	.LVL52:
 193:../Core/Src/main.c **** 		ERR_MSG("TEEC_Opensession for TA1 failed with code 0x%x origin 0x%x\r\n", res, err_origin);
 1037              		.loc 1 193 2 is_stmt 1 view .LVU282
 193:../Core/Src/main.c **** 		ERR_MSG("TEEC_Opensession for TA1 failed with code 0x%x origin 0x%x\r\n", res, err_origin);
 1038              		.loc 1 193 5 is_stmt 0 view .LVU283
 1039 002e E0B9     		cbnz	r0, .L42
 198:../Core/Src/main.c **** 
 1040              		.loc 1 198 3 is_stmt 1 view .LVU284
 198:../Core/Src/main.c **** 
 1041              		.loc 1 198 18 is_stmt 0 view .LVU285
 1042 0030 7822     		movs	r2, #120
 1043 0032 0021     		movs	r1, #0
 1044 0034 05A8     		add	r0, sp, #20
 1045              	.LVL53:
 198:../Core/Src/main.c **** 
 1046              		.loc 1 198 18 view .LVU286
 1047 0036 FFF7FEFF 		bl	memset
 1048              	.LVL54:
ARM GAS  Build/main.s 			page 37


 201:../Core/Src/main.c **** 	 if(res != 0){
 1049              		.loc 1 201 3 is_stmt 1 view .LVU287
 201:../Core/Src/main.c **** 	 if(res != 0){
 1050              		.loc 1 201 9 is_stmt 0 view .LVU288
 1051 003a 0023     		movs	r3, #0
 1052 003c 05AA     		add	r2, sp, #20
 1053 003e 0121     		movs	r1, #1
 1054 0040 28A8     		add	r0, sp, #160
 1055 0042 FFF7FEFF 		bl	TEEC_InvokeCommand
 1056              	.LVL55:
 202:../Core/Src/main.c **** 		 ERR_MSG("TEEC_InvokeCommand for TA1 failed with code 0x%x\r\n", res);
 1057              		.loc 1 202 3 is_stmt 1 view .LVU289
 202:../Core/Src/main.c **** 		 ERR_MSG("TEEC_InvokeCommand for TA1 failed with code 0x%x\r\n", res);
 1058              		.loc 1 202 5 is_stmt 0 view .LVU290
 1059 0046 D0B9     		cbnz	r0, .L43
 208:../Core/Src/main.c **** 
 1060              		.loc 1 208 2 is_stmt 1 view .LVU291
 1061 0048 28A8     		add	r0, sp, #160
 1062              	.LVL56:
 208:../Core/Src/main.c **** 
 1063              		.loc 1 208 2 is_stmt 0 view .LVU292
 1064 004a FFF7FEFF 		bl	TEEC_CloseSession
 1065              	.LVL57:
 211:../Core/Src/main.c **** 
 1066              		.loc 1 211 2 is_stmt 1 view .LVU293
 1067 004e 2AA8     		add	r0, sp, #168
 1068 0050 FFF7FEFF 		bl	TEEC_FinalizeContext
 1069              	.LVL58:
 214:../Core/Src/main.c **** 
 1070              		.loc 1 214 2 view .LVU294
 1071 0054 06E0     		b	.L35
 1072              	.LVL59:
 1073              	.L41:
 187:../Core/Src/main.c **** 	    goto error;
 1074              		.loc 1 187 3 view .LVU295
 187:../Core/Src/main.c **** 	    goto error;
 1075              		.loc 1 187 3 view .LVU296
 1076 0056 0090     		str	r0, [sp]
 1077 0058 0E4B     		ldr	r3, .L44+4
 1078 005a BB22     		movs	r2, #187
 1079 005c 0E49     		ldr	r1, .L44+8
 1080 005e 0F48     		ldr	r0, .L44+12
 1081              	.LVL60:
 187:../Core/Src/main.c **** 	    goto error;
 1082              		.loc 1 187 3 is_stmt 0 view .LVU297
 1083 0060 FFF7FEFF 		bl	printf
 1084              	.LVL61:
 187:../Core/Src/main.c **** 	    goto error;
 1085              		.loc 1 187 3 is_stmt 1 view .LVU298
 187:../Core/Src/main.c **** 	    goto error;
 1086              		.loc 1 187 75 view .LVU299
 188:../Core/Src/main.c **** 	}
 1087              		.loc 1 188 6 view .LVU300
 1088              	.L37:
 1089              	.L35:
 216:../Core/Src/main.c **** 
 1090              		.loc 1 216 1 is_stmt 0 view .LVU301
ARM GAS  Build/main.s 			page 38


 1091 0064 2DB0     		add	sp, sp, #180
 1092              	.LCFI18:
 1093              		.cfi_remember_state
 1094              		.cfi_def_cfa_offset 4
 1095              		@ sp needed
 1096 0066 5DF804FB 		ldr	pc, [sp], #4
 1097              	.LVL62:
 1098              	.L42:
 1099              	.LCFI19:
 1100              		.cfi_restore_state
 194:../Core/Src/main.c **** 		goto error;
 1101              		.loc 1 194 3 is_stmt 1 view .LVU302
 194:../Core/Src/main.c **** 		goto error;
 1102              		.loc 1 194 3 view .LVU303
 1103 006a 239A     		ldr	r2, [sp, #140]
 1104 006c 0192     		str	r2, [sp, #4]
 1105 006e 0090     		str	r0, [sp]
 1106 0070 084B     		ldr	r3, .L44+4
 1107 0072 C222     		movs	r2, #194
 1108 0074 0849     		ldr	r1, .L44+8
 1109 0076 0A48     		ldr	r0, .L44+16
 1110              	.LVL63:
 194:../Core/Src/main.c **** 		goto error;
 1111              		.loc 1 194 3 is_stmt 0 view .LVU304
 1112 0078 FFF7FEFF 		bl	printf
 1113              	.LVL64:
 194:../Core/Src/main.c **** 		goto error;
 1114              		.loc 1 194 3 is_stmt 1 view .LVU305
 194:../Core/Src/main.c **** 		goto error;
 1115              		.loc 1 194 93 view .LVU306
 195:../Core/Src/main.c **** 	}
 1116              		.loc 1 195 3 view .LVU307
 1117 007c F2E7     		b	.L35
 1118              	.LVL65:
 1119              	.L43:
 203:../Core/Src/main.c **** 		 goto error;
 1120              		.loc 1 203 4 view .LVU308
 203:../Core/Src/main.c **** 		 goto error;
 1121              		.loc 1 203 4 view .LVU309
 1122 007e 0090     		str	r0, [sp]
 1123 0080 044B     		ldr	r3, .L44+4
 1124 0082 CB22     		movs	r2, #203
 1125 0084 0449     		ldr	r1, .L44+8
 1126 0086 0748     		ldr	r0, .L44+20
 1127              	.LVL66:
 203:../Core/Src/main.c **** 		 goto error;
 1128              		.loc 1 203 4 is_stmt 0 view .LVU310
 1129 0088 FFF7FEFF 		bl	printf
 1130              	.LVL67:
 203:../Core/Src/main.c **** 		 goto error;
 1131              		.loc 1 203 4 is_stmt 1 view .LVU311
 203:../Core/Src/main.c **** 		 goto error;
 1132              		.loc 1 203 72 view .LVU312
 204:../Core/Src/main.c **** 	 }
 1133              		.loc 1 204 4 view .LVU313
 1134 008c EAE7     		b	.L35
 1135              	.L45:
ARM GAS  Build/main.s 			page 39


 1136 008e 00BF     		.align	2
 1137              	.L44:
 1138 0090 00000000 		.word	.LANCHOR0
 1139 0094 00000000 		.word	__func__.0
 1140 0098 00000000 		.word	.LC9
 1141 009c 14000000 		.word	.LC10
 1142 00a0 6C000000 		.word	.LC11
 1143 00a4 CC000000 		.word	.LC12
 1144              		.cfi_endproc
 1145              	.LFE84:
 1147              		.section	.text.Error_Handler,"ax",%progbits
 1148              		.align	1
 1149              		.global	Error_Handler
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	Error_Handler:
 1155              	.LFB97:
 862:../Core/Src/main.c **** 
 863:../Core/Src/main.c **** /* USER CODE BEGIN 4 */
 864:../Core/Src/main.c **** 
 865:../Core/Src/main.c **** /* USER CODE END 4 */
 866:../Core/Src/main.c **** 
 867:../Core/Src/main.c **** /**
 868:../Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 869:../Core/Src/main.c ****   * @retval None
 870:../Core/Src/main.c ****   */
 871:../Core/Src/main.c **** void Error_Handler(void)
 872:../Core/Src/main.c **** {
 1156              		.loc 1 872 1 view -0
 1157              		.cfi_startproc
 1158              		@ Volatile: function does not return.
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 873:../Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 874:../Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 875:../Core/Src/main.c ****   __disable_irq();
 1162              		.loc 1 875 3 view .LVU315
 1163              	.LBB10:
 1164              	.LBI10:
 1165              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  Build/main.s 			page 40


  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  Build/main.s 			page 41


  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  Build/main.s 			page 42


 130:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  Build/main.s 			page 43


 187:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1166              		.loc 2 207 27 view .LVU316
 1167              	.LBB11:
 208:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1168              		.loc 2 209 3 view .LVU317
 1169              		.syntax unified
 1170              	@ 209 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1171 0000 00DF     		svc 0
 1172 0002 72B6     		cpsid i 
 1173              	@ 0 "" 2
 1174              		.thumb
 1175              		.syntax unified
 1176              	.L47:
 1177              	.LBE11:
 1178              	.LBE10:
 876:../Core/Src/main.c ****   while (1)
 1179              		.loc 1 876 3 discriminator 1 view .LVU318
 877:../Core/Src/main.c ****   {
 878:../Core/Src/main.c ****   }
 1180              		.loc 1 878 3 discriminator 1 view .LVU319
 876:../Core/Src/main.c ****   while (1)
 1181              		.loc 1 876 9 discriminator 1 view .LVU320
 1182 0004 FEE7     		b	.L47
 1183              		.cfi_endproc
 1184              	.LFE97:
 1186              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 1187              		.align	1
 1188              		.syntax unified
 1189              		.thumb
 1190              		.thumb_func
 1192              	MX_DFSDM1_Init:
 1193              	.LFB88:
 388:../Core/Src/main.c **** 
 1194              		.loc 1 388 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
ARM GAS  Build/main.s 			page 44


 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198 0000 08B5     		push	{r3, lr}
 1199              	.LCFI20:
 1200              		.cfi_def_cfa_offset 8
 1201              		.cfi_offset 3, -8
 1202              		.cfi_offset 14, -4
 397:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 1203              		.loc 1 397 3 view .LVU322
 397:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 1204              		.loc 1 397 29 is_stmt 0 view .LVU323
 1205 0002 0D48     		ldr	r0, .L52
 1206 0004 0D4B     		ldr	r3, .L52+4
 1207 0006 0360     		str	r3, [r0]
 398:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 1208              		.loc 1 398 3 is_stmt 1 view .LVU324
 398:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 1209              		.loc 1 398 48 is_stmt 0 view .LVU325
 1210 0008 0122     		movs	r2, #1
 1211 000a 0271     		strb	r2, [r0, #4]
 399:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 1212              		.loc 1 399 3 is_stmt 1 view .LVU326
 399:../Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 1213              		.loc 1 399 47 is_stmt 0 view .LVU327
 1214 000c 0023     		movs	r3, #0
 1215 000e 8360     		str	r3, [r0, #8]
 400:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 1216              		.loc 1 400 3 is_stmt 1 view .LVU328
 400:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 1217              		.loc 1 400 45 is_stmt 0 view .LVU329
 1218 0010 0221     		movs	r1, #2
 1219 0012 C160     		str	r1, [r0, #12]
 401:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 1220              		.loc 1 401 3 is_stmt 1 view .LVU330
 401:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 1221              		.loc 1 401 43 is_stmt 0 view .LVU331
 1222 0014 0361     		str	r3, [r0, #16]
 402:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 1223              		.loc 1 402 3 is_stmt 1 view .LVU332
 402:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 1224              		.loc 1 402 43 is_stmt 0 view .LVU333
 1225 0016 4361     		str	r3, [r0, #20]
 403:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 1226              		.loc 1 403 3 is_stmt 1 view .LVU334
 403:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 1227              		.loc 1 403 36 is_stmt 0 view .LVU335
 1228 0018 4FF48071 		mov	r1, #256
 1229 001c 8161     		str	r1, [r0, #24]
 404:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 1230              		.loc 1 404 3 is_stmt 1 view .LVU336
 404:../Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 1231              		.loc 1 404 46 is_stmt 0 view .LVU337
 1232 001e C361     		str	r3, [r0, #28]
 405:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 1233              		.loc 1 405 3 is_stmt 1 view .LVU338
 405:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 1234              		.loc 1 405 50 is_stmt 0 view .LVU339
 1235 0020 0421     		movs	r1, #4
ARM GAS  Build/main.s 			page 45


 1236 0022 0162     		str	r1, [r0, #32]
 406:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 1237              		.loc 1 406 3 is_stmt 1 view .LVU340
 406:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 1238              		.loc 1 406 41 is_stmt 0 view .LVU341
 1239 0024 4362     		str	r3, [r0, #36]
 407:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 1240              		.loc 1 407 3 is_stmt 1 view .LVU342
 407:../Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 1241              		.loc 1 407 42 is_stmt 0 view .LVU343
 1242 0026 8262     		str	r2, [r0, #40]
 408:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 1243              		.loc 1 408 3 is_stmt 1 view .LVU344
 408:../Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 1244              		.loc 1 408 32 is_stmt 0 view .LVU345
 1245 0028 C362     		str	r3, [r0, #44]
 409:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 1246              		.loc 1 409 3 is_stmt 1 view .LVU346
 409:../Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 1247              		.loc 1 409 39 is_stmt 0 view .LVU347
 1248 002a 0363     		str	r3, [r0, #48]
 410:../Core/Src/main.c ****   {
 1249              		.loc 1 410 3 is_stmt 1 view .LVU348
 410:../Core/Src/main.c ****   {
 1250              		.loc 1 410 7 is_stmt 0 view .LVU349
 1251 002c FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 1252              	.LVL68:
 410:../Core/Src/main.c ****   {
 1253              		.loc 1 410 6 view .LVU350
 1254 0030 00B9     		cbnz	r0, .L51
 418:../Core/Src/main.c **** 
 1255              		.loc 1 418 1 view .LVU351
 1256 0032 08BD     		pop	{r3, pc}
 1257              	.L51:
 412:../Core/Src/main.c ****   }
 1258              		.loc 1 412 5 is_stmt 1 view .LVU352
 1259 0034 FFF7FEFF 		bl	Error_Handler
 1260              	.LVL69:
 1261              	.L53:
 1262              		.align	2
 1263              	.L52:
 1264 0038 00000000 		.word	hdfsdm1_channel1
 1265 003c 20600140 		.word	1073831968
 1266              		.cfi_endproc
 1267              	.LFE88:
 1269              		.section	.text.MX_I2C2_Init,"ax",%progbits
 1270              		.align	1
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
 1275              	MX_I2C2_Init:
 1276              	.LFB89:
 426:../Core/Src/main.c **** 
 1277              		.loc 1 426 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  Build/main.s 			page 46


 1281 0000 08B5     		push	{r3, lr}
 1282              	.LCFI21:
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 3, -8
 1285              		.cfi_offset 14, -4
 435:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 1286              		.loc 1 435 3 view .LVU354
 435:../Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 1287              		.loc 1 435 18 is_stmt 0 view .LVU355
 1288 0002 1148     		ldr	r0, .L62
 1289 0004 114B     		ldr	r3, .L62+4
 1290 0006 0360     		str	r3, [r0]
 436:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1291              		.loc 1 436 3 is_stmt 1 view .LVU356
 436:../Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1292              		.loc 1 436 21 is_stmt 0 view .LVU357
 1293 0008 40F61463 		movw	r3, #3604
 1294 000c 4360     		str	r3, [r0, #4]
 437:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1295              		.loc 1 437 3 is_stmt 1 view .LVU358
 437:../Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1296              		.loc 1 437 26 is_stmt 0 view .LVU359
 1297 000e 0023     		movs	r3, #0
 1298 0010 8360     		str	r3, [r0, #8]
 438:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1299              		.loc 1 438 3 is_stmt 1 view .LVU360
 438:../Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1300              		.loc 1 438 29 is_stmt 0 view .LVU361
 1301 0012 0122     		movs	r2, #1
 1302 0014 C260     		str	r2, [r0, #12]
 439:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1303              		.loc 1 439 3 is_stmt 1 view .LVU362
 439:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1304              		.loc 1 439 30 is_stmt 0 view .LVU363
 1305 0016 0361     		str	r3, [r0, #16]
 440:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1306              		.loc 1 440 3 is_stmt 1 view .LVU364
 440:../Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1307              		.loc 1 440 26 is_stmt 0 view .LVU365
 1308 0018 4361     		str	r3, [r0, #20]
 441:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1309              		.loc 1 441 3 is_stmt 1 view .LVU366
 441:../Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1310              		.loc 1 441 31 is_stmt 0 view .LVU367
 1311 001a 8361     		str	r3, [r0, #24]
 442:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1312              		.loc 1 442 3 is_stmt 1 view .LVU368
 442:../Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1313              		.loc 1 442 30 is_stmt 0 view .LVU369
 1314 001c C361     		str	r3, [r0, #28]
 443:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 1315              		.loc 1 443 3 is_stmt 1 view .LVU370
 443:../Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 1316              		.loc 1 443 28 is_stmt 0 view .LVU371
 1317 001e 0362     		str	r3, [r0, #32]
 444:../Core/Src/main.c ****   {
 1318              		.loc 1 444 3 is_stmt 1 view .LVU372
ARM GAS  Build/main.s 			page 47


 444:../Core/Src/main.c ****   {
 1319              		.loc 1 444 7 is_stmt 0 view .LVU373
 1320 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1321              	.LVL70:
 444:../Core/Src/main.c ****   {
 1322              		.loc 1 444 6 view .LVU374
 1323 0024 50B9     		cbnz	r0, .L59
 451:../Core/Src/main.c ****   {
 1324              		.loc 1 451 3 is_stmt 1 view .LVU375
 451:../Core/Src/main.c ****   {
 1325              		.loc 1 451 7 is_stmt 0 view .LVU376
 1326 0026 0021     		movs	r1, #0
 1327 0028 0748     		ldr	r0, .L62
 1328 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1329              	.LVL71:
 451:../Core/Src/main.c ****   {
 1330              		.loc 1 451 6 view .LVU377
 1331 002e 38B9     		cbnz	r0, .L60
 458:../Core/Src/main.c ****   {
 1332              		.loc 1 458 3 is_stmt 1 view .LVU378
 458:../Core/Src/main.c ****   {
 1333              		.loc 1 458 7 is_stmt 0 view .LVU379
 1334 0030 0021     		movs	r1, #0
 1335 0032 0548     		ldr	r0, .L62
 1336 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1337              	.LVL72:
 458:../Core/Src/main.c ****   {
 1338              		.loc 1 458 6 view .LVU380
 1339 0038 20B9     		cbnz	r0, .L61
 466:../Core/Src/main.c **** 
 1340              		.loc 1 466 1 view .LVU381
 1341 003a 08BD     		pop	{r3, pc}
 1342              	.L59:
 446:../Core/Src/main.c ****   }
 1343              		.loc 1 446 5 is_stmt 1 view .LVU382
 1344 003c FFF7FEFF 		bl	Error_Handler
 1345              	.LVL73:
 1346              	.L60:
 453:../Core/Src/main.c ****   }
 1347              		.loc 1 453 5 view .LVU383
 1348 0040 FFF7FEFF 		bl	Error_Handler
 1349              	.LVL74:
 1350              	.L61:
 460:../Core/Src/main.c ****   }
 1351              		.loc 1 460 5 view .LVU384
 1352 0044 FFF7FEFF 		bl	Error_Handler
 1353              	.LVL75:
 1354              	.L63:
 1355              		.align	2
 1356              	.L62:
 1357 0048 00000000 		.word	hi2c2
 1358 004c 00580040 		.word	1073764352
 1359              		.cfi_endproc
 1360              	.LFE89:
 1362              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 1363              		.align	1
 1364              		.syntax unified
ARM GAS  Build/main.s 			page 48


 1365              		.thumb
 1366              		.thumb_func
 1368              	MX_QUADSPI_Init:
 1369              	.LFB90:
 474:../Core/Src/main.c **** 
 1370              		.loc 1 474 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374 0000 08B5     		push	{r3, lr}
 1375              	.LCFI22:
 1376              		.cfi_def_cfa_offset 8
 1377              		.cfi_offset 3, -8
 1378              		.cfi_offset 14, -4
 484:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 1379              		.loc 1 484 3 view .LVU386
 484:../Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 2;
 1380              		.loc 1 484 18 is_stmt 0 view .LVU387
 1381 0002 0A48     		ldr	r0, .L68
 1382 0004 0A4B     		ldr	r3, .L68+4
 1383 0006 0360     		str	r3, [r0]
 485:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1384              		.loc 1 485 3 is_stmt 1 view .LVU388
 485:../Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 1385              		.loc 1 485 29 is_stmt 0 view .LVU389
 1386 0008 0223     		movs	r3, #2
 1387 000a 4360     		str	r3, [r0, #4]
 486:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1388              		.loc 1 486 3 is_stmt 1 view .LVU390
 486:../Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 1389              		.loc 1 486 28 is_stmt 0 view .LVU391
 1390 000c 0423     		movs	r3, #4
 1391 000e 8360     		str	r3, [r0, #8]
 487:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 1392              		.loc 1 487 3 is_stmt 1 view .LVU392
 487:../Core/Src/main.c ****   hqspi.Init.FlashSize = 23;
 1393              		.loc 1 487 29 is_stmt 0 view .LVU393
 1394 0010 1023     		movs	r3, #16
 1395 0012 C360     		str	r3, [r0, #12]
 488:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1396              		.loc 1 488 3 is_stmt 1 view .LVU394
 488:../Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1397              		.loc 1 488 24 is_stmt 0 view .LVU395
 1398 0014 1723     		movs	r3, #23
 1399 0016 0361     		str	r3, [r0, #16]
 489:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1400              		.loc 1 489 3 is_stmt 1 view .LVU396
 489:../Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1401              		.loc 1 489 33 is_stmt 0 view .LVU397
 1402 0018 0023     		movs	r3, #0
 1403 001a 4361     		str	r3, [r0, #20]
 490:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1404              		.loc 1 490 3 is_stmt 1 view .LVU398
 490:../Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1405              		.loc 1 490 24 is_stmt 0 view .LVU399
 1406 001c 8361     		str	r3, [r0, #24]
 491:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 49


 1407              		.loc 1 491 3 is_stmt 1 view .LVU400
 491:../Core/Src/main.c ****   {
 1408              		.loc 1 491 7 is_stmt 0 view .LVU401
 1409 001e FFF7FEFF 		bl	HAL_QSPI_Init
 1410              	.LVL76:
 491:../Core/Src/main.c ****   {
 1411              		.loc 1 491 6 view .LVU402
 1412 0022 00B9     		cbnz	r0, .L67
 499:../Core/Src/main.c **** 
 1413              		.loc 1 499 1 view .LVU403
 1414 0024 08BD     		pop	{r3, pc}
 1415              	.L67:
 493:../Core/Src/main.c ****   }
 1416              		.loc 1 493 5 is_stmt 1 view .LVU404
 1417 0026 FFF7FEFF 		bl	Error_Handler
 1418              	.LVL77:
 1419              	.L69:
 1420 002a 00BF     		.align	2
 1421              	.L68:
 1422 002c 00000000 		.word	hqspi
 1423 0030 001000A0 		.word	-1610608640
 1424              		.cfi_endproc
 1425              	.LFE90:
 1427              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1428              		.align	1
 1429              		.syntax unified
 1430              		.thumb
 1431              		.thumb_func
 1433              	MX_SPI3_Init:
 1434              	.LFB92:
 533:../Core/Src/main.c **** 
 1435              		.loc 1 533 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439 0000 08B5     		push	{r3, lr}
 1440              	.LCFI23:
 1441              		.cfi_def_cfa_offset 8
 1442              		.cfi_offset 3, -8
 1443              		.cfi_offset 14, -4
 543:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1444              		.loc 1 543 3 view .LVU406
 543:../Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1445              		.loc 1 543 18 is_stmt 0 view .LVU407
 1446 0002 0F48     		ldr	r0, .L74
 1447 0004 0F4B     		ldr	r3, .L74+4
 1448 0006 0360     		str	r3, [r0]
 544:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1449              		.loc 1 544 3 is_stmt 1 view .LVU408
 544:../Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1450              		.loc 1 544 19 is_stmt 0 view .LVU409
 1451 0008 4FF48273 		mov	r3, #260
 1452 000c 4360     		str	r3, [r0, #4]
 545:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 1453              		.loc 1 545 3 is_stmt 1 view .LVU410
 545:../Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 1454              		.loc 1 545 24 is_stmt 0 view .LVU411
ARM GAS  Build/main.s 			page 50


 1455 000e 0023     		movs	r3, #0
 1456 0010 8360     		str	r3, [r0, #8]
 546:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1457              		.loc 1 546 3 is_stmt 1 view .LVU412
 546:../Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1458              		.loc 1 546 23 is_stmt 0 view .LVU413
 1459 0012 4FF44072 		mov	r2, #768
 1460 0016 C260     		str	r2, [r0, #12]
 547:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1461              		.loc 1 547 3 is_stmt 1 view .LVU414
 547:../Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1462              		.loc 1 547 26 is_stmt 0 view .LVU415
 1463 0018 0361     		str	r3, [r0, #16]
 548:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1464              		.loc 1 548 3 is_stmt 1 view .LVU416
 548:../Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 1465              		.loc 1 548 23 is_stmt 0 view .LVU417
 1466 001a 4361     		str	r3, [r0, #20]
 549:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1467              		.loc 1 549 3 is_stmt 1 view .LVU418
 549:../Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1468              		.loc 1 549 18 is_stmt 0 view .LVU419
 1469 001c 4FF40072 		mov	r2, #512
 1470 0020 8261     		str	r2, [r0, #24]
 550:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1471              		.loc 1 550 3 is_stmt 1 view .LVU420
 550:../Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1472              		.loc 1 550 32 is_stmt 0 view .LVU421
 1473 0022 C361     		str	r3, [r0, #28]
 551:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1474              		.loc 1 551 3 is_stmt 1 view .LVU422
 551:../Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1475              		.loc 1 551 23 is_stmt 0 view .LVU423
 1476 0024 0362     		str	r3, [r0, #32]
 552:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1477              		.loc 1 552 3 is_stmt 1 view .LVU424
 552:../Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1478              		.loc 1 552 21 is_stmt 0 view .LVU425
 1479 0026 4362     		str	r3, [r0, #36]
 553:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 1480              		.loc 1 553 3 is_stmt 1 view .LVU426
 553:../Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 7;
 1481              		.loc 1 553 29 is_stmt 0 view .LVU427
 1482 0028 8362     		str	r3, [r0, #40]
 554:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1483              		.loc 1 554 3 is_stmt 1 view .LVU428
 554:../Core/Src/main.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1484              		.loc 1 554 28 is_stmt 0 view .LVU429
 1485 002a 0722     		movs	r2, #7
 1486 002c C262     		str	r2, [r0, #44]
 555:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1487              		.loc 1 555 3 is_stmt 1 view .LVU430
 555:../Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1488              		.loc 1 555 24 is_stmt 0 view .LVU431
 1489 002e 0363     		str	r3, [r0, #48]
 556:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1490              		.loc 1 556 3 is_stmt 1 view .LVU432
ARM GAS  Build/main.s 			page 51


 556:../Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1491              		.loc 1 556 23 is_stmt 0 view .LVU433
 1492 0030 0823     		movs	r3, #8
 1493 0032 4363     		str	r3, [r0, #52]
 557:../Core/Src/main.c ****   {
 1494              		.loc 1 557 3 is_stmt 1 view .LVU434
 557:../Core/Src/main.c ****   {
 1495              		.loc 1 557 7 is_stmt 0 view .LVU435
 1496 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1497              	.LVL78:
 557:../Core/Src/main.c ****   {
 1498              		.loc 1 557 6 view .LVU436
 1499 0038 00B9     		cbnz	r0, .L73
 565:../Core/Src/main.c **** 
 1500              		.loc 1 565 1 view .LVU437
 1501 003a 08BD     		pop	{r3, pc}
 1502              	.L73:
 559:../Core/Src/main.c ****   }
 1503              		.loc 1 559 5 is_stmt 1 view .LVU438
 1504 003c FFF7FEFF 		bl	Error_Handler
 1505              	.LVL79:
 1506              	.L75:
 1507              		.align	2
 1508              	.L74:
 1509 0040 00000000 		.word	hspi3
 1510 0044 003C0040 		.word	1073757184
 1511              		.cfi_endproc
 1512              	.LFE92:
 1514              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1515              		.align	1
 1516              		.syntax unified
 1517              		.thumb
 1518              		.thumb_func
 1520              	MX_USART1_UART_Init:
 1521              	.LFB93:
 573:../Core/Src/main.c **** 
 1522              		.loc 1 573 1 view -0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526 0000 08B5     		push	{r3, lr}
 1527              	.LCFI24:
 1528              		.cfi_def_cfa_offset 8
 1529              		.cfi_offset 3, -8
 1530              		.cfi_offset 14, -4
 582:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1531              		.loc 1 582 3 view .LVU440
 582:../Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1532              		.loc 1 582 19 is_stmt 0 view .LVU441
 1533 0002 0B48     		ldr	r0, .L80
 1534 0004 0B4B     		ldr	r3, .L80+4
 1535 0006 0360     		str	r3, [r0]
 583:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1536              		.loc 1 583 3 is_stmt 1 view .LVU442
 583:../Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1537              		.loc 1 583 24 is_stmt 0 view .LVU443
 1538 0008 4FF4E133 		mov	r3, #115200
ARM GAS  Build/main.s 			page 52


 1539 000c 4360     		str	r3, [r0, #4]
 584:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1540              		.loc 1 584 3 is_stmt 1 view .LVU444
 584:../Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1541              		.loc 1 584 26 is_stmt 0 view .LVU445
 1542 000e 0023     		movs	r3, #0
 1543 0010 8360     		str	r3, [r0, #8]
 585:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1544              		.loc 1 585 3 is_stmt 1 view .LVU446
 585:../Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1545              		.loc 1 585 24 is_stmt 0 view .LVU447
 1546 0012 C360     		str	r3, [r0, #12]
 586:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1547              		.loc 1 586 3 is_stmt 1 view .LVU448
 586:../Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1548              		.loc 1 586 22 is_stmt 0 view .LVU449
 1549 0014 0361     		str	r3, [r0, #16]
 587:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1550              		.loc 1 587 3 is_stmt 1 view .LVU450
 587:../Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1551              		.loc 1 587 20 is_stmt 0 view .LVU451
 1552 0016 0C22     		movs	r2, #12
 1553 0018 4261     		str	r2, [r0, #20]
 588:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1554              		.loc 1 588 3 is_stmt 1 view .LVU452
 588:../Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1555              		.loc 1 588 25 is_stmt 0 view .LVU453
 1556 001a 8361     		str	r3, [r0, #24]
 589:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1557              		.loc 1 589 3 is_stmt 1 view .LVU454
 589:../Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1558              		.loc 1 589 28 is_stmt 0 view .LVU455
 1559 001c C361     		str	r3, [r0, #28]
 590:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1560              		.loc 1 590 3 is_stmt 1 view .LVU456
 590:../Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1561              		.loc 1 590 30 is_stmt 0 view .LVU457
 1562 001e 0362     		str	r3, [r0, #32]
 591:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1563              		.loc 1 591 3 is_stmt 1 view .LVU458
 591:../Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1564              		.loc 1 591 38 is_stmt 0 view .LVU459
 1565 0020 4362     		str	r3, [r0, #36]
 592:../Core/Src/main.c ****   {
 1566              		.loc 1 592 3 is_stmt 1 view .LVU460
 592:../Core/Src/main.c ****   {
 1567              		.loc 1 592 7 is_stmt 0 view .LVU461
 1568 0022 FFF7FEFF 		bl	HAL_UART_Init
 1569              	.LVL80:
 592:../Core/Src/main.c ****   {
 1570              		.loc 1 592 6 view .LVU462
 1571 0026 00B9     		cbnz	r0, .L79
 600:../Core/Src/main.c **** 
 1572              		.loc 1 600 1 view .LVU463
 1573 0028 08BD     		pop	{r3, pc}
 1574              	.L79:
 594:../Core/Src/main.c ****   }
ARM GAS  Build/main.s 			page 53


 1575              		.loc 1 594 2 is_stmt 1 view .LVU464
 1576 002a FFF7FEFF 		bl	Error_Handler
 1577              	.LVL81:
 1578              	.L81:
 1579 002e 00BF     		.align	2
 1580              	.L80:
 1581 0030 00000000 		.word	huart1
 1582 0034 00380140 		.word	1073821696
 1583              		.cfi_endproc
 1584              	.LFE93:
 1586              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 1587              		.align	1
 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1592              	MX_USART3_UART_Init:
 1593              	.LFB94:
 608:../Core/Src/main.c **** 
 1594              		.loc 1 608 1 view -0
 1595              		.cfi_startproc
 1596              		@ args = 0, pretend = 0, frame = 0
 1597              		@ frame_needed = 0, uses_anonymous_args = 0
 1598 0000 08B5     		push	{r3, lr}
 1599              	.LCFI25:
 1600              		.cfi_def_cfa_offset 8
 1601              		.cfi_offset 3, -8
 1602              		.cfi_offset 14, -4
 617:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1603              		.loc 1 617 3 view .LVU466
 617:../Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 1604              		.loc 1 617 19 is_stmt 0 view .LVU467
 1605 0002 0B48     		ldr	r0, .L86
 1606 0004 0B4B     		ldr	r3, .L86+4
 1607 0006 0360     		str	r3, [r0]
 618:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1608              		.loc 1 618 3 is_stmt 1 view .LVU468
 618:../Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 1609              		.loc 1 618 24 is_stmt 0 view .LVU469
 1610 0008 4FF4E133 		mov	r3, #115200
 1611 000c 4360     		str	r3, [r0, #4]
 619:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1612              		.loc 1 619 3 is_stmt 1 view .LVU470
 619:../Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 1613              		.loc 1 619 26 is_stmt 0 view .LVU471
 1614 000e 0023     		movs	r3, #0
 1615 0010 8360     		str	r3, [r0, #8]
 620:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1616              		.loc 1 620 3 is_stmt 1 view .LVU472
 620:../Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 1617              		.loc 1 620 24 is_stmt 0 view .LVU473
 1618 0012 C360     		str	r3, [r0, #12]
 621:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1619              		.loc 1 621 3 is_stmt 1 view .LVU474
 621:../Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 1620              		.loc 1 621 22 is_stmt 0 view .LVU475
 1621 0014 0361     		str	r3, [r0, #16]
 622:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  Build/main.s 			page 54


 1622              		.loc 1 622 3 is_stmt 1 view .LVU476
 622:../Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1623              		.loc 1 622 20 is_stmt 0 view .LVU477
 1624 0016 0C22     		movs	r2, #12
 1625 0018 4261     		str	r2, [r0, #20]
 623:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1626              		.loc 1 623 3 is_stmt 1 view .LVU478
 623:../Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 1627              		.loc 1 623 25 is_stmt 0 view .LVU479
 1628 001a 8361     		str	r3, [r0, #24]
 624:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1629              		.loc 1 624 3 is_stmt 1 view .LVU480
 624:../Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1630              		.loc 1 624 28 is_stmt 0 view .LVU481
 1631 001c C361     		str	r3, [r0, #28]
 625:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1632              		.loc 1 625 3 is_stmt 1 view .LVU482
 625:../Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1633              		.loc 1 625 30 is_stmt 0 view .LVU483
 1634 001e 0362     		str	r3, [r0, #32]
 626:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1635              		.loc 1 626 3 is_stmt 1 view .LVU484
 626:../Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 1636              		.loc 1 626 38 is_stmt 0 view .LVU485
 1637 0020 4362     		str	r3, [r0, #36]
 627:../Core/Src/main.c ****   {
 1638              		.loc 1 627 3 is_stmt 1 view .LVU486
 627:../Core/Src/main.c ****   {
 1639              		.loc 1 627 7 is_stmt 0 view .LVU487
 1640 0022 FFF7FEFF 		bl	HAL_UART_Init
 1641              	.LVL82:
 627:../Core/Src/main.c ****   {
 1642              		.loc 1 627 6 view .LVU488
 1643 0026 00B9     		cbnz	r0, .L85
 635:../Core/Src/main.c **** 
 1644              		.loc 1 635 1 view .LVU489
 1645 0028 08BD     		pop	{r3, pc}
 1646              	.L85:
 629:../Core/Src/main.c ****   }
 1647              		.loc 1 629 5 is_stmt 1 view .LVU490
 1648 002a FFF7FEFF 		bl	Error_Handler
 1649              	.LVL83:
 1650              	.L87:
 1651 002e 00BF     		.align	2
 1652              	.L86:
 1653 0030 00000000 		.word	huart3
 1654 0034 00480040 		.word	1073760256
 1655              		.cfi_endproc
 1656              	.LFE94:
 1658              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1659              		.align	1
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1664              	MX_USB_OTG_FS_PCD_Init:
 1665              	.LFB95:
 643:../Core/Src/main.c **** 
ARM GAS  Build/main.s 			page 55


 1666              		.loc 1 643 1 view -0
 1667              		.cfi_startproc
 1668              		@ args = 0, pretend = 0, frame = 0
 1669              		@ frame_needed = 0, uses_anonymous_args = 0
 1670 0000 08B5     		push	{r3, lr}
 1671              	.LCFI26:
 1672              		.cfi_def_cfa_offset 8
 1673              		.cfi_offset 3, -8
 1674              		.cfi_offset 14, -4
 652:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1675              		.loc 1 652 3 view .LVU492
 652:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1676              		.loc 1 652 28 is_stmt 0 view .LVU493
 1677 0002 0B48     		ldr	r0, .L92
 1678 0004 4FF0A043 		mov	r3, #1342177280
 1679 0008 0360     		str	r3, [r0]
 653:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1680              		.loc 1 653 3 is_stmt 1 view .LVU494
 653:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1681              		.loc 1 653 38 is_stmt 0 view .LVU495
 1682 000a 0623     		movs	r3, #6
 1683 000c 0371     		strb	r3, [r0, #4]
 654:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1684              		.loc 1 654 3 is_stmt 1 view .LVU496
 654:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1685              		.loc 1 654 30 is_stmt 0 view .LVU497
 1686 000e 0223     		movs	r3, #2
 1687 0010 C371     		strb	r3, [r0, #7]
 655:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1688              		.loc 1 655 3 is_stmt 1 view .LVU498
 655:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1689              		.loc 1 655 35 is_stmt 0 view .LVU499
 1690 0012 4372     		strb	r3, [r0, #9]
 656:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1691              		.loc 1 656 3 is_stmt 1 view .LVU500
 656:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1692              		.loc 1 656 35 is_stmt 0 view .LVU501
 1693 0014 0023     		movs	r3, #0
 1694 0016 8372     		strb	r3, [r0, #10]
 657:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1695              		.loc 1 657 3 is_stmt 1 view .LVU502
 657:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1696              		.loc 1 657 41 is_stmt 0 view .LVU503
 1697 0018 C372     		strb	r3, [r0, #11]
 658:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1698              		.loc 1 658 3 is_stmt 1 view .LVU504
 658:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1699              		.loc 1 658 35 is_stmt 0 view .LVU505
 1700 001a 0373     		strb	r3, [r0, #12]
 659:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1701              		.loc 1 659 3 is_stmt 1 view .LVU506
 659:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1702              		.loc 1 659 48 is_stmt 0 view .LVU507
 1703 001c 4373     		strb	r3, [r0, #13]
 660:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1704              		.loc 1 660 3 is_stmt 1 view .LVU508
 660:../Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
ARM GAS  Build/main.s 			page 56


 1705              		.loc 1 660 42 is_stmt 0 view .LVU509
 1706 001e C373     		strb	r3, [r0, #15]
 661:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1707              		.loc 1 661 3 is_stmt 1 view .LVU510
 661:../Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1708              		.loc 1 661 44 is_stmt 0 view .LVU511
 1709 0020 8373     		strb	r3, [r0, #14]
 662:../Core/Src/main.c ****   {
 1710              		.loc 1 662 3 is_stmt 1 view .LVU512
 662:../Core/Src/main.c ****   {
 1711              		.loc 1 662 7 is_stmt 0 view .LVU513
 1712 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1713              	.LVL84:
 662:../Core/Src/main.c ****   {
 1714              		.loc 1 662 6 view .LVU514
 1715 0026 00B9     		cbnz	r0, .L91
 670:../Core/Src/main.c **** 
 1716              		.loc 1 670 1 view .LVU515
 1717 0028 08BD     		pop	{r3, pc}
 1718              	.L91:
 664:../Core/Src/main.c ****   }
 1719              		.loc 1 664 5 is_stmt 1 view .LVU516
 1720 002a FFF7FEFF 		bl	Error_Handler
 1721              	.LVL85:
 1722              	.L93:
 1723 002e 00BF     		.align	2
 1724              	.L92:
 1725 0030 00000000 		.word	hpcd_USB_OTG_FS
 1726              		.cfi_endproc
 1727              	.LFE95:
 1729              		.section	.text.MX_RNG_Init,"ax",%progbits
 1730              		.align	1
 1731              		.syntax unified
 1732              		.thumb
 1733              		.thumb_func
 1735              	MX_RNG_Init:
 1736              	.LFB91:
 507:../Core/Src/main.c **** 
 1737              		.loc 1 507 1 view -0
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 0
 1740              		@ frame_needed = 0, uses_anonymous_args = 0
 1741 0000 08B5     		push	{r3, lr}
 1742              	.LCFI27:
 1743              		.cfi_def_cfa_offset 8
 1744              		.cfi_offset 3, -8
 1745              		.cfi_offset 14, -4
 516:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1746              		.loc 1 516 3 view .LVU518
 516:../Core/Src/main.c ****   if (HAL_RNG_Init(&hrng) != HAL_OK)
 1747              		.loc 1 516 17 is_stmt 0 view .LVU519
 1748 0002 0448     		ldr	r0, .L98
 1749 0004 044B     		ldr	r3, .L98+4
 1750 0006 0360     		str	r3, [r0]
 517:../Core/Src/main.c ****   {
 1751              		.loc 1 517 3 is_stmt 1 view .LVU520
 517:../Core/Src/main.c ****   {
ARM GAS  Build/main.s 			page 57


 1752              		.loc 1 517 7 is_stmt 0 view .LVU521
 1753 0008 FFF7FEFF 		bl	HAL_RNG_Init
 1754              	.LVL86:
 517:../Core/Src/main.c ****   {
 1755              		.loc 1 517 6 view .LVU522
 1756 000c 00B9     		cbnz	r0, .L97
 525:../Core/Src/main.c **** 
 1757              		.loc 1 525 1 view .LVU523
 1758 000e 08BD     		pop	{r3, pc}
 1759              	.L97:
 519:../Core/Src/main.c ****   }
 1760              		.loc 1 519 5 is_stmt 1 view .LVU524
 1761 0010 FFF7FEFF 		bl	Error_Handler
 1762              	.LVL87:
 1763              	.L99:
 1764              		.align	2
 1765              	.L98:
 1766 0014 00000000 		.word	hrng
 1767 0018 00080650 		.word	1342572544
 1768              		.cfi_endproc
 1769              	.LFE91:
 1771              		.section	.text.SystemClock_Config,"ax",%progbits
 1772              		.align	1
 1773              		.global	SystemClock_Config
 1774              		.syntax unified
 1775              		.thumb
 1776              		.thumb_func
 1778              	SystemClock_Config:
 1779              	.LFB86:
 302:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1780              		.loc 1 302 3 view -0
 1781              		.cfi_startproc
 1782              		@ args = 0, pretend = 0, frame = 88
 1783              		@ frame_needed = 0, uses_anonymous_args = 0
 1784 0000 00B5     		push	{lr}
 1785              	.LCFI28:
 1786              		.cfi_def_cfa_offset 4
 1787              		.cfi_offset 14, -4
 1788 0002 97B0     		sub	sp, sp, #92
 1789              	.LCFI29:
 1790              		.cfi_def_cfa_offset 96
 303:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1791              		.loc 1 303 5 view .LVU526
 303:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1792              		.loc 1 303 24 is_stmt 0 view .LVU527
 1793 0004 4422     		movs	r2, #68
 1794 0006 0021     		movs	r1, #0
 1795 0008 05A8     		add	r0, sp, #20
 1796 000a FFF7FEFF 		bl	memset
 1797              	.LVL88:
 304:../Core/Src/main.c **** 
 1798              		.loc 1 304 5 is_stmt 1 view .LVU528
 304:../Core/Src/main.c **** 
 1799              		.loc 1 304 24 is_stmt 0 view .LVU529
 1800 000e 0023     		movs	r3, #0
 1801 0010 0093     		str	r3, [sp]
 1802 0012 0193     		str	r3, [sp, #4]
ARM GAS  Build/main.s 			page 58


 1803 0014 0293     		str	r3, [sp, #8]
 1804 0016 0393     		str	r3, [sp, #12]
 1805 0018 0493     		str	r3, [sp, #16]
 308:../Core/Src/main.c ****     {
 1806              		.loc 1 308 5 is_stmt 1 view .LVU530
 308:../Core/Src/main.c ****     {
 1807              		.loc 1 308 9 is_stmt 0 view .LVU531
 1808 001a 4FF40070 		mov	r0, #512
 1809 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1810              	.LVL89:
 308:../Core/Src/main.c ****     {
 1811              		.loc 1 308 8 view .LVU532
 1812 0022 0028     		cmp	r0, #0
 1813 0024 31D1     		bne	.L105
 315:../Core/Src/main.c ****     __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1814              		.loc 1 315 5 is_stmt 1 view .LVU533
 1815 0026 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1816              	.LVL90:
 316:../Core/Src/main.c **** 
 1817              		.loc 1 316 5 view .LVU534
 1818 002a 1B4A     		ldr	r2, .L108
 1819 002c D2F89030 		ldr	r3, [r2, #144]
 1820 0030 23F01803 		bic	r3, r3, #24
 1821 0034 C2F89030 		str	r3, [r2, #144]
 323:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1822              		.loc 1 323 5 view .LVU535
 323:../Core/Src/main.c ****     RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1823              		.loc 1 323 38 is_stmt 0 view .LVU536
 1824 0038 1023     		movs	r3, #16
 1825 003a 0593     		str	r3, [sp, #20]
 324:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1826              		.loc 1 324 5 is_stmt 1 view .LVU537
 324:../Core/Src/main.c ****     RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1827              		.loc 1 324 32 is_stmt 0 view .LVU538
 1828 003c 0123     		movs	r3, #1
 1829 003e 0B93     		str	r3, [sp, #44]
 325:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1830              		.loc 1 325 5 is_stmt 1 view .LVU539
 325:../Core/Src/main.c ****     RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1831              		.loc 1 325 37 is_stmt 0 view .LVU540
 1832 0040 6022     		movs	r2, #96
 1833 0042 0D92     		str	r2, [sp, #52]
 326:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1834              		.loc 1 326 5 is_stmt 1 view .LVU541
 326:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1835              		.loc 1 326 43 is_stmt 0 view .LVU542
 1836 0044 0022     		movs	r2, #0
 1837 0046 0C92     		str	r2, [sp, #48]
 327:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1838              		.loc 1 327 5 is_stmt 1 view .LVU543
 327:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1839              		.loc 1 327 36 is_stmt 0 view .LVU544
 1840 0048 0222     		movs	r2, #2
 1841 004a 0F92     		str	r2, [sp, #60]
 328:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
 1842              		.loc 1 328 5 is_stmt 1 view .LVU545
 328:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 1;
ARM GAS  Build/main.s 			page 59


 1843              		.loc 1 328 37 is_stmt 0 view .LVU546
 1844 004c 1093     		str	r3, [sp, #64]
 329:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 1845              		.loc 1 329 5 is_stmt 1 view .LVU547
 329:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 40;
 1846              		.loc 1 329 32 is_stmt 0 view .LVU548
 1847 004e 1193     		str	r3, [sp, #68]
 330:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 1848              		.loc 1 330 5 is_stmt 1 view .LVU549
 330:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR = 2;
 1849              		.loc 1 330 32 is_stmt 0 view .LVU550
 1850 0050 2823     		movs	r3, #40
 1851 0052 1293     		str	r3, [sp, #72]
 331:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 1852              		.loc 1 331 5 is_stmt 1 view .LVU551
 331:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = 7;
 1853              		.loc 1 331 32 is_stmt 0 view .LVU552
 1854 0054 1592     		str	r2, [sp, #84]
 332:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 1855              		.loc 1 332 5 is_stmt 1 view .LVU553
 332:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 4;
 1856              		.loc 1 332 32 is_stmt 0 view .LVU554
 1857 0056 0723     		movs	r3, #7
 1858 0058 1393     		str	r3, [sp, #76]
 333:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1859              		.loc 1 333 5 is_stmt 1 view .LVU555
 333:../Core/Src/main.c ****     if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1860              		.loc 1 333 32 is_stmt 0 view .LVU556
 1861 005a 0423     		movs	r3, #4
 1862 005c 1493     		str	r3, [sp, #80]
 334:../Core/Src/main.c ****     {
 1863              		.loc 1 334 5 is_stmt 1 view .LVU557
 334:../Core/Src/main.c ****     {
 1864              		.loc 1 334 8 is_stmt 0 view .LVU558
 1865 005e 05A8     		add	r0, sp, #20
 1866 0060 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1867              	.LVL91:
 334:../Core/Src/main.c ****     {
 1868              		.loc 1 334 7 view .LVU559
 1869 0064 98B9     		cbnz	r0, .L106
 341:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1870              		.loc 1 341 5 is_stmt 1 view .LVU560
 341:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1871              		.loc 1 341 33 is_stmt 0 view .LVU561
 1872 0066 0F23     		movs	r3, #15
 1873 0068 0093     		str	r3, [sp]
 342:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1874              		.loc 1 342 5 is_stmt 1 view .LVU562
 342:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1875              		.loc 1 342 36 is_stmt 0 view .LVU563
 1876 006a 0323     		movs	r3, #3
 1877 006c 0193     		str	r3, [sp, #4]
 343:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1878              		.loc 1 343 5 is_stmt 1 view .LVU564
 343:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1879              		.loc 1 343 37 is_stmt 0 view .LVU565
 1880 006e 0023     		movs	r3, #0
ARM GAS  Build/main.s 			page 60


 1881 0070 0293     		str	r3, [sp, #8]
 344:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1882              		.loc 1 344 5 is_stmt 1 view .LVU566
 344:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1883              		.loc 1 344 38 is_stmt 0 view .LVU567
 1884 0072 0393     		str	r3, [sp, #12]
 345:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1885              		.loc 1 345 5 is_stmt 1 view .LVU568
 345:../Core/Src/main.c ****     if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 1886              		.loc 1 345 38 is_stmt 0 view .LVU569
 1887 0074 0493     		str	r3, [sp, #16]
 346:../Core/Src/main.c ****     {
 1888              		.loc 1 346 5 is_stmt 1 view .LVU570
 346:../Core/Src/main.c ****     {
 1889              		.loc 1 346 8 is_stmt 0 view .LVU571
 1890 0076 0421     		movs	r1, #4
 1891 0078 6846     		mov	r0, sp
 1892 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1893              	.LVL92:
 346:../Core/Src/main.c ****     {
 1894              		.loc 1 346 7 view .LVU572
 1895 007e 40B9     		cbnz	r0, .L107
 354:../Core/Src/main.c **** }
 1896              		.loc 1 354 5 is_stmt 1 view .LVU573
 1897 0080 FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1898              	.LVL93:
 355:../Core/Src/main.c **** 
 1899              		.loc 1 355 1 is_stmt 0 view .LVU574
 1900 0084 17B0     		add	sp, sp, #92
 1901              	.LCFI30:
 1902              		.cfi_remember_state
 1903              		.cfi_def_cfa_offset 4
 1904              		@ sp needed
 1905 0086 5DF804FB 		ldr	pc, [sp], #4
 1906              	.L105:
 1907              	.LCFI31:
 1908              		.cfi_restore_state
 310:../Core/Src/main.c ****     }
 1909              		.loc 1 310 7 is_stmt 1 view .LVU575
 1910 008a FFF7FEFF 		bl	Error_Handler
 1911              	.LVL94:
 1912              	.L106:
 337:../Core/Src/main.c ****     }
 1913              		.loc 1 337 7 view .LVU576
 1914 008e FFF7FEFF 		bl	Error_Handler
 1915              	.LVL95:
 1916              	.L107:
 349:../Core/Src/main.c ****     }
 1917              		.loc 1 349 7 view .LVU577
 1918 0092 FFF7FEFF 		bl	Error_Handler
 1919              	.LVL96:
 1920              	.L109:
 1921 0096 00BF     		.align	2
 1922              	.L108:
 1923 0098 00100240 		.word	1073876992
 1924              		.cfi_endproc
 1925              	.LFE86:
ARM GAS  Build/main.s 			page 61


 1927              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1928              		.align	1
 1929              		.global	PeriphCommonClock_Config
 1930              		.syntax unified
 1931              		.thumb
 1932              		.thumb_func
 1934              	PeriphCommonClock_Config:
 1935              	.LFB87:
 362:../Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1936              		.loc 1 362 1 view -0
 1937              		.cfi_startproc
 1938              		@ args = 0, pretend = 0, frame = 136
 1939              		@ frame_needed = 0, uses_anonymous_args = 0
 1940 0000 00B5     		push	{lr}
 1941              	.LCFI32:
 1942              		.cfi_def_cfa_offset 4
 1943              		.cfi_offset 14, -4
 1944 0002 A3B0     		sub	sp, sp, #140
 1945              	.LCFI33:
 1946              		.cfi_def_cfa_offset 144
 363:../Core/Src/main.c **** 
 1947              		.loc 1 363 3 view .LVU579
 363:../Core/Src/main.c **** 
 1948              		.loc 1 363 28 is_stmt 0 view .LVU580
 1949 0004 8822     		movs	r2, #136
 1950 0006 0021     		movs	r1, #0
 1951 0008 6846     		mov	r0, sp
 1952 000a FFF7FEFF 		bl	memset
 1953              	.LVL97:
 367:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1954              		.loc 1 367 3 is_stmt 1 view .LVU581
 367:../Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1955              		.loc 1 367 38 is_stmt 0 view .LVU582
 1956 000e 4FF48423 		mov	r3, #270336
 1957 0012 0093     		str	r3, [sp]
 368:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1958              		.loc 1 368 3 is_stmt 1 view .LVU583
 368:../Core/Src/main.c ****   PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 1959              		.loc 1 368 35 is_stmt 0 view .LVU584
 1960 0014 4FF08063 		mov	r3, #67108864
 1961 0018 1B93     		str	r3, [sp, #108]
 369:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1962              		.loc 1 369 3 is_stmt 1 view .LVU585
 369:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1963              		.loc 1 369 35 is_stmt 0 view .LVU586
 1964 001a 1D93     		str	r3, [sp, #116]
 370:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1965              		.loc 1 370 3 is_stmt 1 view .LVU587
 370:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1966              		.loc 1 370 39 is_stmt 0 view .LVU588
 1967 001c 0123     		movs	r3, #1
 1968 001e 0193     		str	r3, [sp, #4]
 371:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1969              		.loc 1 371 3 is_stmt 1 view .LVU589
 371:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1970              		.loc 1 371 34 is_stmt 0 view .LVU590
 1971 0020 0293     		str	r3, [sp, #8]
ARM GAS  Build/main.s 			page 62


 372:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1972              		.loc 1 372 3 is_stmt 1 view .LVU591
 372:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1973              		.loc 1 372 34 is_stmt 0 view .LVU592
 1974 0022 1823     		movs	r3, #24
 1975 0024 0393     		str	r3, [sp, #12]
 373:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1976              		.loc 1 373 3 is_stmt 1 view .LVU593
 373:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1977              		.loc 1 373 34 is_stmt 0 view .LVU594
 1978 0026 0723     		movs	r3, #7
 1979 0028 0493     		str	r3, [sp, #16]
 374:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1980              		.loc 1 374 3 is_stmt 1 view .LVU595
 374:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1981              		.loc 1 374 34 is_stmt 0 view .LVU596
 1982 002a 0223     		movs	r3, #2
 1983 002c 0593     		str	r3, [sp, #20]
 375:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1984              		.loc 1 375 3 is_stmt 1 view .LVU597
 375:../Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1985              		.loc 1 375 34 is_stmt 0 view .LVU598
 1986 002e 0693     		str	r3, [sp, #24]
 376:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1987              		.loc 1 376 3 is_stmt 1 view .LVU599
 376:../Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1988              		.loc 1 376 41 is_stmt 0 view .LVU600
 1989 0030 4FF48013 		mov	r3, #1048576
 1990 0034 0793     		str	r3, [sp, #28]
 377:../Core/Src/main.c ****   {
 1991              		.loc 1 377 3 is_stmt 1 view .LVU601
 377:../Core/Src/main.c ****   {
 1992              		.loc 1 377 7 is_stmt 0 view .LVU602
 1993 0036 6846     		mov	r0, sp
 1994 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1995              	.LVL98:
 377:../Core/Src/main.c ****   {
 1996              		.loc 1 377 6 view .LVU603
 1997 003c 10B9     		cbnz	r0, .L113
 381:../Core/Src/main.c **** /**
 1998              		.loc 1 381 1 view .LVU604
 1999 003e 23B0     		add	sp, sp, #140
 2000              	.LCFI34:
 2001              		.cfi_remember_state
 2002              		.cfi_def_cfa_offset 4
 2003              		@ sp needed
 2004 0040 5DF804FB 		ldr	pc, [sp], #4
 2005              	.L113:
 2006              	.LCFI35:
 2007              		.cfi_restore_state
 379:../Core/Src/main.c ****   }
 2008              		.loc 1 379 5 is_stmt 1 view .LVU605
 2009 0044 FFF7FEFF 		bl	Error_Handler
 2010              	.LVL99:
 2011              		.cfi_endproc
 2012              	.LFE87:
 2014              		.section	.text.main,"ax",%progbits
ARM GAS  Build/main.s 			page 63


 2015              		.align	1
 2016              		.global	main
 2017              		.syntax unified
 2018              		.thumb
 2019              		.thumb_func
 2021              	main:
 2022              	.LFB85:
 226:../Core/Src/main.c **** 
 2023              		.loc 1 226 1 view -0
 2024              		.cfi_startproc
 2025              		@ Volatile: function does not return.
 2026              		@ args = 0, pretend = 0, frame = 0
 2027              		@ frame_needed = 0, uses_anonymous_args = 0
 2028 0000 08B5     		push	{r3, lr}
 2029              	.LCFI36:
 2030              		.cfi_def_cfa_offset 8
 2031              		.cfi_offset 3, -8
 2032              		.cfi_offset 14, -4
 235:../Core/Src/main.c **** 
 2033              		.loc 1 235 3 view .LVU607
 2034 0002 FFF7FEFF 		bl	HAL_Init
 2035              	.LVL100:
 242:../Core/Src/main.c **** 
 2036              		.loc 1 242 3 view .LVU608
 2037 0006 FFF7FEFF 		bl	SystemClock_Config
 2038              	.LVL101:
 245:../Core/Src/main.c **** 
 2039              		.loc 1 245 3 view .LVU609
 2040 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 2041              	.LVL102:
 252:../Core/Src/main.c ****   MX_DFSDM1_Init();
 2042              		.loc 1 252 3 view .LVU610
 2043 000e FFF7FEFF 		bl	MX_GPIO_Init
 2044              	.LVL103:
 253:../Core/Src/main.c ****   MX_I2C2_Init();
 2045              		.loc 1 253 3 view .LVU611
 2046 0012 FFF7FEFF 		bl	MX_DFSDM1_Init
 2047              	.LVL104:
 254:../Core/Src/main.c ****   MX_QUADSPI_Init();
 2048              		.loc 1 254 3 view .LVU612
 2049 0016 FFF7FEFF 		bl	MX_I2C2_Init
 2050              	.LVL105:
 255:../Core/Src/main.c ****   MX_SPI3_Init();
 2051              		.loc 1 255 3 view .LVU613
 2052 001a FFF7FEFF 		bl	MX_QUADSPI_Init
 2053              	.LVL106:
 256:../Core/Src/main.c ****   MX_USART1_UART_Init();
 2054              		.loc 1 256 3 view .LVU614
 2055 001e FFF7FEFF 		bl	MX_SPI3_Init
 2056              	.LVL107:
 257:../Core/Src/main.c ****   MX_USART3_UART_Init();
 2057              		.loc 1 257 3 view .LVU615
 2058 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
 2059              	.LVL108:
 258:../Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 2060              		.loc 1 258 3 view .LVU616
 2061 0026 FFF7FEFF 		bl	MX_USART3_UART_Init
ARM GAS  Build/main.s 			page 64


 2062              	.LVL109:
 259:../Core/Src/main.c ****   MX_RNG_Init();
 2063              		.loc 1 259 3 view .LVU617
 2064 002a FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 2065              	.LVL110:
 260:../Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2066              		.loc 1 260 3 view .LVU618
 2067 002e FFF7FEFF 		bl	MX_RNG_Init
 2068              	.LVL111:
 276:../Core/Src/main.c **** 
 2069              		.loc 1 276 3 view .LVU619
 2070 0032 FFF7FEFF 		bl	TA1_illegal_accesses
 2071              	.LVL112:
 2072              	.L115:
 288:../Core/Src/main.c ****   {
 2073              		.loc 1 288 3 discriminator 1 view .LVU620
 293:../Core/Src/main.c ****   /* USER CODE END 3 */
 2074              		.loc 1 293 3 discriminator 1 view .LVU621
 288:../Core/Src/main.c ****   {
 2075              		.loc 1 288 9 discriminator 1 view .LVU622
 2076 0036 FEE7     		b	.L115
 2077              		.cfi_endproc
 2078              	.LFE85:
 2080              		.section	.rodata.__func__.0,"a"
 2081              		.align	2
 2084              	__func__.0:
 2085 0000 5441315F 		.ascii	"TA1_illegal_accesses\000"
 2085      696C6C65 
 2085      67616C5F 
 2085      61636365 
 2085      73736573 
 2086              		.global	hpcd_USB_OTG_FS
 2087              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2088              		.align	2
 2091              	hpcd_USB_OTG_FS:
 2092 0000 00000000 		.space	1252
 2092      00000000 
 2092      00000000 
 2092      00000000 
 2092      00000000 
 2093              		.global	huart3
 2094              		.section	.bss.huart3,"aw",%nobits
 2095              		.align	2
 2098              	huart3:
 2099 0000 00000000 		.space	136
 2099      00000000 
 2099      00000000 
 2099      00000000 
 2099      00000000 
 2100              		.global	huart1
 2101              		.section	.bss.huart1,"aw",%nobits
 2102              		.align	2
 2105              	huart1:
 2106 0000 00000000 		.space	136
 2106      00000000 
 2106      00000000 
 2106      00000000 
ARM GAS  Build/main.s 			page 65


 2106      00000000 
 2107              		.global	hspi3
 2108              		.section	.bss.hspi3,"aw",%nobits
 2109              		.align	2
 2112              	hspi3:
 2113 0000 00000000 		.space	100
 2113      00000000 
 2113      00000000 
 2113      00000000 
 2113      00000000 
 2114              		.global	hrng
 2115              		.section	.bss.hrng,"aw",%nobits
 2116              		.align	2
 2119              	hrng:
 2120 0000 00000000 		.space	16
 2120      00000000 
 2120      00000000 
 2120      00000000 
 2121              		.global	hqspi
 2122              		.section	.bss.hqspi,"aw",%nobits
 2123              		.align	2
 2126              	hqspi:
 2127 0000 00000000 		.space	68
 2127      00000000 
 2127      00000000 
 2127      00000000 
 2127      00000000 
 2128              		.global	hi2c2
 2129              		.section	.bss.hi2c2,"aw",%nobits
 2130              		.align	2
 2133              	hi2c2:
 2134 0000 00000000 		.space	84
 2134      00000000 
 2134      00000000 
 2134      00000000 
 2134      00000000 
 2135              		.global	hdfsdm1_channel1
 2136              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 2137              		.align	2
 2140              	hdfsdm1_channel1:
 2141 0000 00000000 		.space	56
 2141      00000000 
 2141      00000000 
 2141      00000000 
 2141      00000000 
 2142              		.section	.rodata
 2143              		.align	2
 2144              		.set	.LANCHOR0,. + 0
 2145              	.LC0:
 2146 0000 00F2AA8A 		.word	-1968508416
 2147 0004 5024     		.short	9296
 2148 0006 E411     		.short	4580
 2149 0008 ABE20002 		.ascii	"\253\342\000\002\245\325\305\033"
 2149      A5D5C51B 
 2150              		.text
 2151              	.Letext0:
 2152              		.file 3 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
ARM GAS  Build/main.s 			page 66


 2153              		.file 4 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 2154              		.file 5 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 2155              		.file 6 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2156              		.file 7 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-
 2157              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2158              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 2159              		.file 10 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 2160              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2161              		.file 12 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2162              		.file 13 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dfsdm.h"
 2163              		.file 14 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 2164              		.file 15 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 2165              		.file 16 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 2166              		.file 17 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_qspi.h"
 2167              		.file 18 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 2168              		.file 19 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 2169              		.file 20 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 2170              		.file 21 "../Core/Inc/tee_common.h"
 2171              		.file 22 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 2172              		.file 23 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2173              		.file 24 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 2174              		.file 25 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 2175              		.file 26 "../Core/Inc/tee_client_api.h"
 2176              		.file 27 "/home/emanuele/st/stm32cubeide_1.15.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu
 2177              		.file 28 "<built-in>"
 2178              		.file 29 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  Build/main.s 			page 67


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
        Build/main.s:19     .text.MX_GPIO_Init:00000000 $t
        Build/main.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
        Build/main.s:556    .text.MX_GPIO_Init:0000029c $d
        Build/main.s:565    .text.__io_putchar:00000000 $t
        Build/main.s:571    .text.__io_putchar:00000000 __io_putchar
        Build/main.s:607    .text.__io_putchar:0000001c $d
        Build/main.s:2105   .bss.huart1:00000000 huart1
        Build/main.s:612    .rodata.access_TEE_RAM.str1.4:00000000 $d
        Build/main.s:617    .text.access_TEE_RAM:00000000 $t
        Build/main.s:623    .text.access_TEE_RAM:00000000 access_TEE_RAM
        Build/main.s:679    .text.access_TEE_RAM:0000001c $d
        Build/main.s:684    .rodata.access_TA1_RAM.str1.4:00000000 $d
        Build/main.s:689    .text.access_TA1_RAM:00000000 $t
        Build/main.s:695    .text.access_TA1_RAM:00000000 access_TA1_RAM
        Build/main.s:724    .text.access_TA1_RAM:00000010 $d
        Build/main.s:729    .rodata.trigger_unpermitted_TA2_FLASH_access.str1.4:00000000 $d
        Build/main.s:734    .text.trigger_unpermitted_TA2_FLASH_access:00000000 $t
        Build/main.s:740    .text.trigger_unpermitted_TA2_FLASH_access:00000000 trigger_unpermitted_TA2_FLASH_access
        Build/main.s:780    .text.trigger_unpermitted_TA2_FLASH_access:00000028 $d
        Build/main.s:786    .rodata.trigger_unpermitted_TEE_FLASH_access.str1.4:00000000 $d
        Build/main.s:791    .text.trigger_unpermitted_TEE_FLASH_access:00000000 $t
        Build/main.s:797    .text.trigger_unpermitted_TEE_FLASH_access:00000000 trigger_unpermitted_TEE_FLASH_access
        Build/main.s:837    .text.trigger_unpermitted_TEE_FLASH_access:00000028 $d
        Build/main.s:843    .rodata.execute_priviledge_TEE_instruction.str1.4:00000000 $d
        Build/main.s:848    .text.execute_priviledge_TEE_instruction:00000000 $t
        Build/main.s:854    .text.execute_priviledge_TEE_instruction:00000000 execute_priviledge_TEE_instruction
        Build/main.s:881    .text.execute_priviledge_TEE_instruction:0000000c $d
        Build/main.s:886    .rodata.escalate_priv.str1.4:00000000 $d
        Build/main.s:899    .text.escalate_priv:00000000 $t
        Build/main.s:905    .text.escalate_priv:00000000 escalate_priv
        Build/main.s:961    .text.escalate_priv:0000002c $d
        Build/main.s:968    .rodata.TA1_illegal_accesses.str1.4:00000000 $d
        Build/main.s:985    .text.TA1_illegal_accesses:00000000 $t
        Build/main.s:991    .text.TA1_illegal_accesses:00000000 TA1_illegal_accesses
        Build/main.s:1138   .text.TA1_illegal_accesses:00000090 $d
        Build/main.s:2084   .rodata.__func__.0:00000000 __func__.0
        Build/main.s:1148   .text.Error_Handler:00000000 $t
        Build/main.s:1154   .text.Error_Handler:00000000 Error_Handler
        Build/main.s:1187   .text.MX_DFSDM1_Init:00000000 $t
        Build/main.s:1192   .text.MX_DFSDM1_Init:00000000 MX_DFSDM1_Init
        Build/main.s:1264   .text.MX_DFSDM1_Init:00000038 $d
        Build/main.s:2140   .bss.hdfsdm1_channel1:00000000 hdfsdm1_channel1
        Build/main.s:1270   .text.MX_I2C2_Init:00000000 $t
        Build/main.s:1275   .text.MX_I2C2_Init:00000000 MX_I2C2_Init
        Build/main.s:1357   .text.MX_I2C2_Init:00000048 $d
        Build/main.s:2133   .bss.hi2c2:00000000 hi2c2
        Build/main.s:1363   .text.MX_QUADSPI_Init:00000000 $t
        Build/main.s:1368   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
        Build/main.s:1422   .text.MX_QUADSPI_Init:0000002c $d
        Build/main.s:2126   .bss.hqspi:00000000 hqspi
        Build/main.s:1428   .text.MX_SPI3_Init:00000000 $t
        Build/main.s:1433   .text.MX_SPI3_Init:00000000 MX_SPI3_Init
        Build/main.s:1509   .text.MX_SPI3_Init:00000040 $d
        Build/main.s:2112   .bss.hspi3:00000000 hspi3
        Build/main.s:1515   .text.MX_USART1_UART_Init:00000000 $t
ARM GAS  Build/main.s 			page 68


        Build/main.s:1520   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
        Build/main.s:1581   .text.MX_USART1_UART_Init:00000030 $d
        Build/main.s:1587   .text.MX_USART3_UART_Init:00000000 $t
        Build/main.s:1592   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
        Build/main.s:1653   .text.MX_USART3_UART_Init:00000030 $d
        Build/main.s:2098   .bss.huart3:00000000 huart3
        Build/main.s:1659   .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
        Build/main.s:1664   .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
        Build/main.s:1725   .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
        Build/main.s:2091   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
        Build/main.s:1730   .text.MX_RNG_Init:00000000 $t
        Build/main.s:1735   .text.MX_RNG_Init:00000000 MX_RNG_Init
        Build/main.s:1766   .text.MX_RNG_Init:00000014 $d
        Build/main.s:2119   .bss.hrng:00000000 hrng
        Build/main.s:1772   .text.SystemClock_Config:00000000 $t
        Build/main.s:1778   .text.SystemClock_Config:00000000 SystemClock_Config
        Build/main.s:1923   .text.SystemClock_Config:00000098 $d
        Build/main.s:1928   .text.PeriphCommonClock_Config:00000000 $t
        Build/main.s:1934   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
        Build/main.s:2015   .text.main:00000000 $t
        Build/main.s:2021   .text.main:00000000 main
        Build/main.s:2081   .rodata.__func__.0:00000000 $d
        Build/main.s:2088   .bss.hpcd_USB_OTG_FS:00000000 $d
        Build/main.s:2095   .bss.huart3:00000000 $d
        Build/main.s:2102   .bss.huart1:00000000 $d
        Build/main.s:2109   .bss.hspi3:00000000 $d
        Build/main.s:2116   .bss.hrng:00000000 $d
        Build/main.s:2123   .bss.hqspi:00000000 $d
        Build/main.s:2130   .bss.hi2c2:00000000 $d
        Build/main.s:2137   .bss.hdfsdm1_channel1:00000000 $d
        Build/main.s:2143   .rodata:00000000 $d
        Build/main.s:12678  .text.access_TA1_RAM:00000014 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
puts
printf
TEEC_InitializeContext
TEEC_OpenSession
memset
TEEC_InvokeCommand
TEEC_CloseSession
TEEC_FinalizeContext
HAL_DFSDM_ChannelInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_RNG_Init
HAL_PWREx_ControlVoltageScaling
ARM GAS  Build/main.s 			page 69


HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
HAL_Init
