10:25:32 INFO  : Registering command handlers for Vitis TCF services
10:25:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:25:34 INFO  : Platform repository initialization has completed.
10:25:35 INFO  : XSCT server has started successfully.
10:25:35 INFO  : Successfully done setting XSCT server connection channel  
10:25:37 INFO  : plnx-install-location is set to ''
10:25:37 INFO  : Successfully done setting workspace for the tool. 
10:25:37 INFO  : Successfully done query RDI_DATADIR 
10:28:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:28:47 INFO  : Registering command handlers for Vitis TCF services
10:28:48 INFO  : XSCT server has started successfully.
10:28:49 INFO  : plnx-install-location is set to ''
10:28:49 INFO  : Successfully done setting XSCT server connection channel  
10:28:49 INFO  : Successfully done query RDI_DATADIR 
10:28:49 INFO  : Successfully done setting workspace for the tool. 
10:28:49 INFO  : Platform repository initialization has completed.
10:31:06 INFO  : Result from executing command 'getProjects': pr_led
10:31:06 INFO  : Result from executing command 'getPlatforms': 
10:33:10 INFO  : Result from executing command 'getProjects': pr_led
10:33:10 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:33:11 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:35:11 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:35:34 INFO  : (SwPlatform) Successfully done removeLibrary 
10:35:35 INFO  : (SwPlatform) Successfully done update_mss 
10:35:36 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:35:40 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
10:35:45 INFO  : (SwPlatform) Successfully done update_mss 
10:35:45 INFO  : No changes in MSS file content so sources will not be generated.
10:36:11 INFO  : (SwPlatform)  Successfully done add_library 
10:36:13 INFO  : (SwPlatform) Successfully done update_mss 
10:36:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:36:58 INFO  : Result from executing command 'getProjects': pr_led
10:36:58 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:37:48 INFO  : Result from executing command 'getProjects': pr_led
10:37:48 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:37:49 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:38:45 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:06 INFO  : 'jtag frequency' command is executed.
10:39:06 INFO  : Context for 'APU' is selected.
10:39:06 INFO  : System reset is completed.
10:39:09 INFO  : 'after 3000' command is executed.
10:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:39:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
10:39:11 INFO  : Context for 'APU' is selected.
10:39:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:11 INFO  : Context for 'APU' is selected.
10:39:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
10:39:12 INFO  : 'ps7_init' command is executed.
10:39:12 INFO  : 'ps7_post_config' command is executed.
10:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:12 INFO  : 'con' command is executed.
10:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
10:39:19 INFO  : Disconnected from the channel tcfchan#10.
10:40:18 INFO  : Result from executing command 'getProjects': pr_led
10:40:18 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:40:18 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:40:38 INFO  : (SwPlatform) Successfully done removeLibrary 
10:40:40 INFO  : (SwPlatform) Successfully done update_mss 
10:40:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:40:52 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
10:40:56 INFO  : (SwPlatform)  Successfully done add_library 
10:40:58 INFO  : (SwPlatform) Successfully done update_mss 
10:40:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:42:14 INFO  : Result from executing command 'getProjects': pr_led
10:42:14 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:43:01 INFO  : Result from executing command 'getProjects': pr_led
10:43:01 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:43:01 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:46:52 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:47:07 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:47:35 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:47:43 INFO  : (SwPlatform)  Successfully done add_library 
10:47:45 INFO  : (SwPlatform) Successfully done update_mss 
10:47:46 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:48:09 INFO  : Result from executing command 'getProjects': pr_led
10:48:09 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:48:12 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:48:12 INFO  : Updating application flags with new BSP settings...
10:48:12 INFO  : Successfully updated application flags for project pr_led_sw.
10:48:42 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:57 INFO  : 'jtag frequency' command is executed.
10:48:57 INFO  : Context for 'APU' is selected.
10:48:57 INFO  : System reset is completed.
10:49:00 INFO  : 'after 3000' command is executed.
10:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:49:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
10:49:03 INFO  : Context for 'APU' is selected.
10:49:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:03 INFO  : Context for 'APU' is selected.
10:49:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
10:49:03 INFO  : 'ps7_init' command is executed.
10:49:03 INFO  : 'ps7_post_config' command is executed.
10:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:04 INFO  : 'con' command is executed.
10:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:49:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:07:02 INFO  : Hardware specification for platform project 'pr_led' is updated.
11:07:14 INFO  : Result from executing command 'getProjects': pr_led
11:07:14 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
11:07:28 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:07:29 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:07:29 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
11:07:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
11:07:29 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:07:34 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
11:07:42 INFO  : Disconnected from the channel tcfchan#23.
11:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:43 INFO  : 'jtag frequency' command is executed.
11:07:43 INFO  : Context for 'APU' is selected.
11:07:43 INFO  : System reset is completed.
11:07:46 INFO  : 'after 3000' command is executed.
11:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:07:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:07:49 INFO  : Context for 'APU' is selected.
11:07:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:49 INFO  : Context for 'APU' is selected.
11:07:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:07:49 INFO  : 'ps7_init' command is executed.
11:07:49 INFO  : 'ps7_post_config' command is executed.
11:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:49 INFO  : 'con' command is executed.
11:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:09:49 INFO  : Disconnected from the channel tcfchan#26.
16:09:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:09:52 INFO  : XSCT server has started successfully.
16:09:52 INFO  : Successfully done setting XSCT server connection channel  
16:09:52 INFO  : plnx-install-location is set to ''
16:09:52 INFO  : Successfully done setting workspace for the tool. 
16:09:55 INFO  : Platform repository initialization has completed.
16:09:55 INFO  : Registering command handlers for Vitis TCF services
16:09:58 INFO  : Successfully done query RDI_DATADIR 
16:14:10 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:14:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa is already opened

16:14:43 INFO  : Hardware specification for platform project 'pr_led' is updated.
16:15:09 INFO  : Result from executing command 'getProjects': pr_led
16:15:09 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:15:18 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:15:18 INFO  : Updating application flags with new BSP settings...
16:15:18 INFO  : Successfully updated application flags for project pr_led_sw.
16:15:20 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:15:20 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
16:15:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
16:15:20 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:15:25 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
16:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:37 INFO  : 'jtag frequency' command is executed.
16:15:37 INFO  : Context for 'APU' is selected.
16:15:37 INFO  : System reset is completed.
16:15:40 INFO  : 'after 3000' command is executed.
16:15:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:15:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:15:44 INFO  : Context for 'APU' is selected.
16:15:44 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:44 INFO  : Context for 'APU' is selected.
16:15:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:15:44 INFO  : 'ps7_init' command is executed.
16:15:45 INFO  : 'ps7_post_config' command is executed.
16:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:45 INFO  : 'con' command is executed.
16:15:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:15:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:17:23 INFO  : Disconnected from the channel tcfchan#4.
16:22:50 INFO  : Result from executing command 'getProjects': pr_led
16:22:50 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
16:22:50 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:08 INFO  : 'jtag frequency' command is executed.
16:23:08 INFO  : Context for 'APU' is selected.
16:23:08 INFO  : System reset is completed.
16:23:11 INFO  : 'after 3000' command is executed.
16:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:23:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:23:14 INFO  : Context for 'APU' is selected.
16:23:14 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:14 INFO  : Context for 'APU' is selected.
16:23:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:23:14 INFO  : 'ps7_init' command is executed.
16:23:14 INFO  : 'ps7_post_config' command is executed.
16:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : 'con' command is executed.
16:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:26:48 INFO  : Disconnected from the channel tcfchan#7.
16:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:48 INFO  : 'jtag frequency' command is executed.
16:26:48 INFO  : Context for 'APU' is selected.
16:26:48 INFO  : System reset is completed.
16:26:51 INFO  : 'after 3000' command is executed.
16:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:26:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:26:54 INFO  : Context for 'APU' is selected.
16:26:54 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:54 INFO  : Context for 'APU' is selected.
16:26:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:26:54 INFO  : 'ps7_init' command is executed.
16:26:54 INFO  : 'ps7_post_config' command is executed.
16:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:55 INFO  : 'con' command is executed.
16:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:29:19 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:29:27 INFO  : Disconnected from the channel tcfchan#8.
16:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:27 INFO  : 'jtag frequency' command is executed.
16:29:27 INFO  : Context for 'APU' is selected.
16:29:27 INFO  : System reset is completed.
16:29:30 INFO  : 'after 3000' command is executed.
16:29:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:29:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:29:33 INFO  : Context for 'APU' is selected.
16:29:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:29:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:33 INFO  : Context for 'APU' is selected.
16:29:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:29:33 INFO  : 'ps7_init' command is executed.
16:29:33 INFO  : 'ps7_post_config' command is executed.
16:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:34 INFO  : 'con' command is executed.
16:29:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:31:06 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:31:14 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:31:27 INFO  : Disconnected from the channel tcfchan#9.
16:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:27 INFO  : 'jtag frequency' command is executed.
16:31:27 INFO  : Context for 'APU' is selected.
16:31:27 INFO  : System reset is completed.
16:31:30 INFO  : 'after 3000' command is executed.
16:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:31:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:31:33 INFO  : Context for 'APU' is selected.
16:31:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:33 INFO  : Context for 'APU' is selected.
16:31:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:31:33 INFO  : 'ps7_init' command is executed.
16:31:33 INFO  : 'ps7_post_config' command is executed.
16:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:34 INFO  : 'con' command is executed.
16:31:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:33:43 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:34:57 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:35:07 INFO  : Disconnected from the channel tcfchan#12.
16:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:15 INFO  : 'jtag frequency' command is executed.
16:35:15 INFO  : Context for 'APU' is selected.
16:35:15 INFO  : System reset is completed.
16:35:18 INFO  : 'after 3000' command is executed.
16:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:35:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:35:21 INFO  : Context for 'APU' is selected.
16:35:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:21 INFO  : Context for 'APU' is selected.
16:35:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:35:21 INFO  : 'ps7_init' command is executed.
16:35:21 INFO  : 'ps7_post_config' command is executed.
16:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:22 INFO  : 'con' command is executed.
16:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:36:28 INFO  : Disconnected from the channel tcfchan#15.
16:36:31 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:51 INFO  : 'jtag frequency' command is executed.
16:36:51 INFO  : Context for 'APU' is selected.
16:36:51 INFO  : System reset is completed.
16:36:54 INFO  : 'after 3000' command is executed.
16:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:36:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:36:57 INFO  : Context for 'APU' is selected.
16:36:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:57 INFO  : Context for 'APU' is selected.
16:36:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:36:57 INFO  : 'ps7_init' command is executed.
16:36:57 INFO  : 'ps7_post_config' command is executed.
16:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:57 INFO  : 'con' command is executed.
16:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:41:00 INFO  : Disconnected from the channel tcfchan#17.
16:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:00 INFO  : 'jtag frequency' command is executed.
16:41:00 INFO  : Context for 'APU' is selected.
16:41:00 INFO  : System reset is completed.
16:41:03 INFO  : 'after 3000' command is executed.
16:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:41:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:41:06 INFO  : Context for 'APU' is selected.
16:41:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:41:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:06 INFO  : Context for 'APU' is selected.
16:41:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:41:06 INFO  : 'ps7_init' command is executed.
16:41:06 INFO  : 'ps7_post_config' command is executed.
16:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:07 INFO  : 'con' command is executed.
16:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:42:09 INFO  : Disconnected from the channel tcfchan#18.
16:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:09 INFO  : 'jtag frequency' command is executed.
16:42:09 INFO  : Context for 'APU' is selected.
16:42:09 INFO  : System reset is completed.
16:42:12 INFO  : 'after 3000' command is executed.
16:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:42:14 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
16:42:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
16:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:42:14 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
16:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:19 INFO  : 'jtag frequency' command is executed.
16:42:19 INFO  : Context for 'APU' is selected.
16:42:19 INFO  : System reset is completed.
16:42:22 INFO  : 'after 3000' command is executed.
16:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:42:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:42:25 INFO  : Context for 'APU' is selected.
16:42:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:25 INFO  : Context for 'APU' is selected.
16:42:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:42:25 INFO  : 'ps7_init' command is executed.
16:42:25 INFO  : 'ps7_post_config' command is executed.
16:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:25 INFO  : 'con' command is executed.
16:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:45:21 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:45:48 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:46:02 INFO  : Disconnected from the channel tcfchan#19.
16:46:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:02 INFO  : 'jtag frequency' command is executed.
16:46:02 INFO  : Context for 'APU' is selected.
16:46:02 INFO  : System reset is completed.
16:46:05 INFO  : 'after 3000' command is executed.
16:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:46:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:46:08 INFO  : Context for 'APU' is selected.
16:46:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:08 INFO  : Context for 'APU' is selected.
16:46:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:46:08 INFO  : 'ps7_init' command is executed.
16:46:08 INFO  : 'ps7_post_config' command is executed.
16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : 'con' command is executed.
16:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:47:36 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:47:44 INFO  : Disconnected from the channel tcfchan#22.
16:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:45 INFO  : 'jtag frequency' command is executed.
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : System reset is completed.
16:47:48 INFO  : 'after 3000' command is executed.
16:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:47:50 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:47:50 INFO  : Context for 'APU' is selected.
16:47:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:50 INFO  : Context for 'APU' is selected.
16:47:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:47:51 INFO  : 'ps7_init' command is executed.
16:47:51 INFO  : 'ps7_post_config' command is executed.
16:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:51 INFO  : 'con' command is executed.
16:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:48:37 INFO  : Disconnected from the channel tcfchan#24.
16:56:08 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:24 INFO  : 'jtag frequency' command is executed.
16:56:24 INFO  : Context for 'APU' is selected.
16:56:24 INFO  : System reset is completed.
16:56:27 INFO  : 'after 3000' command is executed.
16:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:56:30 INFO  : Context for 'APU' is selected.
16:56:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:30 INFO  : Context for 'APU' is selected.
16:56:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:56:30 INFO  : 'ps7_init' command is executed.
16:56:30 INFO  : 'ps7_post_config' command is executed.
16:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:31 INFO  : 'con' command is executed.
16:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
16:57:42 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
16:57:51 INFO  : Disconnected from the channel tcfchan#26.
16:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:51 INFO  : 'jtag frequency' command is executed.
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : System reset is completed.
16:57:54 INFO  : 'after 3000' command is executed.
16:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:57:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
16:57:56 INFO  : Context for 'APU' is selected.
16:57:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
16:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:57 INFO  : Context for 'APU' is selected.
16:57:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
16:57:57 INFO  : 'ps7_init' command is executed.
16:57:57 INFO  : 'ps7_post_config' command is executed.
16:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:57 INFO  : 'con' command is executed.
16:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:00:03 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:02:17 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:06:13 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:06:24 INFO  : Disconnected from the channel tcfchan#28.
17:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:24 INFO  : 'jtag frequency' command is executed.
17:06:24 INFO  : Context for 'APU' is selected.
17:06:24 INFO  : System reset is completed.
17:06:27 INFO  : 'after 3000' command is executed.
17:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:06:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:06:30 INFO  : Context for 'APU' is selected.
17:06:30 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:30 INFO  : Context for 'APU' is selected.
17:06:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:06:30 INFO  : 'ps7_init' command is executed.
17:06:30 INFO  : 'ps7_post_config' command is executed.
17:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:31 INFO  : 'con' command is executed.
17:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:26:07 INFO  : Hardware specification for platform project 'pr_led' is updated.
17:26:19 INFO  : Result from executing command 'getProjects': pr_led
17:26:19 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
17:26:33 INFO  : Disconnected from the channel tcfchan#32.
17:26:33 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:26:33 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
17:26:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
17:26:33 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:26:39 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
17:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:40 INFO  : 'jtag frequency' command is executed.
17:26:40 INFO  : Context for 'APU' is selected.
17:26:40 INFO  : System reset is completed.
17:26:43 INFO  : 'after 3000' command is executed.
17:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:26:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:26:45 INFO  : Context for 'APU' is selected.
17:26:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:45 INFO  : Context for 'APU' is selected.
17:26:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:26:46 INFO  : 'ps7_init' command is executed.
17:26:46 INFO  : 'ps7_post_config' command is executed.
17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:46 INFO  : 'con' command is executed.
17:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:29:09 INFO  : Disconnected from the channel tcfchan#34.
17:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:09 INFO  : 'jtag frequency' command is executed.
17:29:09 INFO  : Context for 'APU' is selected.
17:29:09 INFO  : System reset is completed.
17:29:12 INFO  : 'after 3000' command is executed.
17:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:29:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:29:15 INFO  : Context for 'APU' is selected.
17:29:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:15 INFO  : Context for 'APU' is selected.
17:29:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:29:15 INFO  : 'ps7_init' command is executed.
17:29:15 INFO  : 'ps7_post_config' command is executed.
17:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:16 INFO  : 'con' command is executed.
17:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:40:06 INFO  : Disconnected from the channel tcfchan#35.
17:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:06 INFO  : 'jtag frequency' command is executed.
17:40:06 INFO  : Context for 'APU' is selected.
17:40:06 INFO  : System reset is completed.
17:40:09 INFO  : 'after 3000' command is executed.
17:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:40:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:40:12 INFO  : Context for 'APU' is selected.
17:40:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:12 INFO  : Context for 'APU' is selected.
17:40:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:40:12 INFO  : 'ps7_init' command is executed.
17:40:12 INFO  : 'ps7_post_config' command is executed.
17:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:12 INFO  : 'con' command is executed.
17:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:40:33 INFO  : Disconnected from the channel tcfchan#36.
17:40:37 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
17:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:46 INFO  : 'jtag frequency' command is executed.
17:40:46 INFO  : Context for 'APU' is selected.
17:40:46 INFO  : System reset is completed.
17:40:49 INFO  : 'after 3000' command is executed.
17:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:40:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
17:40:52 INFO  : Context for 'APU' is selected.
17:40:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
17:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:52 INFO  : Context for 'APU' is selected.
17:40:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
17:40:52 INFO  : 'ps7_init' command is executed.
17:40:52 INFO  : 'ps7_post_config' command is executed.
17:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:52 INFO  : 'con' command is executed.
17:40:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
17:41:20 INFO  : Disconnected from the channel tcfchan#38.
19:02:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
19:02:42 INFO  : XSCT server has started successfully.
19:02:42 INFO  : Successfully done setting XSCT server connection channel  
19:02:42 INFO  : Successfully done setting workspace for the tool. 
19:02:42 INFO  : plnx-install-location is set to ''
19:02:45 INFO  : Platform repository initialization has completed.
19:02:45 INFO  : Registering command handlers for Vitis TCF services
19:02:47 INFO  : Successfully done query RDI_DATADIR 
19:03:25 INFO  : Hardware specification for platform project 'pr_led' is updated.
19:05:15 INFO  : Result from executing command 'getProjects': pr_led
19:05:15 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:05:24 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:41 INFO  : 'jtag frequency' command is executed.
19:05:41 INFO  : Context for 'APU' is selected.
19:05:41 INFO  : System reset is completed.
19:05:44 INFO  : 'after 3000' command is executed.
19:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:05:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:05:48 INFO  : Context for 'APU' is selected.
19:05:48 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:48 INFO  : Context for 'APU' is selected.
19:05:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:05:48 INFO  : 'ps7_init' command is executed.
19:05:48 INFO  : 'ps7_post_config' command is executed.
19:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:49 INFO  : 'con' command is executed.
19:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:05:56 INFO  : Disconnected from the channel tcfchan#3.
19:14:54 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:06 INFO  : 'jtag frequency' command is executed.
19:15:06 INFO  : Context for 'APU' is selected.
19:15:06 INFO  : System reset is completed.
19:15:09 INFO  : 'after 3000' command is executed.
19:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:15:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:15:11 INFO  : Context for 'APU' is selected.
19:15:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:11 INFO  : Context for 'APU' is selected.
19:15:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:15:12 INFO  : 'ps7_init' command is executed.
19:15:12 INFO  : 'ps7_post_config' command is executed.
19:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:12 INFO  : 'con' command is executed.
19:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:15:19 INFO  : Disconnected from the channel tcfchan#5.
19:16:44 INFO  : Hardware specification for platform project 'pr_led' is updated.
19:17:09 INFO  : Result from executing command 'getProjects': pr_led
19:17:09 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:18:25 INFO  : Result from executing command 'getProjects': pr_led
19:18:25 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
19:18:25 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:18:25 INFO  : Updating application flags with new BSP settings...
19:18:25 INFO  : Successfully updated application flags for project pr_led_sw.
19:18:26 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:18:26 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
19:18:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
19:18:26 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:18:32 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
19:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:43 INFO  : 'jtag frequency' command is executed.
19:18:43 INFO  : Context for 'APU' is selected.
19:18:44 INFO  : System reset is completed.
19:18:47 INFO  : 'after 3000' command is executed.
19:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:18:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:18:49 INFO  : Context for 'APU' is selected.
19:18:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:49 INFO  : Context for 'APU' is selected.
19:18:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:18:49 INFO  : 'ps7_init' command is executed.
19:18:49 INFO  : 'ps7_post_config' command is executed.
19:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:50 INFO  : 'con' command is executed.
19:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:19:07 INFO  : Disconnected from the channel tcfchan#9.
19:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:23 INFO  : 'jtag frequency' command is executed.
19:19:23 INFO  : Context for 'APU' is selected.
19:19:23 INFO  : System reset is completed.
19:19:26 INFO  : 'after 3000' command is executed.
19:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:19:28 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:19:28 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:19:28 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:19:32 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:41 INFO  : 'jtag frequency' command is executed.
19:19:41 INFO  : Context for 'APU' is selected.
19:19:41 INFO  : System reset is completed.
19:19:44 INFO  : 'after 3000' command is executed.
19:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:19:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:19:47 INFO  : Context for 'APU' is selected.
19:19:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:47 INFO  : Context for 'APU' is selected.
19:19:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:19:47 INFO  : 'ps7_init' command is executed.
19:19:47 INFO  : 'ps7_post_config' command is executed.
19:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:47 INFO  : 'con' command is executed.
19:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:20:53 INFO  : Disconnected from the channel tcfchan#10.
19:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:53 INFO  : 'jtag frequency' command is executed.
19:20:53 INFO  : Context for 'APU' is selected.
19:20:53 INFO  : System reset is completed.
19:20:56 INFO  : 'after 3000' command is executed.
19:20:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:20:59 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:20:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:20:59 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:21:04 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:18 INFO  : 'jtag frequency' command is executed.
19:21:18 INFO  : Context for 'APU' is selected.
19:21:18 INFO  : System reset is completed.
19:21:21 INFO  : 'after 3000' command is executed.
19:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:21:23 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:21:23 INFO  : Context for 'APU' is selected.
19:21:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:24 INFO  : Context for 'APU' is selected.
19:21:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:21:24 INFO  : 'ps7_init' command is executed.
19:21:24 INFO  : 'ps7_post_config' command is executed.
19:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:24 INFO  : 'con' command is executed.
19:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:21:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:22:19 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:22:30 INFO  : Disconnected from the channel tcfchan#12.
19:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:30 INFO  : 'jtag frequency' command is executed.
19:22:30 INFO  : Context for 'APU' is selected.
19:22:30 INFO  : System reset is completed.
19:22:33 INFO  : 'after 3000' command is executed.
19:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:22:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:36 INFO  : Context for 'APU' is selected.
19:22:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:22:36 INFO  : 'ps7_init' command is executed.
19:22:36 INFO  : 'ps7_post_config' command is executed.
19:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:36 INFO  : 'con' command is executed.
19:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:23:20 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:23:35 INFO  : Disconnected from the channel tcfchan#15.
19:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:35 INFO  : 'jtag frequency' command is executed.
19:23:35 INFO  : Context for 'APU' is selected.
19:23:35 INFO  : System reset is completed.
19:23:38 INFO  : 'after 3000' command is executed.
19:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:23:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:23:41 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:41 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:23:41 INFO  : 'ps7_init' command is executed.
19:23:41 INFO  : 'ps7_post_config' command is executed.
19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:41 INFO  : 'con' command is executed.
19:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:24:08 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:24:27 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:24:44 INFO  : Disconnected from the channel tcfchan#17.
19:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:44 INFO  : 'jtag frequency' command is executed.
19:24:44 INFO  : Context for 'APU' is selected.
19:24:44 INFO  : System reset is completed.
19:24:47 INFO  : 'after 3000' command is executed.
19:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:24:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:24:49 INFO  : Context for 'APU' is selected.
19:24:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:49 INFO  : Context for 'APU' is selected.
19:24:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:24:50 INFO  : 'ps7_init' command is executed.
19:24:50 INFO  : 'ps7_post_config' command is executed.
19:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:50 INFO  : 'con' command is executed.
19:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:35:22 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:35:36 INFO  : Disconnected from the channel tcfchan#20.
19:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:36 INFO  : 'jtag frequency' command is executed.
19:35:36 INFO  : Context for 'APU' is selected.
19:35:36 INFO  : System reset is completed.
19:35:39 INFO  : 'after 3000' command is executed.
19:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:35:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:35:42 INFO  : Context for 'APU' is selected.
19:35:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:42 INFO  : Context for 'APU' is selected.
19:35:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:35:42 INFO  : 'ps7_init' command is executed.
19:35:42 INFO  : 'ps7_post_config' command is executed.
19:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:42 INFO  : 'con' command is executed.
19:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:37:03 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:37:13 INFO  : Disconnected from the channel tcfchan#22.
19:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:37:14 INFO  : 'jtag frequency' command is executed.
19:37:14 INFO  : Context for 'APU' is selected.
19:37:14 INFO  : System reset is completed.
19:37:17 INFO  : 'after 3000' command is executed.
19:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:37:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:37:19 INFO  : Context for 'APU' is selected.
19:37:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:19 INFO  : Context for 'APU' is selected.
19:37:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:37:20 INFO  : 'ps7_init' command is executed.
19:37:20 INFO  : 'ps7_post_config' command is executed.
19:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:20 INFO  : 'con' command is executed.
19:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:38:00 INFO  : Disconnected from the channel tcfchan#24.
19:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:22 INFO  : 'jtag frequency' command is executed.
19:38:22 INFO  : Context for 'APU' is selected.
19:38:22 INFO  : System reset is completed.
19:38:25 INFO  : 'after 3000' command is executed.
19:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:38:27 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:38:27 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:38:27 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit' is cancelled.
19:38:33 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:38:48 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:57 INFO  : 'jtag frequency' command is executed.
19:38:57 INFO  : Context for 'APU' is selected.
19:38:57 INFO  : System reset is completed.
19:39:00 INFO  : 'after 3000' command is executed.
19:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:39:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:39:02 INFO  : Context for 'APU' is selected.
19:39:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:02 INFO  : Context for 'APU' is selected.
19:39:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:39:03 INFO  : 'ps7_init' command is executed.
19:39:03 INFO  : 'ps7_post_config' command is executed.
19:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:03 INFO  : 'con' command is executed.
19:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:42:12 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:42:21 INFO  : Disconnected from the channel tcfchan#25.
19:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:21 INFO  : 'jtag frequency' command is executed.
19:42:21 INFO  : Context for 'APU' is selected.
19:42:21 INFO  : System reset is completed.
19:42:24 INFO  : 'after 3000' command is executed.
19:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:42:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:42:27 INFO  : Context for 'APU' is selected.
19:42:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:27 INFO  : Context for 'APU' is selected.
19:42:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:42:27 INFO  : 'ps7_init' command is executed.
19:42:27 INFO  : 'ps7_post_config' command is executed.
19:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:28 INFO  : 'con' command is executed.
19:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:43:16 INFO  : Disconnected from the channel tcfchan#29.
19:43:19 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:43:38 INFO  : 'jtag frequency' command is executed.
19:43:38 INFO  : Context for 'APU' is selected.
19:43:38 INFO  : System reset is completed.
19:43:41 INFO  : 'after 3000' command is executed.
19:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:43:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:43:43 INFO  : Context for 'APU' is selected.
19:43:43 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:43 INFO  : Context for 'APU' is selected.
19:43:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:43:44 INFO  : 'ps7_init' command is executed.
19:43:44 INFO  : 'ps7_post_config' command is executed.
19:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:44 INFO  : 'con' command is executed.
19:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:49:25 INFO  : Disconnected from the channel tcfchan#31.
19:49:38 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
19:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:45 INFO  : 'jtag frequency' command is executed.
19:49:45 INFO  : Context for 'APU' is selected.
19:49:45 INFO  : System reset is completed.
19:49:48 INFO  : 'after 3000' command is executed.
19:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:49:50 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
19:49:51 INFO  : Context for 'APU' is selected.
19:49:51 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
19:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:51 INFO  : Context for 'APU' is selected.
19:49:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
19:49:51 INFO  : 'ps7_init' command is executed.
19:49:51 INFO  : 'ps7_post_config' command is executed.
19:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:51 INFO  : 'con' command is executed.
19:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
19:50:46 INFO  : Disconnected from the channel tcfchan#33.
19:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:48 INFO  : 'jtag frequency' command is executed.
19:50:48 INFO  : Context for 'APU' is selected.
19:51:40 ERROR : 'rst -system' is cancelled.
19:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:51:40 ERROR : 'rst -system' is cancelled.
19:51:43 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:51:43 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:52:03 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:52:03 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:52:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:52:35 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:54:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
19:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:51:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
21:51:13 INFO  : XSCT server has started successfully.
21:51:13 INFO  : plnx-install-location is set to ''
21:51:13 INFO  : Successfully done setting XSCT server connection channel  
21:51:13 INFO  : Successfully done setting workspace for the tool. 
21:51:17 INFO  : Platform repository initialization has completed.
21:51:17 INFO  : Registering command handlers for Vitis TCF services
21:51:19 INFO  : Successfully done query RDI_DATADIR 
21:52:13 INFO  : Hardware specification for platform project 'pr_led' is updated.
21:52:41 INFO  : Result from executing command 'getProjects': pr_led
21:52:41 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
21:52:56 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
21:52:56 INFO  : Updating application flags with new BSP settings...
21:52:56 INFO  : Successfully updated application flags for project pr_led_sw.
21:52:58 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:52:58 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
21:52:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
21:52:58 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:53:02 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
21:55:21 INFO  : Checking for BSP changes to sync application flags for project 'dma_test_w_dfx'...
21:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:49 INFO  : 'jtag frequency' command is executed.
21:55:50 INFO  : Context for 'APU' is selected.
21:55:50 INFO  : System reset is completed.
21:55:53 INFO  : 'after 3000' command is executed.
21:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:55:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/bitstream/top.bit"
21:55:56 INFO  : Context for 'APU' is selected.
21:55:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
21:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:56 INFO  : Context for 'APU' is selected.
21:55:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/psinit/ps7_init.tcl' is done.
21:55:56 INFO  : 'ps7_init' command is executed.
21:55:56 INFO  : 'ps7_post_config' command is executed.
21:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/Debug/dma_test_w_dfx.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/Debug/dma_test_w_dfx.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:57 INFO  : 'con' command is executed.
21:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test_w_dfx_system_standalone.tcl'
21:56:19 INFO  : Disconnected from the channel tcfchan#4.
22:02:29 INFO  : Checking for BSP changes to sync application flags for project 'dma_test_w_dfx'...
22:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:41 INFO  : 'jtag frequency' command is executed.
22:02:41 INFO  : Context for 'APU' is selected.
22:02:41 INFO  : System reset is completed.
22:02:44 INFO  : 'after 3000' command is executed.
22:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:02:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/bitstream/top.bit"
22:02:47 INFO  : Context for 'APU' is selected.
22:02:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
22:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:47 INFO  : Context for 'APU' is selected.
22:02:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/psinit/ps7_init.tcl' is done.
22:02:47 INFO  : 'ps7_init' command is executed.
22:02:47 INFO  : 'ps7_post_config' command is executed.
22:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/Debug/dma_test_w_dfx.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/dma_test_w_dfx/Debug/dma_test_w_dfx.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:47 INFO  : 'con' command is executed.
22:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test_w_dfx_system_standalone.tcl'
22:03:34 INFO  : Disconnected from the channel tcfchan#6.
