// Seed: 1437938049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_11 = 0;
  input wire id_2;
  input wire id_1;
  wire id_5 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd73,
    parameter id_9 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout reg id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_6
  );
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_2 = id_6 != 1;
  always @(posedge -1) begin : LABEL_0
    if (+1) deassign {id_5, id_5 == 1, id_5};
    else id_7 <= 1'b0;
  end
  wire [id_4 : (  -1  )] id_8 = id_4;
  logic _id_9;
  assign id_5[id_4] = id_3;
  supply1 id_10 = -1 == id_1;
  always @(-1 or posedge id_8) begin : LABEL_1
    disable id_11;
  end
  final $clog2(14);
  ;
  struct packed {
    logic [-1 : id_9] id_12;
    logic [-1 : 1  !=  id_4] id_13;
  } id_14;
endmodule
