{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530781631590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530781631590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 12:07:11 2018 " "Processing started: Thu Jul 05 12:07:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530781631590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530781631590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram -c sram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530781631591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530781632120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530781632186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530781632186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(25) " "Verilog HDL warning at sram.v(25): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530781632189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(85) " "Verilog HDL warning at sram.v(85): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530781632190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(86) " "Verilog HDL warning at sram.v(86): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530781632190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530781632190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530781632190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.v 1 1 " "Found 1 design units, including 1 entities, in source file segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/segments.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530781632191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530781632191 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "interfata.v(101) " "Verilog HDL syntax warning at interfata.v(101): extra block comment delimiter characters /* within block comment" {  } { { "interfata.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/interfata.v" 101 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1530781632191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfata.v 1 1 " "Found 1 design units, including 1 entities, in source file interfata.v" { { "Info" "ISGN_ENTITY_NAME" "1 interfata " "Found entity 1: interfata" {  } { { "interfata.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/interfata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530781632195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test.v(54) " "Verilog HDL Implicit Net warning at test.v(54): created implicit net for \"reset\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enable test.v(55) " "Verilog HDL Implicit Net warning at test.v(55): created implicit net for \"write_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_enable test.v(56) " "Verilog HDL Implicit Net warning at test.v(56): created implicit net for \"output_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chip_enable test.v(57) " "Verilog HDL Implicit Net warning at test.v(57): created implicit net for \"chip_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lower_byte_ctrl test.v(58) " "Verilog HDL Implicit Net warning at test.v(58): created implicit net for \"lower_byte_ctrl\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper_byte_control test.v(59) " "Verilog HDL Implicit Net warning at test.v(59): created implicit net for \"upper_byte_control\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/test.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781632196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530781632230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments segments:afisaj_adresa " "Elaborating entity \"segments\" for hierarchy \"segments:afisaj_adresa\"" {  } { { "sram.v" "afisaj_adresa" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530781632281 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out segments.v(33) " "Verilog HDL Always Construct warning at segments.v(33): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "segments.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/segments.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530781632281 "|sram|segments:afisaj_adresa"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530781632670 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_to_display\[0\] segments:afisaj_date\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_to_display\[0\]\" to the node \"segments:afisaj_date\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_to_display\[1\] segments:afisaj_date\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_to_display\[1\]\" to the node \"segments:afisaj_date\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_to_display\[2\] segments:afisaj_date\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_to_display\[2\]\" to the node \"segments:afisaj_date\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_to_display\[3\] segments:afisaj_date\|WideOr6 " "Converted the fan-out from the tri-state buffer \"data_to_display\[3\]\" to the node \"segments:afisaj_date\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_to_display\[0\] segments:afisaj_adresa\|WideOr6 " "Converted the fan-out from the tri-state buffer \"address_to_display\[0\]\" to the node \"segments:afisaj_adresa\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_to_display\[1\] segments:afisaj_adresa\|WideOr6 " "Converted the fan-out from the tri-state buffer \"address_to_display\[1\]\" to the node \"segments:afisaj_adresa\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_to_display\[2\] segments:afisaj_adresa\|WideOr6 " "Converted the fan-out from the tri-state buffer \"address_to_display\[2\]\" to the node \"segments:afisaj_adresa\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_to_display\[3\] segments:afisaj_adresa\|WideOr6 " "Converted the fan-out from the tri-state buffer \"address_to_display\[3\]\" to the node \"segments:afisaj_adresa\|WideOr6\" into an OR gate" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530781632690 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530781632690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lower_byte_ctrl GND " "Pin \"lower_byte_ctrl\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|lower_byte_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "upper_byte_ctrl GND " "Pin \"upper_byte_ctrl\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|upper_byte_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530781632729 "|sram|sram_addr[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530781632729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/output_files/sram.map.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/output_files/sram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530781632873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530781633014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781633014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530781633059 "|sram|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530781633059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530781633059 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530781633059 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1530781633059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530781633059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530781633059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530781633082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 12:07:13 2018 " "Processing ended: Thu Jul 05 12:07:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530781633082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530781633082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530781633082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530781633082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530781634490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530781634490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 12:07:13 2018 " "Processing started: Thu Jul 05 12:07:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530781634490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530781634490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530781634500 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530781634604 ""}
{ "Info" "0" "" "Project  = sram" {  } {  } 0 0 "Project  = sram" 0 0 "Fitter" 0 0 1530781634606 ""}
{ "Info" "0" "" "Revision = sram" {  } {  } 0 0 "Revision = sram" 0 0 "Fitter" 0 0 1530781634606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530781634716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sram EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"sram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530781634727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530781634777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530781634778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530781634857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530781634867 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530781635490 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530781635490 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530781635490 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530781635490 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530781635491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530781635491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530781635491 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530781635491 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 99 " "No exact pin location assignment(s) for 37 pins of 99 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[0\] " "Pin address_to_display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[0] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[1\] " "Pin address_to_display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[1] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[2\] " "Pin address_to_display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[2] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[3\] " "Pin address_to_display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[3] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[4\] " "Pin address_to_display\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[4] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[5\] " "Pin address_to_display\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[5] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[6\] " "Pin address_to_display\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[6] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[7\] " "Pin address_to_display\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[7] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[8\] " "Pin address_to_display\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[8] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[9\] " "Pin address_to_display\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[9] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[10\] " "Pin address_to_display\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[10] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[11\] " "Pin address_to_display\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[11] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[12\] " "Pin address_to_display\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[12] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[13\] " "Pin address_to_display\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[13] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[14\] " "Pin address_to_display\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[14] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[15\] " "Pin address_to_display\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[15] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[16\] " "Pin address_to_display\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[16] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_to_display\[17\] " "Pin address_to_display\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address_to_display[17] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_to_display[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[0\] " "Pin data_to_display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[0] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[1\] " "Pin data_to_display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[1] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[2\] " "Pin data_to_display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[2] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[3\] " "Pin data_to_display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[3] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[4\] " "Pin data_to_display\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[4] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[5\] " "Pin data_to_display\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[5] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[6\] " "Pin data_to_display\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[6] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[7\] " "Pin data_to_display\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[7] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[8\] " "Pin data_to_display\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[8] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[9\] " "Pin data_to_display\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[9] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[10\] " "Pin data_to_display\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[10] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[11\] " "Pin data_to_display\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[11] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[12\] " "Pin data_to_display\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[12] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[13\] " "Pin data_to_display\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[13] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[14\] " "Pin data_to_display\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[14] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_to_display\[15\] " "Pin data_to_display\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_to_display[15] } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_to_display[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_enable " "Pin output_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_enable } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chip_enable " "Pin chip_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { chip_enable } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chip_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530781635603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530781635603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram.sdc " "Synopsys Design Constraints File file not found: 'sram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530781635791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530781635791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530781635794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530781635797 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/sram.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530781635797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530781635880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530781635880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530781635884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530781635885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530781635885 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530781635885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530781635885 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530781635885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530781635886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530781635886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530781635886 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 1 36 0 " "Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 1 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530781635898 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530781635898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530781635898 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 38 5 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530781635902 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530781635902 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530781635902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530781635941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530781637731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530781637816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530781637828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530781638390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530781638391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530781638463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530781639530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530781639530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530781639623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530781639625 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1530781639625 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530781639625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530781639632 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530781639637 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "87 " "Found 87 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[0\] 0 " "Pin \"address_to_display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[1\] 0 " "Pin \"address_to_display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[2\] 0 " "Pin \"address_to_display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[3\] 0 " "Pin \"address_to_display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[4\] 0 " "Pin \"address_to_display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[5\] 0 " "Pin \"address_to_display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[6\] 0 " "Pin \"address_to_display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[7\] 0 " "Pin \"address_to_display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[8\] 0 " "Pin \"address_to_display\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[9\] 0 " "Pin \"address_to_display\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[10\] 0 " "Pin \"address_to_display\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[11\] 0 " "Pin \"address_to_display\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[12\] 0 " "Pin \"address_to_display\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[13\] 0 " "Pin \"address_to_display\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[14\] 0 " "Pin \"address_to_display\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[15\] 0 " "Pin \"address_to_display\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[16\] 0 " "Pin \"address_to_display\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_to_display\[17\] 0 " "Pin \"address_to_display\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[0\] 0 " "Pin \"data_to_display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[1\] 0 " "Pin \"data_to_display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[2\] 0 " "Pin \"data_to_display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[3\] 0 " "Pin \"data_to_display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[4\] 0 " "Pin \"data_to_display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[5\] 0 " "Pin \"data_to_display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[6\] 0 " "Pin \"data_to_display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[7\] 0 " "Pin \"data_to_display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[8\] 0 " "Pin \"data_to_display\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[9\] 0 " "Pin \"data_to_display\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[10\] 0 " "Pin \"data_to_display\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[11\] 0 " "Pin \"data_to_display\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[12\] 0 " "Pin \"data_to_display\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[13\] 0 " "Pin \"data_to_display\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[14\] 0 " "Pin \"data_to_display\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_to_display\[15\] 0 " "Pin \"data_to_display\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[0\] 0 " "Pin \"sram_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[1\] 0 " "Pin \"sram_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[2\] 0 " "Pin \"sram_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[3\] 0 " "Pin \"sram_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[4\] 0 " "Pin \"sram_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[5\] 0 " "Pin \"sram_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[6\] 0 " "Pin \"sram_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[7\] 0 " "Pin \"sram_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[8\] 0 " "Pin \"sram_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[9\] 0 " "Pin \"sram_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[10\] 0 " "Pin \"sram_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[11\] 0 " "Pin \"sram_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[12\] 0 " "Pin \"sram_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[13\] 0 " "Pin \"sram_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[14\] 0 " "Pin \"sram_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_data\[15\] 0 " "Pin \"sram_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_enable 0 " "Pin \"write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_enable 0 " "Pin \"output_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chip_enable 0 " "Pin \"chip_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lower_byte_ctrl 0 " "Pin \"lower_byte_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upper_byte_ctrl 0 " "Pin \"upper_byte_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[0\] 0 " "Pin \"sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[1\] 0 " "Pin \"sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[2\] 0 " "Pin \"sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[3\] 0 " "Pin \"sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[4\] 0 " "Pin \"sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[5\] 0 " "Pin \"sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[6\] 0 " "Pin \"sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[7\] 0 " "Pin \"sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[8\] 0 " "Pin \"sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[9\] 0 " "Pin \"sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[10\] 0 " "Pin \"sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[11\] 0 " "Pin \"sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[12\] 0 " "Pin \"sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[13\] 0 " "Pin \"sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[14\] 0 " "Pin \"sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[15\] 0 " "Pin \"sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[16\] 0 " "Pin \"sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[17\] 0 " "Pin \"sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[0\] 0 " "Pin \"data_out_7_segm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[1\] 0 " "Pin \"data_out_7_segm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[2\] 0 " "Pin \"data_out_7_segm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[3\] 0 " "Pin \"data_out_7_segm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[4\] 0 " "Pin \"data_out_7_segm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[5\] 0 " "Pin \"data_out_7_segm\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out_7_segm\[6\] 0 " "Pin \"data_out_7_segm\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[0\] 0 " "Pin \"address_7_segm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[1\] 0 " "Pin \"address_7_segm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[2\] 0 " "Pin \"address_7_segm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[3\] 0 " "Pin \"address_7_segm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[4\] 0 " "Pin \"address_7_segm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[5\] 0 " "Pin \"address_7_segm\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_7_segm\[6\] 0 " "Pin \"address_7_segm\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1530781639645 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1530781639645 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530781639825 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530781639835 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530781640008 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530781640319 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1530781640444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/output_files/sram.fit.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/output_files/sram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530781640557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530781640719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 12:07:20 2018 " "Processing ended: Thu Jul 05 12:07:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530781640719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530781640719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530781640719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530781640719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530781641931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530781641931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 12:07:21 2018 " "Processing started: Thu Jul 05 12:07:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530781641931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530781641931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sram -c sram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530781641931 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530781643366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530781643423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530781644131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 12:07:24 2018 " "Processing ended: Thu Jul 05 12:07:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530781644131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530781644131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530781644131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530781644131 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530781644853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530781645581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530781645581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 12:07:25 2018 " "Processing started: Thu Jul 05 12:07:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530781645581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530781645581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sram -c sram " "Command: quartus_sta sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530781645585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530781645704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530781645896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530781645965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530781645965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sram.sdc " "Synopsys Design Constraints File file not found: 'sram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530781646074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530781646076 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646077 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646077 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530781646079 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1530781646090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.307 " "Worst-case setup slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 clock  " "    0.307         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530781646104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530781646107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530781646107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -5.297 clock  " "   -1.631        -5.297 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646110 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530781646144 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1530781646144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.665 " "Worst-case setup slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 clock  " "    0.665         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530781646173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530781646173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530781646173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -4.380 clock  " "   -1.380        -4.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530781646190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530781646190 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1530781646224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530781646262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530781646262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530781646328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 12:07:26 2018 " "Processing ended: Thu Jul 05 12:07:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530781646328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530781646328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530781646328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530781646328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530781647524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530781647524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 12:07:27 2018 " "Processing started: Thu Jul 05 12:07:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530781647524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530781647524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sram -c sram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sram -c sram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530781647535 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "sram.vo\", \"sram_fast.vo sram_v.sdo sram_v_fast.sdo E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/simulation/modelsim/ simulation " "Generated files \"sram.vo\", \"sram_fast.vo\", \"sram_v.sdo\" and \"sram_v_fast.sdo\" in directory \"E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/sram-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1530781648040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530781648077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 12:07:28 2018 " "Processing ended: Thu Jul 05 12:07:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530781648077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530781648077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530781648077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530781648077 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530781648751 ""}
