# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\CYC1000\ReVerSE-U16-master\u16_rk86\u16_rk86.csv
# Generated on: Tue Jan 12 08:36:20 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK_50MHZ,Input,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,,
DN,Output,,,,PIN_C9,,,,,,
DP,Output,,,,PIN_D9,,,,,,
DRAM_A[12],Output,PIN_A2,8,B8_N0,PIN_B14,,,,,,
DRAM_A[11],Output,PIN_E8,8,B8_N0,PIN_G15,,,,,,
DRAM_A[10],Output,PIN_A5,8,B8_N0,PIN_F9,,,,,,
DRAM_A[9],Output,PIN_D8,8,B8_N0,PIN_R13,,,,,,
DRAM_A[8],Output,PIN_D6,8,B8_N0,PIN_N3,,,,,,
DRAM_A[7],Output,PIN_E7,8,B8_N0,PIN_B11,,,,,,
DRAM_A[6],Output,PIN_E6,8,B8_N0,PIN_B12,,,,,,
DRAM_A[5],Output,PIN_D3,8,B8_N0,PIN_E11,,,,,,
DRAM_A[4],Output,PIN_C3,8,B8_N0,PIN_C11,,,,,,
DRAM_A[3],Output,PIN_B3,8,B8_N0,PIN_A15,,,,,,
DRAM_A[2],Output,PIN_B4,8,B8_N0,PIN_A10,,,,,,
DRAM_A[1],Output,PIN_B5,8,B8_N0,PIN_A11,,,,,,
DRAM_A[0],Output,PIN_A3,8,B8_N0,PIN_B10,,,,,,
DRAM_BA[1],Output,PIN_B6,8,B8_N0,PIN_K16,,,,,,
DRAM_BA[0],Output,PIN_A4,8,B8_N0,PIN_P11,,,,,,
DRAM_CLK,Output,PIN_B14,7,B7_N0,PIN_R4,,,,,,
DRAM_DQ[15],Bidir,PIN_A14,7,B7_N0,PIN_M10,,,,,,
DRAM_DQ[14],Bidir,PIN_C14,7,B7_N0,PIN_A13,,,,,,
DRAM_DQ[13],Bidir,PIN_f9,7,B7_N0,PIN_F16,,,,,,
DRAM_DQ[12],Bidir,PIN_D14,7,B7_N0,PIN_G16,,,,,,
DRAM_DQ[11],Bidir,PIN_E9,7,B7_N0,PIN_N11,,,,,,
DRAM_DQ[10],Bidir,PIN_A15,7,B7_N0,PIN_F13,,,,,,
DRAM_DQ[9],Bidir,PIN_E11,7,B7_N0,PIN_E10,,,,,,
DRAM_DQ[8],Bidir,PIN_D11,7,B7_N0,PIN_D16,,,,,,
DRAM_DQ[7],Bidir,PIN_C9,7,B7_N0,PIN_B6,,,,,,
DRAM_DQ[6],Bidir,PIN_B12,7,B7_N0,PIN_A14,,,,,,
DRAM_DQ[5],Bidir,PIN_D9,7,B7_N0,PIN_D8,,,,,,
DRAM_DQ[4],Bidir,PIN_A12,7,B7_N0,PIN_C6,,,,,,
DRAM_DQ[3],Bidir,PIN_A11,7,B7_N0,PIN_A7,,,,,,
DRAM_DQ[2],Bidir,PIN_B11,7,B7_N0,PIN_A6,,,,,,
DRAM_DQ[1],Bidir,PIN_A10,7,B7_N0,PIN_B7,,,,,,
DRAM_DQ[0],Bidir,PIN_B10,7,B7_N0,PIN_F8,,,,,,
DRAM_DQMH,Output,PIN_D12,7,B7_N0,PIN_T13,,,,,,
DRAM_DQML,Output,PIN_B13,7,B7_N0,PIN_T12,,,,,,
DRAM_NCAS,Output,PIN_C8,8,B8_N0,PIN_E8,,,,,,
DRAM_NRAS,Output,PIN_B7,8,B8_N0,PIN_E9,,,,,,
DRAM_NWE,Output,PIN_A7,8,B8_N0,PIN_C8,,,,,,
HDMI[7],Output,PIN_L15,5,B5_N0,PIN_L15,3.3-V LVTTL,,,,,
HDMI[6],Output,PIN_L16,5,B5_N0,PIN_L16,3.3-V LVTTL,,,,,
HDMI[5],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,
HDMI[4],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,
HDMI[3],Output,PIN_J2,2,B2_N0,PIN_J2,3.3-V LVTTL,,,,,
HDMI[2],Output,PIN_J1,2,B2_N0,PIN_J1,3.3-V LVTTL,,,,,
HDMI[1],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,,
HDMI[0],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,
SD_CLK,Output,PIN_T13,4,B4_N0,PIN_E7,,,,,,
SD_NCS,Output,PIN_R12,4,B4_N0,PIN_A5,,,,,,
SD_SI,Output,PIN_T14,4,B4_N0,PIN_E6,,,,,,
SD_SO,Input,PIN_R13,4,B4_N0,PIN_T9,,,,,,
USB_IO1,Input,,,,PIN_R9,,,,,,
USB_NRESET,Input,,,,PIN_L2,,,,,,
USB_TX,Input,,,,PIN_G2,,,,,,
DCLK,Unknown,,,,,,,,,,
