//
// Verilog Module mopshub_lib.debug_uart_baudrategen
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 10:27:10 11/07/22
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module debug_uart_baudrategen ;


// ### Please start your Verilog code here ### 

endmodule
