<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PEPE-8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ArithmeticLogicUnit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Gestor_de_Perifericos_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_R_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_de_Dados_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registo_de_Flags_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rom_de_descodificacao_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="banco_de_registos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="banco_de_registos_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="is_zero.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="is_zero.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="is_zero.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="is_zero.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="is_zero.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="is_zero.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="is_zero.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="is_zero.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="is_zero_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="is_zero_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="test.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1617477310" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1617477310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652904" xil_pn:in_ck="1196920918322807032" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1617652903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Gestor_de_Perifericos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Registo_de_Flags.vhd"/>
      <outfile xil_pn:name="Rom_de_descodificacao.vhd"/>
      <outfile xil_pn:name="banco_de_registos.vhd"/>
      <outfile xil_pn:name="is_zero.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="test_test_bench.vhd"/>
      <outfile xil_pn:name="test_test_bench2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1617481434" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2391122334351824670" xil_pn:start_ts="1617481434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1617481436" xil_pn:in_ck="115559447997614" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7834297025371323964" xil_pn:start_ts="1617481434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1617477313" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4030382181931637075" xil_pn:start_ts="1617477313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1617481412" xil_pn:in_ck="9199305135019150557" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1617481412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Gestor_de_Perifericos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registo_de_Flags.vhd"/>
      <outfile xil_pn:name="Rom_de_descodificacao.vhd"/>
      <outfile xil_pn:name="banco_de_registos.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="test_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1617481441" xil_pn:in_ck="9199305135019150557" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4523954109047596062" xil_pn:start_ts="1617481436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_test_bench_beh.prj"/>
      <outfile xil_pn:name="test_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1617481441" xil_pn:in_ck="2016700554251646949" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7528352617801384507" xil_pn:start_ts="1617481441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1617652924" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1617652924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:in_ck="115559447997614" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9057753823001910502" xil_pn:start_ts="1617652924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-611972337517079474" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5799685429184917256" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652927" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7884660947999587032" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617652957" xil_pn:in_ck="2700707436854622506" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7553535502448002059" xil_pn:start_ts="1617652927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="is_zero.lso"/>
      <outfile xil_pn:name="is_zero.ngc"/>
      <outfile xil_pn:name="is_zero.ngr"/>
      <outfile xil_pn:name="is_zero.prj"/>
      <outfile xil_pn:name="is_zero.stx"/>
      <outfile xil_pn:name="is_zero.syr"/>
      <outfile xil_pn:name="is_zero.xst"/>
      <outfile xil_pn:name="is_zero_stx_beh.prj"/>
      <outfile xil_pn:name="is_zero_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
