

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label6'
================================================================
* Date:           Fri Oct 14 18:01:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.383 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.468 us|  0.468 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label6  |       24|       24|        11|          2|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_196_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_196"   --->   Operation 15 'read' 'tmp_196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_193_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_193"   --->   Operation 16 'read' 'tmp_193_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln268_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln268_7"   --->   Operation 17 'read' 'trunc_ln268_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln268_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln268_5"   --->   Operation 18 'read' 'trunc_ln268_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body127"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 21 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln365 = icmp_eq  i4 %i_3, i4 8" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 23 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln365 = add i4 %i_3, i4 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 25 'add' 'add_ln365' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %for.body127.split, void %for.end193.exitStub" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 26 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i4 %i_3" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 27 'zext' 'zext_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln366 = add i12 %tmp_193_read, i12 %zext_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 28 'add' 'add_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln366_1 = zext i12 %add_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 29 'zext' 'zext_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 30 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln366_1 = add i12 %tmp_196_read, i12 %zext_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 31 'add' 'add_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln366_2 = zext i12 %add_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 32 'zext' 'zext_ln366_2' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 33 'getelementptr' 'regions_min_0_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 34 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 35 'getelementptr' 'regions_min_1_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 36 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 37 'getelementptr' 'regions_max_0_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln366_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 38 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 39 'getelementptr' 'regions_max_1_addr_8' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 40 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln366_2" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 41 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 42 'load' 'regions_min_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 43 'load' 'regions_min_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 44 'load' 'regions_min_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 45 'load' 'regions_min_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 46 'load' 'regions_max_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 47 'load' 'regions_max_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 48 'load' 'regions_max_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 49 'load' 'regions_max_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln365 = store i4 %add_ln365, i4 %i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 50 'store' 'store_ln365' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln365 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 51 'br' 'br_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 52 'load' 'regions_min_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 53 'load' 'regions_min_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln268_7_read" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 54 'mux' 'tmp_s' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 55 'load' 'regions_min_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 56 'load' 'regions_min_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln268_5_read" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 57 'mux' 'tmp_92' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_s, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 58 'fcmp' 'tmp_95' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 59 'load' 'regions_max_0_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 60 'load' 'regions_max_1_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%tmp_96 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln268_7_read" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 61 'mux' 'tmp_96' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 62 'load' 'regions_max_0_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 63 'load' 'regions_max_1_load_8' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%tmp_97 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln268_5_read" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 64 'mux' 'tmp_97' <Predicate = (!icmp_ln365)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 65 'specloopname' 'specloopname_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln366 = bitcast i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 66 'bitcast' 'bitcast_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln366, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 67 'partselect' 'tmp_93' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i32 %bitcast_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 68 'trunc' 'trunc_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln366_1 = bitcast i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 69 'bitcast' 'bitcast_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln366_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 70 'partselect' 'tmp_94' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln366_1 = trunc i32 %bitcast_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 71 'trunc' 'trunc_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln366 = icmp_ne  i8 %tmp_93, i8 255" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 72 'icmp' 'icmp_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.44ns)   --->   "%icmp_ln366_1 = icmp_eq  i23 %trunc_ln366, i23 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 73 'icmp' 'icmp_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%or_ln366 = or i1 %icmp_ln366_1, i1 %icmp_ln366" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 74 'or' 'or_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln366_2 = icmp_ne  i8 %tmp_94, i8 255" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 75 'icmp' 'icmp_ln366_2' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln366_3 = icmp_eq  i23 %trunc_ln366_1, i23 0" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 76 'icmp' 'icmp_ln366_3' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%or_ln366_1 = or i1 %icmp_ln366_3, i1 %icmp_ln366_2" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 77 'or' 'or_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln366_1)   --->   "%and_ln366 = and i1 %or_ln366, i1 %or_ln366_1" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 78 'and' 'and_ln366' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %tmp_s, i32 %tmp_92" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 79 'fcmp' 'tmp_95' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln366_1 = and i1 %and_ln366, i1 %tmp_95" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 80 'and' 'and_ln366_1' <Predicate = (!icmp_ln365)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln366 = br i1 %and_ln366_1, void %if.end150, void %if.then139" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 81 'br' 'br_ln366' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %trunc_ln268_5_read, void %arrayidx13747.case.0, void %arrayidx13747.case.1" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 82 'br' 'br_ln367' <Predicate = (and_ln366_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln368 = br void %if.end150" [detector_solid/abs_solid_detector.cpp:368]   --->   Operation 83 'br' 'br_ln368' <Predicate = (!icmp_ln365 & and_ln366_1)> <Delay = 1.58>
ST_3 : Operation 84 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %tmp_96, i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 84 'fcmp' 'tmp_100' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.66>
ST_4 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %tmp_s, i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 85 'store' 'store_ln367' <Predicate = (and_ln366_1 & !trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 86 'br' 'br_ln367' <Predicate = (and_ln366_1 & !trunc_ln268_5_read)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln367 = store i32 %tmp_s, i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 87 'store' 'store_ln367' <Predicate = (and_ln366_1 & trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln367 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:367]   --->   Operation 88 'br' 'br_ln367' <Predicate = (and_ln366_1 & trunc_ln268_5_read)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %tmp_s, void %arrayidx13747.exit, i32 %tmp_92, void %for.body127.split" [detector_solid/abs_solid_detector.cpp:366]   --->   Operation 89 'phi' 'empty_55' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln369 = bitcast i32 %tmp_96" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 90 'bitcast' 'bitcast_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln369, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 91 'partselect' 'tmp_98' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln369 = trunc i32 %bitcast_ln369" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 92 'trunc' 'trunc_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln369_1 = bitcast i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 93 'bitcast' 'bitcast_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln369_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 94 'partselect' 'tmp_99' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln369_1 = trunc i32 %bitcast_ln369_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 95 'trunc' 'trunc_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln369 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 96 'icmp' 'icmp_ln369' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln369_1 = icmp_eq  i23 %trunc_ln369, i23 0" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 97 'icmp' 'icmp_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%or_ln369 = or i1 %icmp_ln369_1, i1 %icmp_ln369" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 98 'or' 'or_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln369_2 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 99 'icmp' 'icmp_ln369_2' <Predicate = (!icmp_ln365)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.44ns)   --->   "%icmp_ln369_3 = icmp_eq  i23 %trunc_ln369_1, i23 0" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 100 'icmp' 'icmp_ln369_3' <Predicate = (!icmp_ln365)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%or_ln369_1 = or i1 %icmp_ln369_3, i1 %icmp_ln369_2" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 101 'or' 'or_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln369_1)   --->   "%and_ln369 = and i1 %or_ln369, i1 %or_ln369_1" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 102 'and' 'and_ln369' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_ogt  i32 %tmp_96, i32 %tmp_97" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 103 'fcmp' 'tmp_100' <Predicate = (!icmp_ln365)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln369_1 = and i1 %and_ln369, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 104 'and' 'and_ln369_1' <Predicate = (!icmp_ln365)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln369 = br i1 %and_ln369_1, void %for.inc191, void %if.then162" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 105 'br' 'br_ln369' <Predicate = (!icmp_ln365)> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %trunc_ln268_5_read, void %arrayidx16089.case.0, void %arrayidx16089.case.1" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 106 'br' 'br_ln370' <Predicate = (and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln370 = store i32 %tmp_96, i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 107 'store' 'store_ln370' <Predicate = (!trunc_ln268_5_read & and_ln369_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 108 'br' 'br_ln370' <Predicate = (!trunc_ln268_5_read & and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln370 = store i32 %tmp_96, i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 109 'store' 'store_ln370' <Predicate = (trunc_ln268_5_read & and_ln369_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln370 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:370]   --->   Operation 110 'br' 'br_ln370' <Predicate = (trunc_ln268_5_read & and_ln369_1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln371 = br void %for.inc191" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 111 'br' 'br_ln371' <Predicate = (!icmp_ln365 & and_ln369_1)> <Delay = 1.58>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %trunc_ln268_5_read, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 112 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty = phi i32 %tmp_96, void %arrayidx16089.exit, i32 %tmp_97, void %if.end150" [detector_solid/abs_solid_detector.cpp:369]   --->   Operation 113 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 115 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 116 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 116 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 117 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 118 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 118 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln365)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 119 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 119 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln372 = store i32 %conv, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 120 'store' 'store_ln372' <Predicate = (!trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln372 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 121 'br' 'br_ln372' <Predicate = (!trunc_ln268_5_read)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln372 = store i32 %conv, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 122 'store' 'store_ln372' <Predicate = (trunc_ln268_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln372 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:372]   --->   Operation 123 'br' 'br_ln372' <Predicate = (trunc_ln268_5_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 4.8ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:365) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln366', detector_solid/abs_solid_detector.cpp:366) [27]  (1.55 ns)
	'getelementptr' operation ('regions_max_0_addr', detector_solid/abs_solid_detector.cpp:369) [35]  (0 ns)
	'load' operation ('regions_max_0_load', detector_solid/abs_solid_detector.cpp:369) on array 'regions_max_0' [76]  (3.25 ns)

 <State 2>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:366) on array 'regions_min_0' [42]  (3.25 ns)
	'mux' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:366) [44]  (1.59 ns)
	'fcmp' operation ('tmp_95', detector_solid/abs_solid_detector.cpp:366) [61]  (5.43 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', detector_solid/abs_solid_detector.cpp:366) [61]  (5.43 ns)
	'and' operation ('and_ln366_1', detector_solid/abs_solid_detector.cpp:366) [62]  (0.978 ns)
	multiplexor before 'phi' operation ('empty_55', detector_solid/abs_solid_detector.cpp:366) with incoming values : ('tmp_s', detector_solid/abs_solid_detector.cpp:366) ('tmp_92', detector_solid/abs_solid_detector.cpp:366) [75]  (1.59 ns)

 <State 4>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', detector_solid/abs_solid_detector.cpp:369) [95]  (5.43 ns)
	'and' operation ('and_ln369_1', detector_solid/abs_solid_detector.cpp:369) [96]  (0.978 ns)
	multiplexor before 'phi' operation ('empty', detector_solid/abs_solid_detector.cpp:369) with incoming values : ('tmp_96', detector_solid/abs_solid_detector.cpp:369) ('tmp_97', detector_solid/abs_solid_detector.cpp:369) [109]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 5>: 10.5ns
The critical path consists of the following:
	'phi' operation ('empty', detector_solid/abs_solid_detector.cpp:369) with incoming values : ('tmp_96', detector_solid/abs_solid_detector.cpp:369) ('tmp_97', detector_solid/abs_solid_detector.cpp:369) [109]  (0 ns)
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:372) [110]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:372) [110]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:372) [110]  (10.5 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', detector_solid/abs_solid_detector.cpp:372) [110]  (10.5 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:372) [111]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv', detector_solid/abs_solid_detector.cpp:372) [111]  (12.4 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln372', detector_solid/abs_solid_detector.cpp:372) of variable 'conv', detector_solid/abs_solid_detector.cpp:372 on array 'regions_center_1' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
