blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
CacheL1Storage.v,verilog,xil_defaultlib,../../../../ArchTestUtils.srcs/sources_1/ip/CacheL1Storage/sim/CacheL1Storage.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
