// Seed: 3459073577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 'b0 : 1] id_11;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output tri1 id_3
    , id_13,
    input wor id_4
    , id_14,
    output wor id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8
    , id_15,
    inout tri0 id_9,
    output supply1 id_10,
    output tri id_11
);
  assign id_1 = 1;
  or primCall (id_5, id_9, id_6, id_0, id_2, id_4, id_15, id_8, id_14);
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13
  );
endmodule
