#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 23 09:39:09 2020
# Process ID: 15960
# Current directory: C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14612 C:\Users\tahir\Desktop\Xilinx-BRAM\BRAM\BRAM.xpr
# Log file: C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/vivado.log
# Journal file: C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {true} CONFIG.Additional_Inputs_for_Power_Estimation {false} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files -ipstatic_source_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/modelsim} {questa=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/questa} {riviera=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/riviera} {activehdl=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/new
close [ open C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/new/top_BRAM.v w ]
add_files C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/new/top_BRAM.v
export_ip_user_files -of_objects  [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files -ipstatic_source_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/modelsim} {questa=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/questa} {riviera=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/riviera} {activehdl=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {9} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -directory C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files -ipstatic_source_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/modelsim} {questa=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/questa} {riviera=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/riviera} {activehdl=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files c:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files -ipstatic_source_dir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/modelsim} {questa=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/questa} {riviera=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/riviera} {activehdl=C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
file mkdir C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sim_1/new/tc_bram.v w ]
add_files -fileset sim_1 C:/Users/tahir/Desktop/Xilinx-BRAM/BRAM/BRAM.srcs/sim_1/new/tc_bram.v
update_compile_order -fileset sim_1
launch_simulation
source top_BRAM.tcl
close_sim
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source tc_bram.tcl
restart
run all
close_sim
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation
source tc_bram.tcl
close_sim
close_design
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source tc_bram.tcl
close_sim
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
source tc_bram.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tc_bram.tcl
close_sim
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tc_bram.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source tc_bram.tcl
close_sim
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source tc_bram.tcl
close_sim
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source tc_bram.tcl
run all
close_sim
launch_simulation
source tc_bram.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source tc_bram.tcl
launch_simulation
source tc_bram.tcl
close_sim
close_sim
launch_simulation
source tc_bram.tcl
close_sim
close_project
create_project control C:/Users/tahir/Desktop/Xilinx_Control/control -part xc7s25csga324-1
file mkdir C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sources_1/new
close [ open C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sources_1/new/control.v w ]
add_files C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sources_1/new/control.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sim_1/new/tb_control.v w ]
add_files -fileset sim_1 C:/Users/tahir/Desktop/Xilinx_Control/control/control.srcs/sim_1/new/tb_control.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_control.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_control.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_control.tcl
close_sim
launch_simulation
source tb_control.tcl
close_sim
launch_simulation
source tb_control.tcl
close_sim
launch_simulation
source tb_control.tcl
close_sim
close_project
