Fitter report for bf_time_pcm_de1_soc
Wed Mar 13 22:09:11 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Mar 13 22:09:11 2019       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; bf_time_pcm_de1_soc                         ;
; Top-level Entity Name           ; bf_time_pcm_de1_soc                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,396 / 32,070 ( 20 % )                     ;
; Total registers                 ; 12289                                       ;
; Total pins                      ; 241 / 457 ( 53 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,422,848 / 4,065,280 ( 60 % )              ;
; Total RAM Blocks                ; 311 / 397 ( 78 % )                          ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_CLK      ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; ADC_DIN       ; Missing drive strength and slew rate ;
; ADC_SCLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; FAN_CTRL      ; Missing drive strength and slew rate ;
; IRDA_TXD      ; Missing drive strength and slew rate ;
; TD_RESET_N    ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; AUD_BCLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a0                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a1                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a2                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a3                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a4                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a5                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a6                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a7                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a8                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a9                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a10                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a11                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a12                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a13                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a14                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a15                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a16                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a17                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a19                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a20                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a21                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ram_block1a22                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a0                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a1                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a2                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a3                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a4                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a5                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a6                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a7                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a8                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a9                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a10                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a11                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a12                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a13                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a14                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ram_block1a15                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[0]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[1]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[2]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[3]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[4]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[5]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[6]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|q_b[7]                                                       ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|q_b[0]                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|q_b[1]                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a0                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a1                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a2                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a3                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a4                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a5                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a6                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a7                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a8                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a9                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a10                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a11                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a12                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a13                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a14                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ram_block1a15                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009|rom_add[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|out_address_reg_a[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|out_address_reg_a[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|out_address_reg_a[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|out_address_reg_a[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9~DUPLICATE                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[8]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|read_latency_shift_reg[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[7]~DUPLICATE            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[9]~DUPLICATE            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_uart_sender_avalon_master_translator|read_accepted                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_uart_sender_avalon_master_translator|read_accepted~DUPLICATE                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|jtag_uart_sender:jtag_uart_sender|state_ff.READ_WAIT                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|jtag_uart_sender:jtag_uart_sender|state_ff.READ_WAIT~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_valid_st_bypass_hit~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_estatus_reg_pie                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq2                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[14]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[18]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[24]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[26]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[30]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_status_reg_pie                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_wr_dst_reg_from_M~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_br_taken_waddr_partial[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_ctrl_alu_subtract~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[16]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_ld16                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_ld16~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass3                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass3~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_sel_fill3                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_sel_fill3~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[11]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[16]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[21]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[21]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|oci_ienable[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|waitrequest                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[9]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_byteenable[1]~reg0                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_byteenable[1]~reg0DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_read~reg0                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[27]~reg0                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[27]~reg0DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_write~reg0DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_line[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|latched_oci_tb_hbreak_req~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0|a_valid                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0|a_valid~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rst1~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|state~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|edge_capture[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|irq_mask[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|irq_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED~DUPLICATE                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|rd_ptr[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[20]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[22]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[31]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[38]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[43]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[52]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[52]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[77]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[77]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[85]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[85]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][110]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|av_readdata_pre[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|av_readdata_pre[30]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_avalon_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_avalon_slave_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|active_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|active_addr[18]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entries[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entry_0[42]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entry_0[42]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.001                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|refresh_counter[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|refresh_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|irq_mask[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|irq_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|irq_mask[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|irq_mask[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[23]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[26]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[6]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][0][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][0][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][1][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][1][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][1][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][1][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][3][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][4][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][4][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][5][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][5][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][8][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][8][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][8][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][8][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][9][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][12][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][13][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][13][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][14][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][14][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][18][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][18][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][24][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][24][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][25][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][34][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][34][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][34][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][34][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][39][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][39][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][41][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][41][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][42][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][42][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][43][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][43][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][43][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][43][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][54][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][54][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][55][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][55][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][56][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][57][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][57][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][2][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][2][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][2][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][2][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][3][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][3][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][4][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][4][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][5][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][5][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][8][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][8][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][8][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][8][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][14][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][14][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][17][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][17][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][21][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][21][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][22][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][22][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][24][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][24][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][25][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][25][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][25][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][25][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][26][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][26][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][27][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][27][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][27][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][27][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][29][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][29][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][32][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][32][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][32][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][32][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][34][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][35][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][37][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][37][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][38][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][38][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][43][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][43][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][43][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][43][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][45][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][45][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][46][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][46][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][3][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][5][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][5][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][5][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][5][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][6][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][10][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][10][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][10][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][10][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][11][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][11][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][12][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][12][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][16][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][16][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][20][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][21][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][21][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][23][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][24][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][27][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][27][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][29][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][29][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][29][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][29][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][32][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][35][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][40][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][41][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][46][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][46][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][46][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][46][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][49][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][49][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][49][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][49][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][57][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][57][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][1][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][4][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][4][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][4][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][4][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][8][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][10][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][16][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][16][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][21][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][21][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][28][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][28][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][28][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][28][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][29][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][32][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][32][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][35][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][35][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][35][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][35][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][38][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][38][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][38][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][38][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][41][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][41][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][50][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][50][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][50][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][50][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][56][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][57][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[23]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[26]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[28]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[28]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic|cic_out[31]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[10]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[14]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[17]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[21]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic|cic_out[24]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_cic:mic_cic|cic_out[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_cic:mic_cic|cic_out[23]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[21]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[23]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[24]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[25]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[25]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[26]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[27]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic|cic_out[31]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_ff[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|pdm_clk_ff                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|pdm_clk_ff~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.WAIT_L                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.WAIT_L~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|clk_div_ff[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|mic_enable_ff                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|mic_enable_ff~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][20]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_en_ff[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_en_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[12]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[20]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[30]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_ff[30]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[14]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[23]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[23]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[27]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[27]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[31]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[9]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[9]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                   ;
+-----------------------------+---------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity      ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+---------------------+--------------+---------------------+---------------------------------+----------------------------+
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; bf_time_pcm_de1_soc ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; bf_time_pcm_sdram   ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; bf_time_pcm_sdram   ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
+-----------------------------+---------------------+--------------+---------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22312 ) ; 0.00 % ( 0 / 22312 )       ; 0.00 % ( 0 / 22312 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22312 ) ; 0.00 % ( 0 / 22312 )       ; 0.00 % ( 0 / 22312 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 21839 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 164 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 275 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 34 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,396 / 32,070        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 6,396                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,191 / 32,070        ; 26 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,887                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,579                 ;       ;
;         [c] ALMs used for registers                         ; 2,725                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,861 / 32,070        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 66 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 20                    ;       ;
;         [c] Due to LAB input limits                         ; 46                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,125 / 3,207         ; 35 %  ;
;     -- Logic LABs                                           ; 1,125                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,534                 ;       ;
;     -- 7 input functions                                    ; 99                    ;       ;
;     -- 6 input functions                                    ; 2,877                 ;       ;
;     -- 5 input functions                                    ; 1,071                 ;       ;
;     -- 4 input functions                                    ; 1,362                 ;       ;
;     -- <=3 input functions                                  ; 4,125                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,189                 ;       ;
; Dedicated logic registers                                   ; 12,220                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 11,224 / 64,140       ; 17 %  ;
;         -- Secondary logic registers                        ; 996 / 64,140          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 11,348                ;       ;
;         -- Routing optimization registers                   ; 872                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 241 / 457             ; 53 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 12                    ;       ;
; M10K blocks                                                 ; 311 / 397             ; 78 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,422,848 / 4,065,280 ; 60 %  ;
; Total block memory implementation bits                      ; 3,184,640 / 4,065,280 ; 78 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 9 / 16                ; 56 %  ;
; Quadrant clocks                                             ; 1 / 66                ; 2 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 9.1% / 9.3% / 8.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.6% / 32.5% / 33.0% ;       ;
; Maximum fan-out                                             ; 7509                  ;       ;
; Highest non-global fan-out                                  ; 4502                  ;       ;
; Total fan-out                                               ; 99714                 ;       ;
; Average fan-out                                             ; 4.00                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                          ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6779 / 32070 ( 21 % )  ; 64 / 32070 ( < 1 % ) ; 107 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6779                   ; 64                   ; 107                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8004 / 32070 ( 25 % )  ; 74 / 32070 ( < 1 % ) ; 116 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2835                   ; 15                   ; 38                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2478                   ; 37                   ; 65                    ; 0                              ;
;         [c] ALMs used for registers                         ; 2691                   ; 22                   ; 13                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1291 / 32070 ( 4 % )   ; 11 / 32070 ( < 1 % ) ; 9 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 66 / 32070 ( < 1 % )   ; 1 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 20                     ; 1                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 46                     ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                   ; Low                            ;
;                                                             ;                        ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1099 / 3207 ( 34 % )   ; 12 / 3207 ( < 1 % )  ; 18 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1099                   ; 12                   ; 18                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 9268                   ; 92                   ; 174                   ; 0                              ;
;     -- 7 input functions                                    ; 94                     ; 3                    ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 2832                   ; 12                   ; 33                    ; 0                              ;
;     -- 5 input functions                                    ; 1021                   ; 15                   ; 35                    ; 0                              ;
;     -- 4 input functions                                    ; 1311                   ; 19                   ; 32                    ; 0                              ;
;     -- <=3 input functions                                  ; 4010                   ; 43                   ; 72                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2147                   ; 36                   ; 6                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 11051 / 64140 ( 17 % ) ; 72 / 64140 ( < 1 % ) ; 101 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 982 / 64140 ( 2 % )    ; 5 / 64140 ( < 1 % )  ; 9 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 11175                  ; 72                   ; 101                   ; 0                              ;
;         -- Routing optimization registers                   ; 858                    ; 5                    ; 9                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
;                                                             ;                        ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 238                    ; 0                    ; 0                     ; 3                              ;
; I/O registers                                               ; 69                     ; 0                    ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2422848                ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 3184640                ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 311 / 397 ( 78 % )     ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )         ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 2 / 116 ( 1 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 8 / 116 ( 6 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                                             ;                        ;                      ;                       ;                                ;
; Connections                                                 ;                        ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 12912                  ; 63                   ; 183                   ; 5                              ;
;     -- Registered Input Connections                         ; 12175                  ; 28                   ; 118                   ; 0                              ;
;     -- Output Connections                                   ; 115                    ; 27                   ; 545                   ; 12476                          ;
;     -- Registered Output Connections                        ; 6                      ; 26                   ; 545                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Internal Connections                                        ;                        ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 101204                 ; 599                  ; 1604                  ; 12588                          ;
;     -- Registered Connections                               ; 53237                  ; 374                  ; 1253                  ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; External Connections                                        ;                        ;                      ;                       ;                                ;
;     -- Top                                                  ; 190                    ; 22                   ; 523                   ; 12292                          ;
;     -- pzdyqx:nabboc                                        ; 22                     ; 0                    ; 38                    ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 523                    ; 38                   ; 8                     ; 159                            ;
;     -- hard_block:auto_generated_inst                       ; 12292                  ; 30                   ; 159                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Partition Interface                                         ;                        ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 133                    ; 11                   ; 142                   ; 9                              ;
;     -- Output Ports                                         ; 127                    ; 4                    ; 159                   ; 18                             ;
;     -- Bidir Ports                                          ; 96                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Registered Ports                                            ;                        ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 100                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;
; Port Connectivity                                           ;                        ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 8                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 34                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 115                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 120                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 110                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2634                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD   ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL      ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 198                   ; 0                  ; yes    ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 35                    ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe                                                                         ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                           ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                           ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                           ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                           ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                           ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_15                                                           ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                            ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                            ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                            ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                            ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                            ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                            ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                            ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                            ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                            ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_i2c_sda:i2c_sda|data_dir (inverted) ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                          ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                         ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                        ;                            ;
;     -- PLL Type                                                                                                                         ; Integer PLL                ;
;     -- PLL Location                                                                                                                     ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                          ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                    ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                          ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                        ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                       ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                ; 400.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                               ; Source Synchronous         ;
;     -- PLL Freq Min Lock                                                                                                                ; 37.500000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                ; 100.000000 MHz             ;
;     -- PLL Enable                                                                                                                       ; On                         ;
;     -- PLL Fractional Division                                                                                                          ; N/A                        ;
;     -- M Counter                                                                                                                        ; 16                         ;
;     -- N Counter                                                                                                                        ; 2                          ;
;     -- PLL Refclk Select                                                                                                                ;                            ;
;             -- PLL Refclk Select Location                                                                                               ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                       ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                       ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                          ; N/A                        ;
;             -- CORECLKIN source                                                                                                         ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                       ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                        ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                         ; N/A                        ;
;             -- CLKIN(0) source                                                                                                          ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                          ; N/A                        ;
;             -- CLKIN(2) source                                                                                                          ; N/A                        ;
;             -- CLKIN(3) source                                                                                                          ; N/A                        ;
;     -- PLL Output Counter                                                                                                               ;                            ;
;         -- ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                         ;                            ;
;             -- Output Clock Frequency                                                                                                   ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                                           ; 1                          ;
;         -- ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                         ;                            ;
;             -- Output Clock Frequency                                                                                                   ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                                              ; 270.000000 degrees         ;
;             -- C Counter                                                                                                                ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                                           ; 4                          ;
;         -- ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                         ;                            ;
;             -- Output Clock Frequency                                                                                                   ; 200.0 MHz                  ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y6_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                                           ; 1                          ;
;                                                                                                                                         ;                            ;
; ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                         ; Fractional PLL             ;
;     -- PLL Location                                                                                                                     ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                          ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                    ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                          ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                        ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                       ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                ; 405.504 MHz                ;
;     -- PLL Operation Mode                                                                                                               ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                ; 98.642676 MHz              ;
;     -- PLL Enable                                                                                                                       ; On                         ;
;     -- PLL Fractional Division                                                                                                          ; 472790000 / 4294967296     ;
;     -- M Counter                                                                                                                        ; 8                          ;
;     -- N Counter                                                                                                                        ; 1                          ;
;     -- PLL Refclk Select                                                                                                                ;                            ;
;             -- PLL Refclk Select Location                                                                                               ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                       ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                       ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                          ; N/A                        ;
;             -- CORECLKIN source                                                                                                         ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                       ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                        ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                         ; N/A                        ;
;             -- CLKIN(0) source                                                                                                          ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                          ; N/A                        ;
;             -- CLKIN(2) source                                                                                                          ; N/A                        ;
;             -- CLKIN(3) source                                                                                                          ; N/A                        ;
;     -- PLL Output Counter                                                                                                               ;                            ;
;         -- ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                   ; 18.432 MHz                 ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; Off                        ;
;             -- Duty Cycle                                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                ; 22                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                                           ; 1                          ;
;                                                                                                                                         ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                          ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; |bf_time_pcm_de1_soc                                                                                                                    ; 6395.5 (0.8)         ; 8190.5 (1.0)                     ; 1861.0 (0.2)                                      ; 66.0 (0.0)                       ; 0.0 (0.0)            ; 9534 (2)            ; 12220 (0)                 ; 69 (69)       ; 2422848           ; 311   ; 2          ; 241  ; 0            ; |bf_time_pcm_de1_soc                                                                                                                                                                                                                                                                                                                                            ; bf_time_pcm_de1_soc                                  ; work          ;
;    |ALTCLKCTRL:clk_gate_dec|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec                                                                                                                                                                                                                                                                                                                    ; ALTCLKCTRL                                           ; ALTCLKCTRL    ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                               ; ALTCLKCTRL_altclkctrl_0                              ; ALTCLKCTRL    ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                             ; ALTCLKCTRL_altclkctrl_0_sub                          ; ALTCLKCTRL    ;
;    |ALTCLKCTRL:clk_gate_dec16|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16                                                                                                                                                                                                                                                                                                                  ; ALTCLKCTRL                                           ; ALTCLKCTRL    ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                             ; ALTCLKCTRL_altclkctrl_0                              ; ALTCLKCTRL    ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                           ; ALTCLKCTRL_altclkctrl_0_sub                          ; ALTCLKCTRL    ;
;    |ALTCLKCTRL:clk_gate_nco|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_nco                                                                                                                                                                                                                                                                                                                    ; ALTCLKCTRL                                           ; ALTCLKCTRL    ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_nco|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                               ; ALTCLKCTRL_altclkctrl_0                              ; ALTCLKCTRL    ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_nco|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                             ; ALTCLKCTRL_altclkctrl_0_sub                          ; ALTCLKCTRL    ;
;    |ALT_NCO:alt_nco|                                                                                                                    ; 67.3 (0.0)           ; 86.8 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (0)             ; 131 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco                                                                                                                                                                                                                                                                                                                            ; ALT_NCO                                              ; ALT_NCO       ;
;       |ALT_NCO_nco_ii_0:nco_ii_0|                                                                                                       ; 67.3 (0.0)           ; 86.8 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (0)             ; 131 (0)                   ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                  ; ALT_NCO_nco_ii_0                                     ; ALT_NCO       ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                             ; asj_altqmcpipe                                       ; ALT_NCO       ;
;             |lpm_add_sub:acc|                                                                                                           ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                             ; lpm_add_sub                                          ; work          ;
;                |add_sub_hth:auto_generated|                                                                                             ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                  ; add_sub_hth                                          ; work          ;
;          |asj_dxx:ux002|                                                                                                                ; 11.8 (11.8)          ; 17.7 (17.7)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                    ; asj_dxx                                              ; ALT_NCO       ;
;          |asj_dxx_g:ux001|                                                                                                              ; 2.5 (2.5)            ; 10.0 (10.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                  ; asj_dxx_g                                            ; ALT_NCO       ;
;          |asj_gal:ux009|                                                                                                                ; 2.4 (2.4)            ; 7.3 (7.3)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                    ; asj_gal                                              ; ALT_NCO       ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 30.3 (0.0)           ; 31.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 8 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                          ; asj_nco_as_m_cen                                     ; ALT_NCO       ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 30.3 (0.0)           ; 31.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 8 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                         ; altsyncram                                           ; work          ;
;                |altsyncram_57g1:auto_generated|                                                                                         ; 30.3 (1.4)           ; 31.8 (2.2)                       ; 1.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 8 (8)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated                                                                                                                                                                                                          ; altsyncram_57g1                                      ; work          ;
;                   |mux_chb:mux2|                                                                                                        ; 28.8 (28.8)          ; 29.5 (29.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|mux_chb:mux2                                                                                                                                                                                             ; mux_chb                                              ; work          ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                             ; asj_nco_mob_rw                                       ; ALT_NCO       ;
;    |ALT_PLL:alt_pll|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL:alt_pll                                                                                                                                                                                                                                                                                                                            ; ALT_PLL                                              ; ALT_PLL       ;
;       |ALT_PLL_0002:alt_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst                                                                                                                                                                                                                                                                                                  ; ALT_PLL_0002                                         ; ALT_PLL       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                          ; altera_pll                                           ; work          ;
;    |ALT_PLL_AUDIO:alt_pll_audio|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL_AUDIO:alt_pll_audio                                                                                                                                                                                                                                                                                                                ; ALT_PLL_AUDIO                                        ; ALT_PLL_AUDIO ;
;       |ALT_PLL_AUDIO_0002:alt_pll_audio_inst|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst                                                                                                                                                                                                                                                                          ; ALT_PLL_AUDIO_0002                                   ; ALT_PLL_AUDIO ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                  ; altera_pll                                           ; work          ;
;    |bbb_array_adapter:bbb_array_adapter|                                                                                                ; 6.2 (6.2)            ; 7.5 (7.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bbb_array_adapter:bbb_array_adapter                                                                                                                                                                                                                                                                                                        ; bbb_array_adapter                                    ; work          ;
;    |bf_time_pcm:bf_time_pcm|                                                                                                            ; 6158.3 (0.0)         ; 7907.7 (0.0)                     ; 1814.9 (0.0)                                      ; 65.5 (0.0)                       ; 0.0 (0.0)            ; 9150 (0)            ; 11893 (0)                 ; 0 (0)         ; 1374272           ; 183   ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm                                                                                                                                                                                                                                                                                                                    ; bf_time_pcm                                          ; bf_time_pcm   ;
;       |SEG7_IF:seg7|                                                                                                                    ; 22.8 (22.8)          ; 43.2 (43.2)                      ; 20.5 (20.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|SEG7_IF:seg7                                                                                                                                                                                                                                                                                                       ; SEG7_IF                                              ; bf_time_pcm   ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                          ; altera_irq_clock_crosser                             ; bf_time_pcm   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                      ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                    ; altera_std_synchronizer                              ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                      ; altera_irq_clock_crosser                             ; bf_time_pcm   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                  ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                ; altera_std_synchronizer                              ; work          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.2 (2.7)            ; 8.0 (4.8)                        ; 4.8 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; altera_reset_controller                              ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.4 (0.4)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.2 (0.0)            ; 1.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3.0 (2.5)            ; 8.5 (5.2)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                          ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; bf_time_pcm   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;       |bf_time_pcm_audio_subsys:audio_subsys|                                                                                           ; 262.5 (0.0)          ; 360.7 (0.0)                      ; 98.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 404 (0)             ; 620 (0)                   ; 0 (0)         ; 18112             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys                                                                                                                                                                                                                                                                              ; bf_time_pcm_audio_subsys                             ; bf_time_pcm   ;
;          |AUDIO_IF:audio|                                                                                                               ; 161.0 (20.8)         ; 232.2 (60.4)                     ; 71.7 (39.6)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 221 (23)            ; 413 (116)                 ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio                                                                                                                                                                                                                                                               ; AUDIO_IF                                             ; bf_time_pcm   ;
;             |AUDIO_ADC:ADC_Instance|                                                                                                    ; 73.7 (31.2)          ; 92.6 (41.2)                      ; 18.9 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (57)            ; 173 (73)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance                                                                                                                                                                                                                                        ; AUDIO_ADC                                            ; bf_time_pcm   ;
;                |audio_fifo:adc_fifo|                                                                                                    ; 42.5 (0.0)           ; 51.3 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 100 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo                                                                                                                                                                                                                    ; audio_fifo                                           ; bf_time_pcm   ;
;                   |dcfifo:dcfifo_component|                                                                                             ; 42.5 (0.0)           ; 51.3 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 100 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component                                                                                                                                                                                            ; dcfifo                                               ; work          ;
;                      |dcfifo_ebo1:auto_generated|                                                                                       ; 42.5 (6.4)           ; 51.3 (11.6)                      ; 8.8 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (5)              ; 100 (33)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated                                                                                                                                                                 ; dcfifo_ebo1                                          ; work          ;
;                         |a_graycounter_bcc:wrptr_g1p|                                                                                   ; 9.2 (9.2)            ; 9.6 (9.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                     ; a_graycounter_bcc                                    ; work          ;
;                         |a_graycounter_fu6:rdptr_g1p|                                                                                   ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                     ; a_graycounter_fu6                                    ; work          ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                    ; 4.5 (0.0)            ; 4.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                      ; alt_synch_pipe_0ol                                   ; work          ;
;                            |dffpipe_hd9:dffpipe12|                                                                                      ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                ; dffpipe_hd9                                          ; work          ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                    ; 3.2 (0.0)            ; 5.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                      ; alt_synch_pipe_1ol                                   ; work          ;
;                            |dffpipe_id9:dffpipe17|                                                                                      ; 3.2 (3.2)            ; 5.2 (5.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                ; dffpipe_id9                                          ; work          ;
;                         |altsyncram_26d1:fifo_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram                                                                                                                                        ; altsyncram_26d1                                      ; work          ;
;                         |cmpr_su5:rdempty_eq_comp1_msb|                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb                                                                                                                                   ; cmpr_su5                                             ; work          ;
;                         |cmpr_su5:rdempty_eq_comp_msb|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp_msb                                                                                                                                    ; cmpr_su5                                             ; work          ;
;                         |cmpr_su5:wrfull_eq_comp1_msb|                                                                                  ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:wrfull_eq_comp1_msb                                                                                                                                    ; cmpr_su5                                             ; work          ;
;                         |cmpr_su5:wrfull_eq_comp_msb|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:wrfull_eq_comp_msb                                                                                                                                     ; cmpr_su5                                             ; work          ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                              ; dffpipe_3dc                                          ; work          ;
;                         |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                 ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                   ; mux_5r7                                              ; work          ;
;                         |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                 ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                   ; mux_5r7                                              ; work          ;
;                         |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                  ; mux_5r7                                              ; work          ;
;                         |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                  ; mux_5r7                                              ; work          ;
;             |AUDIO_DAC:DAC_Instance|                                                                                                    ; 53.5 (13.7)          ; 66.0 (13.2)                      ; 13.0 (0.0)                                        ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 74 (17)             ; 103 (5)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance                                                                                                                                                                                                                                        ; AUDIO_DAC                                            ; bf_time_pcm   ;
;                |audio_fifo:dac_fifo|                                                                                                    ; 38.6 (0.0)           ; 52.7 (0.0)                       ; 14.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 98 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo                                                                                                                                                                                                                    ; audio_fifo                                           ; bf_time_pcm   ;
;                   |dcfifo:dcfifo_component|                                                                                             ; 38.6 (0.0)           ; 52.7 (0.0)                       ; 14.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 98 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component                                                                                                                                                                                            ; dcfifo                                               ; work          ;
;                      |dcfifo_ebo1:auto_generated|                                                                                       ; 38.6 (6.2)           ; 52.7 (12.9)                      ; 14.2 (6.7)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 57 (7)              ; 98 (31)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated                                                                                                                                                                 ; dcfifo_ebo1                                          ; work          ;
;                         |a_graycounter_bcc:wrptr_g1p|                                                                                   ; 7.2 (7.2)            ; 7.4 (7.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                     ; a_graycounter_bcc                                    ; work          ;
;                         |a_graycounter_fu6:rdptr_g1p|                                                                                   ; 10.2 (10.2)          ; 10.9 (10.9)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                     ; a_graycounter_fu6                                    ; work          ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                    ; 4.2 (0.0)            ; 6.0 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                      ; alt_synch_pipe_0ol                                   ; work          ;
;                            |dffpipe_hd9:dffpipe12|                                                                                      ; 4.2 (4.2)            ; 6.0 (6.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                ; dffpipe_hd9                                          ; work          ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                    ; 2.3 (0.0)            ; 5.6 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                      ; alt_synch_pipe_1ol                                   ; work          ;
;                            |dffpipe_id9:dffpipe17|                                                                                      ; 2.3 (2.3)            ; 5.6 (5.6)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                ; dffpipe_id9                                          ; work          ;
;                         |altsyncram_26d1:fifo_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram                                                                                                                                        ; altsyncram_26d1                                      ; work          ;
;                         |cmpr_su5:rdempty_eq_comp1_msb|                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb                                                                                                                                   ; cmpr_su5                                             ; work          ;
;                         |cmpr_su5:rdempty_eq_comp_msb|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp_msb                                                                                                                                    ; cmpr_su5                                             ; work          ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                              ; dffpipe_3dc                                          ; work          ;
;                         |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                 ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                   ; mux_5r7                                              ; work          ;
;                         |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                 ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                   ; mux_5r7                                              ; work          ;
;                         |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                  ; mux_5r7                                              ; work          ;
;                         |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                  ; mux_5r7                                              ; work          ;
;             |audio_external:audio_external|                                                                                             ; 13.0 (13.0)          ; 13.2 (13.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external                                                                                                                                                                                                                                 ; audio_external                                       ; bf_time_pcm   ;
;          |altera_avalon_mm_clock_crossing_bridge:mm_bridge|                                                                             ; 60.7 (9.6)           ; 86.6 (9.8)                       ; 25.9 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (18)            ; 155 (9)                   ; 0 (0)         ; 1728              ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge                                                                                                                                                                                                                             ; altera_avalon_mm_clock_crossing_bridge               ; bf_time_pcm   ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                                                            ; 22.3 (20.4)          ; 36.3 (21.9)                      ; 14.1 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 66 (30)                   ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                              ; altera_avalon_dc_fifo                                ; bf_time_pcm   ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                         ; 1.7 (0.0)            ; 6.7 (0.0)                        ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                    ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                        ; 0.2 (0.0)            ; 7.8 (0.0)                        ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                    ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                         ; altsyncram                                           ; work          ;
;                   |altsyncram_6ji1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                          ; altsyncram_6ji1                                      ; work          ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                                                            ; 28.8 (26.6)          ; 40.5 (26.6)                      ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 80 (38)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                              ; altera_avalon_dc_fifo                                ; bf_time_pcm   ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                         ; 2.2 (0.0)            ; 5.4 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                    ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; -0.2 (-0.2)          ; 0.9 (0.9)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                       ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                        ; -0.3 (0.0)           ; 8.5 (0.0)                        ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                              ; altera_dcfifo_synchronizer_bundle                    ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                                                             ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                                                             ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                                                             ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                                                             ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                                                             ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                                                             ; -0.6 (-0.6)          ; 1.1 (1.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                         ; altsyncram                                           ; work          ;
;                   |altsyncram_mji1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated                                                                                                                                          ; altsyncram_mji1                                      ; work          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                       ; altera_reset_controller                              ; bf_time_pcm   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                            ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;          |bf_time_pcm_audio_subsys_i2c_scl:i2c_scl|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_i2c_scl:i2c_scl                                                                                                                                                                                                                                     ; bf_time_pcm_audio_subsys_i2c_scl                     ; bf_time_pcm   ;
;          |bf_time_pcm_audio_subsys_i2c_sda:i2c_sda|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_i2c_sda:i2c_sda                                                                                                                                                                                                                                     ; bf_time_pcm_audio_subsys_i2c_sda                     ; bf_time_pcm   ;
;          |bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|                                                                 ; 36.9 (0.0)           ; 37.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                 ; bf_time_pcm_audio_subsys_mm_interconnect_0           ; bf_time_pcm   ;
;             |altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo|                                                                   ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|                                                                           ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|                                                                           ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altera_merlin_slave_agent:audio_avalon_slave_agent|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent                                                                                                                                                              ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_slave_translator:audio_avalon_slave_translator|                                                              ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator                                                                                                                                                    ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;             |altera_merlin_slave_translator:i2c_scl_s1_translator|                                                                      ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                            ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;             |altera_merlin_slave_translator:i2c_sda_s1_translator|                                                                      ; 4.4 (4.4)            ; 5.4 (5.4)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                            ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;             |altera_merlin_traffic_limiter:mm_bridge_m0_limiter|                                                                        ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:mm_bridge_m0_limiter                                                                                                                                                              ; altera_merlin_traffic_limiter                        ; bf_time_pcm   ;
;             |bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                            ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                  ; bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux ; bf_time_pcm   ;
;             |bf_time_pcm_audio_subsys_mm_interconnect_0_router:router|                                                                  ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_audio_subsys_mm_interconnect_0_router:router                                                                                                                                                        ; bf_time_pcm_audio_subsys_mm_interconnect_0_router    ; bf_time_pcm   ;
;             |bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                      ; bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux   ; bf_time_pcm   ;
;       |bf_time_pcm_avalon_st_jtag:avalon_st_jtag|                                                                                       ; 52.5 (0.0)           ; 65.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 107 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag                                                                                                                                                                                                                                                                          ; bf_time_pcm_avalon_st_jtag                           ; bf_time_pcm   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|altera_reset_controller:rst_controller                                                                                                                                                                                                                                   ; altera_reset_controller                              ; bf_time_pcm   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                        ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;          |bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|                                                                               ; 44.3 (4.8)           ; 55.2 (5.3)                       ; 10.8 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (15)             ; 84 (4)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart                                                                                                                                                                                                                           ; bf_time_pcm_avalon_st_jtag_jtag_uart                 ; bf_time_pcm   ;
;             |alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|                                                  ; 17.8 (17.8)          ; 27.8 (27.8)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic                                                                                                                                                  ; alt_jtag_atlantic                                    ; work          ;
;             |bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|                           ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r                                                                                                                           ; bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r        ; bf_time_pcm   ;
;                |scfifo:rfifo|                                                                                                           ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                              ; scfifo                                               ; work          ;
;                   |scfifo_e091:auto_generated|                                                                                          ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_e091:auto_generated                                                                                   ; scfifo_e091                                          ; work          ;
;                      |a_dpfifo_g571:dpfifo|                                                                                             ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_e091:auto_generated|a_dpfifo_g571:dpfifo                                                              ; a_dpfifo_g571                                        ; work          ;
;                         |a_fefifo_iaf:fifo_state|                                                                                       ; 2.9 (1.4)            ; 3.0 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_e091:auto_generated|a_dpfifo_g571:dpfifo|a_fefifo_iaf:fifo_state                                      ; a_fefifo_iaf                                         ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_e091:auto_generated|a_dpfifo_g571:dpfifo|a_fefifo_iaf:fifo_state|cntr_sg7:count_usedw                 ; cntr_sg7                                             ; work          ;
;             |bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|                           ; 18.8 (0.0)           ; 19.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 34 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w                                                                                                                           ; bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w        ; bf_time_pcm   ;
;                |scfifo:wfifo|                                                                                                           ; 18.8 (0.0)           ; 19.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 34 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                              ; scfifo                                               ; work          ;
;                   |scfifo_b691:auto_generated|                                                                                          ; 18.8 (0.0)           ; 19.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 34 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated                                                                                   ; scfifo_b691                                          ; work          ;
;                      |a_dpfifo_db71:dpfifo|                                                                                             ; 18.8 (0.0)           ; 19.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 34 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo                                                              ; a_dpfifo_db71                                        ; work          ;
;                         |a_fefifo_fgf:fifo_state|                                                                                       ; 8.8 (3.8)            ; 9.1 (4.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (7)              ; 14 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state                                      ; a_fefifo_fgf                                         ; work          ;
;                            |cntr_ai7:count_usedw|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|cntr_ai7:count_usedw                 ; cntr_ai7                                             ; work          ;
;                         |altsyncram_n1v1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram                                      ; altsyncram_n1v1                                      ; work          ;
;                         |cntr_uhb:rd_ptr_count|                                                                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|cntr_uhb:rd_ptr_count                                        ; cntr_uhb                                             ; work          ;
;                         |cntr_uhb:wr_ptr|                                                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|cntr_uhb:wr_ptr                                              ; cntr_uhb                                             ; work          ;
;          |bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|                                                               ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                           ; bf_time_pcm_avalon_st_jtag_mm_interconnect_0         ; bf_time_pcm   ;
;             |altera_merlin_master_translator:jtag_uart_sender_avalon_master_translator|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_uart_sender_avalon_master_translator                                                                                                                                 ; altera_merlin_master_translator                      ; bf_time_pcm   ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                     ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                     ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |jtag_uart_sender:jtag_uart_sender|                                                                                            ; 4.3 (4.3)            ; 5.0 (5.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|jtag_uart_sender:jtag_uart_sender                                                                                                                                                                                                                                        ; jtag_uart_sender                                     ; bf_time_pcm   ;
;       |bf_time_pcm_cpu:cpu|                                                                                                             ; 1108.3 (976.7)       ; 1339.9 (1154.9)                  ; 248.8 (194.4)                                     ; 17.2 (16.2)                      ; 0.0 (0.0)            ; 1559 (1370)         ; 1813 (1535)               ; 0 (0)         ; 64256             ; 13    ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu                                                                                                                                                                                                                                                                                                ; bf_time_pcm_cpu                                      ; bf_time_pcm   ;
;          |bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht                                                                                                                                                                                                                                                 ; bf_time_pcm_cpu_bht_module                           ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                           ; work          ;
;                |altsyncram_f6n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated                                                                                                                                                                                        ; altsyncram_f6n1                                      ; work          ;
;          |bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data                                                                                                                                                                                                                                         ; bf_time_pcm_cpu_dc_data_module                       ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                ; altsyncram_40j1                                      ; work          ;
;          |bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag                                                                                                                                                                                                                                           ; bf_time_pcm_cpu_dc_tag_module                        ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                           ; work          ;
;                |altsyncram_drm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drm1:auto_generated                                                                                                                                                                                  ; altsyncram_drm1                                      ; work          ;
;          |bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim                                                                                                                                                                                                                                     ; bf_time_pcm_cpu_dc_victim_module                     ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                           ; work          ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                            ; altsyncram_baj1                                      ; work          ;
;          |bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data                                                                                                                                                                                                                                         ; bf_time_pcm_cpu_ic_data_module                       ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                ; altsyncram_spj1                                      ; work          ;
;          |bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag                                                                                                                                                                                                                                           ; bf_time_pcm_cpu_ic_tag_module                        ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                           ; work          ;
;                |altsyncram_oin1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_oin1:auto_generated                                                                                                                                                                                  ; altsyncram_oin1                                      ; work          ;
;          |bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell                                                                                                                                                                                                                                        ; bf_time_pcm_cpu_mult_cell                            ; bf_time_pcm   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                 ; altera_mult_add                                      ; work          ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                             ; altera_mult_add_ujt2                                 ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                                  ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                              ; work          ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                 ; altera_mult_add                                      ; work          ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                             ; altera_mult_add_0kt2                                 ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                                  ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                              ; work          ;
;          |bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|                                                                      ; 127.7 (30.6)         ; 181.0 (32.7)                     ; 54.3 (2.1)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 173 (8)             ; 278 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci                                                                                                                                                                                                                                        ; bf_time_pcm_cpu_nios2_oci                            ; bf_time_pcm   ;
;             |bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|                                   ; 37.3 (0.0)           ; 73.3 (0.0)                       ; 37.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper                                                                                                                                                ; bf_time_pcm_cpu_jtag_debug_module_wrapper            ; bf_time_pcm   ;
;                |bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|                                  ; 3.7 (3.3)            ; 24.2 (22.7)                      ; 20.5 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk                                                          ; bf_time_pcm_cpu_jtag_debug_module_sysclk             ; bf_time_pcm   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3     ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4     ; altera_std_synchronizer                              ; work          ;
;                |bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|                                        ; 32.3 (31.8)          ; 47.7 (46.2)                      ; 16.3 (15.4)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck                                                                ; bf_time_pcm_cpu_jtag_debug_module_tck                ; bf_time_pcm   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1           ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2           ; altera_std_synchronizer                              ; work          ;
;                |sld_virtual_jtag_basic:bf_time_pcm_cpu_jtag_debug_module_phy|                                                           ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:bf_time_pcm_cpu_jtag_debug_module_phy                                                                                   ; sld_virtual_jtag_basic                               ; work          ;
;             |bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|                                                     ; 4.7 (4.7)            ; 6.2 (6.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg                                                                                                                                                                  ; bf_time_pcm_cpu_nios2_avalon_reg                     ; bf_time_pcm   ;
;             |bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|                                                       ; 1.2 (1.2)            ; 15.0 (15.0)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break                                                                                                                                                                    ; bf_time_pcm_cpu_nios2_oci_break                      ; bf_time_pcm   ;
;             |bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|                                                       ; 4.4 (3.9)            ; 5.8 (5.3)                        ; 1.4 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug                                                                                                                                                                    ; bf_time_pcm_cpu_nios2_oci_debug                      ; bf_time_pcm   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work          ;
;             |bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|                                                             ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem                                                                                                                                                                          ; bf_time_pcm_cpu_nios2_ocimem                         ; bf_time_pcm   ;
;                |bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram                                                                                                       ; bf_time_pcm_cpu_ociram_sp_ram_module                 ; bf_time_pcm   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                             ; altsyncram                                           ; work          ;
;                      |altsyncram_pue1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pue1:auto_generated                                              ; altsyncram_pue1                                      ; work          ;
;          |bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a                                                                                                                                                                                                                         ; bf_time_pcm_cpu_register_bank_a_module               ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                |altsyncram_fkm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fkm1:auto_generated                                                                                                                                                                ; altsyncram_fkm1                                      ; work          ;
;          |bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b                                                                                                                                                                                                                         ; bf_time_pcm_cpu_register_bank_b_module               ; bf_time_pcm   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                |altsyncram_gkm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gkm1:auto_generated                                                                                                                                                                ; altsyncram_gkm1                                      ; work          ;
;       |bf_time_pcm_data_format_adapter_0:data_format_adapter_0|                                                                         ; 6.5 (6.5)            ; 14.5 (14.5)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                                                            ; bf_time_pcm_data_format_adapter_0                    ; bf_time_pcm   ;
;       |bf_time_pcm_jtag_uart:jtag_uart|                                                                                                 ; 61.3 (15.7)          ; 76.4 (17.5)                      ; 15.1 (1.8)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 117 (34)            ; 112 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                    ; bf_time_pcm_jtag_uart                                ; bf_time_pcm   ;
;          |alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|                                                                    ; 20.6 (20.6)          ; 32.8 (32.8)                      ; 12.3 (12.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 35 (35)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                          ; alt_jtag_atlantic                                    ; work          ;
;          |bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|                                                            ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r                                                                                                                                                                                                                  ; bf_time_pcm_jtag_uart_scfifo_r                       ; bf_time_pcm   ;
;             |scfifo:rfifo|                                                                                                              ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ; scfifo                                               ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                          ; scfifo_3291                                          ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.6 (0.0)           ; 13.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                     ; a_dpfifo_5771                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.6 (3.6)            ; 7.1 (4.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                        ; cntr_vg7                                             ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                             ; altsyncram_7pu1                                      ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                               ; cntr_jgb                                             ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                     ; cntr_jgb                                             ; work          ;
;          |bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|                                                            ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w                                                                                                                                                                                                                  ; bf_time_pcm_jtag_uart_scfifo_w                       ; bf_time_pcm   ;
;             |scfifo:wfifo|                                                                                                              ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ; scfifo                                               ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                          ; scfifo_3291                                          ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 13.0 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                     ; a_dpfifo_5771                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 7.0 (4.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                        ; cntr_vg7                                             ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                             ; altsyncram_7pu1                                      ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                               ; cntr_jgb                                             ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                     ; cntr_jgb                                             ; work          ;
;       |bf_time_pcm_key:key|                                                                                                             ; 10.2 (10.2)          ; 12.8 (12.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key                                                                                                                                                                                                                                                                                                ; bf_time_pcm_key                                      ; bf_time_pcm   ;
;       |bf_time_pcm_led:led|                                                                                                             ; 28.2 (28.2)          ; 28.9 (28.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_led:led                                                                                                                                                                                                                                                                                                ; bf_time_pcm_led                                      ; bf_time_pcm   ;
;       |bf_time_pcm_master:master|                                                                                                       ; 368.9 (0.0)          ; 447.9 (0.0)                      ; 79.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 575 (0)             ; 503 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master                                                                                                                                                                                                                                                                                          ; bf_time_pcm_master                                   ; bf_time_pcm   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 140.5 (0.0)          ; 164.1 (0.0)                      ; 23.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 227 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                      ; bf_time_pcm   ;
;             |packets_to_master:p2m|                                                                                                     ; 140.5 (140.5)        ; 164.1 (164.1)                    ; 23.6 (23.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 227 (227)           ; 161 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                    ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.1 (13.1)          ; 14.7 (14.7)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                           ; work          ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; altsyncram_g0n1                                      ; work          ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                    ; bf_time_pcm   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 192.6 (0.0)          ; 243.2 (0.0)                      ; 50.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                      ; bf_time_pcm   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 191.2 (0.0)          ; 241.9 (0.0)                      ; 50.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                             ; bf_time_pcm   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15.2 (4.8)           ; 26.6 (10.1)                      ; 11.3 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 51 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 9.7 (9.7)            ; 11.4 (11.4)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                       ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.7 (0.8)            ; 12.4 (7.9)                       ; 10.8 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                              ; bf_time_pcm   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.9 (0.6)            ; 4.5 (0.7)                        ; 3.6 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                   ; bf_time_pcm   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                              ; work          ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 173.8 (169.7)        ; 201.6 (188.7)                    ; 27.8 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 211 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                                ; bf_time_pcm   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                       ; bf_time_pcm   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 3.1 (3.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                        ; bf_time_pcm   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                              ; work          ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                              ; work          ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                                 ; bf_time_pcm   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                               ; work          ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.1 (13.1)          ; 14.0 (14.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                    ; bf_time_pcm   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; bf_time_pcm   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; bf_time_pcm   ;
;       |bf_time_pcm_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 1130.5 (0.0)         ; 1387.1 (0.0)                     ; 284.7 (0.0)                                       ; 28.1 (0.0)                       ; 0.0 (0.0)            ; 1846 (0)            ; 2034 (0)                  ; 0 (0)         ; 2176              ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                    ; bf_time_pcm_mm_interconnect_0                        ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|                                                                       ; 17.7 (17.7)          ; 22.3 (22.3)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 19 (19)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                        ; altsyncram                                           ; work          ;
;                |altsyncram_i6n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated                                                                                                                                                         ; altsyncram_i6n1                                      ; work          ;
;          |altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|                                                                         ; 261.8 (261.8)        ; 243.8 (243.8)                    ; 1.0 (1.0)                                         ; 19.0 (19.0)                      ; 0.0 (0.0)            ; 389 (389)           ; 397 (397)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rdata_fifo|                                                                 ; 8.7 (8.7)            ; 9.9 (9.9)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rdata_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 4.2 (4.2)            ; 4.9 (4.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|                                                                                ; 4.8 (4.8)            ; 7.0 (7.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                                ; 30.2 (30.2)          ; 39.2 (39.2)                      ; 9.2 (9.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|                                                                   ; 23.2 (23.2)          ; 34.4 (34.4)                      ; 11.3 (11.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 60 (60)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|                                                                     ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|                                                                      ; 10.5 (10.5)          ; 10.2 (10.2)                      ; 1.9 (1.9)                                         ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|                                                                 ; 27.3 (27.3)          ; 38.9 (38.9)                      ; 11.7 (11.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rsp_fifo|                                                                   ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 7.8 (7.8)            ; 8.6 (8.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                ; altsyncram_40n1                                      ; work          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 22.6 (22.6)          ; 26.2 (26.2)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:seg7_avalon_slave_agent_rdata_fifo|                                                                     ; 9.0 (9.0)            ; 12.1 (12.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|                                                                       ; 4.2 (4.2)            ; 5.8 (5.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 9.7 (9.7)            ; 16.3 (16.3)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 4.8 (4.8)            ; 5.8 (5.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 20.0 (0.0)           ; 42.5 (0.0)                       ; 22.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.0 (19.0)          ; 42.5 (41.2)                      ; 22.6 (22.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 98 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                          ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 9.0 (0.0)            ; 16.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.0 (8.2)            ; 16.2 (14.6)                      ; 7.2 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 21.1 (0.0)           ; 44.1 (0.0)                       ; 23.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 21.1 (19.9)          ; 44.1 (42.5)                      ; 23.0 (22.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 99 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 14.7 (0.0)           ; 22.8 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14.7 (13.8)          ; 22.8 (21.1)                      ; 8.1 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 55 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 20.8 (0.0)           ; 33.6 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.8 (20.0)          ; 33.6 (32.2)                      ; 12.8 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 85 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 6.8 (0.0)            ; 12.2 (0.0)                       ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.8 (6.2)            ; 12.2 (10.8)                      ; 5.4 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 29 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 10.3 (0.0)           ; 18.3 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 10.3 (9.6)           ; 18.3 (16.8)                      ; 8.0 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 40 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 15.0 (0.0)           ; 21.0 (0.0)                       ; 6.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.0 (14.8)          ; 21.0 (19.8)                      ; 6.4 (5.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 7.1 (0.0)            ; 9.7 (0.0)                        ; 2.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.1 (6.1)            ; 9.7 (8.1)                        ; 2.7 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 17.7 (0.0)           ; 24.1 (0.0)                       ; 6.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 17.7 (16.8)          ; 24.1 (23.1)                      ; 6.8 (6.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 7.2 (0.0)            ; 19.7 (0.0)                       ; 12.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.2 (6.1)            ; 19.7 (18.2)                      ; 12.6 (12.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 20.4 (0.0)           ; 25.1 (0.0)                       ; 5.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.4 (19.2)          ; 25.1 (23.5)                      ; 5.1 (4.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 4.7 (0.0)            ; 6.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.7 (3.5)            ; 6.5 (5.4)                        ; 1.8 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 7.7 (0.0)            ; 9.9 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; bf_time_pcm   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.7 (6.6)            ; 9.9 (8.4)                        ; 2.2 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                 ; altera_std_synchronizer_nocut                        ; bf_time_pcm   ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1.9 (1.9)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                   ; altera_merlin_master_agent                           ; bf_time_pcm   ;
;          |altera_merlin_master_agent:master_master_agent|                                                                               ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_master_agent                                                                                                                                                                                                                     ; altera_merlin_master_agent                           ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:audio_subsys_s0_agent|                                                                              ; 3.3 (2.7)            ; 3.8 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_subsys_s0_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_subsys_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                                                        ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 2.2 (1.7)            ; 2.2 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1.8 (1.2)            ; 2.3 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:mic_if_avalon_slave_agent|                                                                          ; 2.8 (2.1)            ; 3.6 (2.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mic_if_avalon_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mic_if_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:pwm_ctrl_avalon_slave_agent|                                                                        ; 2.3 (1.8)            ; 2.8 (2.2)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwm_ctrl_avalon_slave_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwm_ctrl_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 6.2 (4.0)            ; 6.8 (4.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (9)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:seg7_avalon_slave_agent|                                                                            ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_avalon_slave_agent                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 2.2 (1.5)            ; 2.3 (1.8)                        ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                     ; bf_time_pcm   ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                            ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 6.1 (6.1)            ; 14.2 (14.2)                      ; 8.2 (8.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.1 (8.1)            ; 8.1 (8.1)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                              ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 11.2 (11.2)          ; 12.8 (12.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:mic_if_avalon_slave_translator|                                                                ; 12.5 (12.5)          ; 12.6 (12.6)                      ; 0.4 (0.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator|                                                              ; 13.9 (13.9)          ; 15.1 (15.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwm_ctrl_avalon_slave_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:seg7_avalon_slave_translator|                                                                  ; 1.2 (1.2)            ; 3.9 (3.9)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_avalon_slave_translator                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 4.0 (4.0)            ; 7.0 (7.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6.1 (6.1)            ; 10.7 (10.7)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                       ; bf_time_pcm   ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 15.3 (15.3)          ; 15.9 (15.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                        ; bf_time_pcm   ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                        ; bf_time_pcm   ;
;          |altera_merlin_traffic_limiter:master_master_limiter|                                                                          ; 11.7 (11.7)          ; 12.5 (12.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_master_limiter                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                        ; bf_time_pcm   ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 14.2 (14.2)          ; 33.2 (33.2)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                          ; bf_time_pcm   ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 9.3 (9.3)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 13.7 (13.7)          ; 16.2 (16.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                  ; bf_time_pcm_mm_interconnect_0_cmd_demux              ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 13.8 (13.8)          ; 16.0 (16.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_cmd_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                    ; 2.7 (2.7)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_cmd_demux_002          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 15.2 (12.8)          ; 17.8 (15.1)                      ; 2.7 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 44 (40)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                        ; 5.9 (3.6)            ; 6.9 (4.2)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (9)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                        ; 13.8 (11.5)          ; 17.8 (15.1)                      ; 3.9 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (39)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                        ; 17.5 (15.5)          ; 19.8 (17.5)                      ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                        ; 10.8 (7.5)           ; 11.8 (8.6)                       ; 0.9 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                        ; 27.2 (24.9)          ; 26.7 (24.4)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 58 (54)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                        ; 13.5 (11.2)          ; 14.1 (11.4)                      ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (38)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_010|                                                                        ; 6.5 (4.2)            ; 6.5 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (12)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                        ; 7.9 (5.8)            ; 8.1 (5.8)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (18)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_cmd_mux_001            ; bf_time_pcm   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                 ; altera_merlin_arbitrator                             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_router:router|                                                                                  ; 20.5 (20.5)          ; 23.0 (23.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_router:router                                                                                                                                                                                                                        ; bf_time_pcm_mm_interconnect_0_router                 ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_router_001:router_001|                                                                          ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                ; bf_time_pcm_mm_interconnect_0_router_001             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_router_002:router_002|                                                                          ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                ; bf_time_pcm_mm_interconnect_0_router_002             ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                    ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                                    ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_010|                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                                    ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_001          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                    ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_005          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux_005:rsp_demux_007|                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux_005:rsp_demux_007                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_rsp_demux_005          ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 81.3 (81.3)          ; 100.9 (100.9)                    ; 21.9 (21.9)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 209 (209)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                      ; bf_time_pcm_mm_interconnect_0_rsp_mux                ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 18.7 (18.7)          ; 21.1 (21.1)                      ; 2.5 (2.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_rsp_mux_001            ; bf_time_pcm   ;
;          |bf_time_pcm_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                        ; 28.1 (28.1)          ; 34.8 (34.8)                      ; 8.0 (8.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_rsp_mux_002            ; bf_time_pcm   ;
;       |bf_time_pcm_onchip_memory:onchip_memory|                                                                                         ; 38.9 (0.3)           ; 55.2 (0.5)                       ; 23.4 (0.2)                                        ; 7.1 (0.0)                        ; 0.0 (0.0)            ; 73 (1)              ; 5 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                            ; bf_time_pcm_onchip_memory                            ; bf_time_pcm   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 38.5 (0.0)           ; 54.7 (0.0)                       ; 23.3 (0.0)                                        ; 7.1 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 5 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ; altsyncram                                           ; work          ;
;             |altsyncram_4ij1:auto_generated|                                                                                            ; 38.5 (1.0)           ; 54.7 (1.5)                       ; 23.3 (0.6)                                        ; 7.1 (0.1)                        ; 0.0 (0.0)            ; 72 (0)              ; 5 (5)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated                                                                                                                                                                                                                   ; altsyncram_4ij1                                      ; work          ;
;                |decode_ala:decode3|                                                                                                     ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3                                                                                                                                                                                                ; decode_ala                                           ; work          ;
;                |mux_7hb:mux2|                                                                                                           ; 33.5 (33.5)          ; 49.8 (49.8)                      ; 23.3 (23.3)                                       ; 7.0 (7.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                      ; mux_7hb                                              ; work          ;
;       |bf_time_pcm_sdram:sdram|                                                                                                         ; 145.4 (110.7)        ; 165.7 (120.8)                    ; 21.3 (11.0)                                       ; 1.0 (0.9)                        ; 0.0 (0.0)            ; 234 (182)           ; 232 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram                                                                                                                                                                                                                                                                                            ; bf_time_pcm_sdram                                    ; bf_time_pcm   ;
;          |bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|                                                ; 34.7 (34.7)          ; 44.9 (44.9)                      ; 10.2 (10.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 52 (52)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module                                                                                                                                                                                                              ; bf_time_pcm_sdram_input_efifo_module                 ; bf_time_pcm   ;
;       |bf_time_pcm_sw:sw|                                                                                                               ; 21.6 (21.6)          ; 29.7 (29.7)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw                                                                                                                                                                                                                                                                                                  ; bf_time_pcm_sw                                       ; bf_time_pcm   ;
;       |bf_time_pcm_timer:timer|                                                                                                         ; 65.7 (65.7)          ; 82.9 (82.9)                      ; 17.2 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer                                                                                                                                                                                                                                                                                            ; bf_time_pcm_timer                                    ; bf_time_pcm   ;
;       |mic_if:mic_if|                                                                                                                   ; 2703.5 (11.8)        ; 3634.8 (11.7)                    ; 942.7 (0.3)                                       ; 11.4 (0.5)                       ; 0.0 (0.0)            ; 3767 (17)           ; 5948 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if                                                                                                                                                                                                                                                                                                      ; mic_if                                               ; bf_time_pcm   ;
;          |delay_chain:mic_delay_chain|                                                                                                  ; 1313.8 (1313.8)      ; 2075.4 (2075.4)                  ; 762.1 (762.1)                                     ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1284 (1284)         ; 4295 (4295)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain                                                                                                                                                                                                                                                                          ; delay_chain                                          ; bf_time_pcm   ;
;          |mic_channel:mic_ch[0].mic_channel|                                                                                            ; 311.5 (145.1)        ; 354.6 (164.6)                    ; 43.9 (20.2)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 567 (241)           ; 358 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                          ; bf_time_pcm   ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.3 (165.3)        ; 188.5 (188.5)                    ; 23.2 (23.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (324)           ; 356 (356)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                              ; bf_time_pcm   ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                           ; bf_time_pcm   ;
;          |mic_channel:mic_ch[1].mic_channel|                                                                                            ; 304.8 (139.0)        ; 349.2 (159.2)                    ; 44.7 (20.5)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 561 (235)           ; 360 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                          ; bf_time_pcm   ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.8 (164.8)        ; 189.0 (189.0)                    ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (324)           ; 358 (358)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                              ; bf_time_pcm   ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                           ; bf_time_pcm   ;
;          |mic_channel:mic_ch[2].mic_channel|                                                                                            ; 299.0 (134.7)        ; 338.3 (144.8)                    ; 40.8 (10.3)                                       ; 1.5 (0.2)                        ; 0.0 (0.0)            ; 561 (235)           ; 355 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                          ; bf_time_pcm   ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 192.3 (192.3)                    ; 30.3 (30.3)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 324 (324)           ; 353 (353)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                              ; bf_time_pcm   ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                           ; bf_time_pcm   ;
;          |mic_channel:mic_ch[3].mic_channel|                                                                                            ; 310.4 (144.1)        ; 341.7 (152.7)                    ; 33.5 (10.3)                                       ; 2.2 (1.8)                        ; 0.0 (0.0)            ; 564 (238)           ; 361 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                          ; bf_time_pcm   ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.3 (165.3)        ; 187.7 (187.7)                    ; 22.8 (22.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 324 (324)           ; 359 (359)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                              ; bf_time_pcm   ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                           ; bf_time_pcm   ;
;          |mic_clk_gen:mic_clk_gen|                                                                                                      ; 22.2 (22.2)          ; 23.0 (23.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen                                                                                                                                                                                                                                                                              ; mic_clk_gen                                          ; bf_time_pcm   ;
;          |mic_hiu:mic_hiu|                                                                                                              ; 107.2 (107.2)        ; 120.4 (120.4)                    ; 16.2 (16.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 175 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu                                                                                                                                                                                                                                                                                      ; mic_hiu                                              ; bf_time_pcm   ;
;          |mic_pcm_to_av_st:mic_aud_av_st|                                                                                               ; 7.0 (7.0)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st                                                                                                                                                                                                                                                                       ; mic_pcm_to_av_st                                     ; bf_time_pcm   ;
;          |mic_sum:mic_sum|                                                                                                              ; 15.8 (15.8)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_sum:mic_sum                                                                                                                                                                                                                                                                                      ; mic_sum                                              ; bf_time_pcm   ;
;       |pwm_ctrl:pwm_ctrl|                                                                                                               ; 123.2 (123.2)        ; 141.0 (141.0)                    ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 199 (199)           ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl                                                                                                                                                                                                                                                                                                  ; pwm_ctrl                                             ; bf_time_pcm   ;
;    |pzdyqx:nabboc|                                                                                                                      ; 60.0 (0.0)           ; 72.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                               ; work          ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 60.0 (6.8)           ; 72.5 (7.5)                       ; 13.0 (1.2)                                        ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 92 (12)             ; 77 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                          ; work          ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 28.0 (11.5)          ; 34.0 (15.0)                      ; 6.0 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 31 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                             ; work          ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 16.5 (16.5)          ; 19.0 (19.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                                             ; work          ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 10.8 (10.8)          ; 16.7 (16.7)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                                             ; work          ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                                             ; work          ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                                             ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 103.0 (0.5)          ; 115.0 (0.5)                      ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (1)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                              ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 102.5 (0.0)          ; 114.5 (0.0)                      ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                          ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 102.5 (0.0)          ; 114.5 (0.0)                      ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                          ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 102.5 (3.0)          ; 114.5 (4.7)                      ; 12.0 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (2)             ; 110 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 99.5 (0.0)           ; 109.8 (0.0)                      ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 99.5 (73.1)          ; 109.8 (81.3)                     ; 10.3 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 171 (123)           ; 101 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                         ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                           ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.6 (10.6)          ; 13.8 (13.8)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                       ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_CLK      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT      ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD      ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]    ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS         ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS         ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; --    ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                               ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                              ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                               ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                               ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                             ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                  ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                             ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                          ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_i2c_sda:i2c_sda|read_mux_out~0                                                                                                           ; 0                 ; 0       ;
; GPIO_0[0]                                                                                                                                                                                                                              ;                   ;         ;
;      - bbb_array_adapter:bbb_array_adapter|adapter_out_ff[0][0]                                                                                                                                                                        ; 0                 ; 0       ;
; GPIO_0[1]                                                                                                                                                                                                                              ;                   ;         ;
;      - bbb_array_adapter:bbb_array_adapter|adapter_out_ff[0][1]                                                                                                                                                                        ; 1                 ; 0       ;
; GPIO_0[2]                                                                                                                                                                                                                              ;                   ;         ;
;      - bbb_array_adapter:bbb_array_adapter|adapter_out_ff[0][2]~feeder                                                                                                                                                                 ; 1                 ; 0       ;
; GPIO_0[3]                                                                                                                                                                                                                              ;                   ;         ;
;      - bbb_array_adapter:bbb_array_adapter|adapter_out_ff[0][3]                                                                                                                                                                        ; 0                 ; 0       ;
; GPIO_0[16]                                                                                                                                                                                                                             ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index[0]~1                                                                                                              ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|wait_one_clk~0                                                                                                              ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|valid_bit~0                                                                                                                 ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left~0                                                                                                              ; 1                 ; 0       ;
; AUD_BCLK                                                                                                                                                                                                                               ;                   ;         ;
;      - AUD_BCLK~_wirecell                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - AUD_BCLK~inputCLKENA0                                                                                                                                                                                                           ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                                                                                            ;                   ;         ;
;      - ALTCLKCTRL:clk_gate_nco|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1                                                                                              ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|counter_ff[0]                                                                                                        ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[0]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[8]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[4]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[12]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[2]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[10]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[6]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[14]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[1]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[9]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[5]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[13]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[3]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[11]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[7]                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[15]                                                                                                          ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~4 ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~2 ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|counter_ff[4]~1                                                                                                             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|counter_ff[3]~3                                                                                                             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|counter_ff[3]~0                                                                                                      ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|counter_ff[2]~1                                                                                                      ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|counter_ff[1]~2                                                                                                      ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|again_ff~0                                                                                                           ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~0                      ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~0             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~0             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1~0             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_rdreq~0                                        ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|_~1                      ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|counter_ff[2]~5                                                                                                             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|counter_ff[1]~6                                                                                                             ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|counter_ff[0]~7                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[0]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[1]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[2]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[3]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[4]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[5]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[6]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[7]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[8]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[9]                                                                                                                                                                      ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[10]                                                                                                                                                                     ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[11]                                                                                                                                                                     ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[12]                                                                                                                                                                     ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[13]                                                                                                                                                                     ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[14]                                                                                                                                                                     ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                                                            ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|za_data[15]                                                                                                                                                                     ; 0                 ; 7       ;
; GPIO_0[8]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                               ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                 ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|read_mux_out[2]                                                                                                                                                                     ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|d1_data_in[2]                                                                                                                                                                       ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[2]                                                                                                                                                                         ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                 ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|read_mux_out[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|d1_data_in[1]                                                                                                                                                                       ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[1]                                                                                                                                                                         ; 1                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[7]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[7]~feeder                                                                                                                                                                  ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[6]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[6]                                                                                                                                                                         ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[5]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[5]                                                                                                                                                                         ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[4]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[4]~feeder                                                                                                                                                                  ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                 ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|read_mux_out[3]                                                                                                                                                                     ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|d1_data_in[3]~feeder                                                                                                                                                                ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[3]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[3]                                                                                                                                                                         ; 0                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[9]                                                                                                                                                                         ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                 ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|read_mux_out[0]                                                                                                                                                                     ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|d1_data_in[0]~feeder                                                                                                                                                                ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[0]                                                                                                                                                                       ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[0]                                                                                                                                                                         ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                  ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|read_mux_out[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|d1_data_in[8]                                                                                                                                                                         ; 1                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                                                                                             ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~0                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~1                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~2                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~3                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~4                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~5                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~6                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~7                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~8                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~9                                                                                                       ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~10                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~11                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~12                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~13                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~14                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~15                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~16                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~17                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~18                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~19                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~20                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~21                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~22                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~23                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~24                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~25                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~26                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~27                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~28                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~29                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~30                                                                                                      ; 1                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~31                                                                                                      ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y4_N1 ; 3231    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                                                                                 ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y6_N1 ; 9       ; Clock                                              ; yes    ; Regional Clock       ; RCLK63           ; --                                                                                 ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                   ; PIN_H7                    ; 197     ; Clock                                              ; yes    ; Global Clock         ; GCLK13           ; --                                                                                 ;
; AUD_BCLK~_wirecell                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y80_N36       ; 259     ; Clock                                              ; yes    ; Global Clock         ; GCLK12           ; AUD_DACLRCK                                                                        ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                ; PIN_H8                    ; 35      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                                                                                 ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                  ; 5081    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16 ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                  ; 2627    ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                                                                                 ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                  ; 648     ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec~1 ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 503     ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3             ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bbb_array_adapter:bbb_array_adapter|Equal0~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y27_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|read_data[5]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y15_N39       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[15]~8                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y15_N36      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[16]~9                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y15_N54      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[28]~10                                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y15_N24      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[32]~11                                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y15_N39      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[46]~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y16_N27       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|SEG7_IF:seg7|reg_file[5]~1                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y15_N42      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                      ; FF_X57_Y16_N14            ; 7509    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                             ; FF_X33_Y23_N26            ; 165     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                              ; FF_X33_Y11_N53            ; 608     ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                      ; FF_X40_Y9_N14             ; 20      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                  ; FF_X34_Y20_N8             ; 511     ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[12]~0                                                                                                                                                                                                                                ; LABCELL_X57_Y34_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                   ; FF_X57_Y34_N14            ; 57      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_rdreq~0                                                                                                                                                                   ; MLABCELL_X59_Y34_N6       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_wrreq~0                                                                                                                                                                   ; LABCELL_X57_Y34_N45       ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index[0]~1                                                                                                                                                                                                                                         ; LABCELL_X56_Y32_N0        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                   ; FF_X59_Y35_N53            ; 56      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_rdreq~0                                                                                                                                                                   ; LABCELL_X57_Y36_N45       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_wrreq~1                                                                                                                                                                   ; MLABCELL_X59_Y36_N9       ; 19      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|always3~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y32_N57       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|always3~1                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y32_N36      ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|dacfifo_writedata[15]~0                                                                                                                                                                                                                                                       ; LABCELL_X50_Y32_N39       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|dacfifo_writedata[31]~1                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y33_N42      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|data32_from_adcfifo[17]~0                                                                                                                                                                                                                                                     ; MLABCELL_X59_Y33_N48      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|data32_from_adcfifo_2[0]~0                                                                                                                                                                                                                                                    ; LABCELL_X53_Y33_N42       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|fifo_clear                                                                                                                                                                                                                                                                    ; FF_X50_Y32_N32            ; 204     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|reg_readdata[2]~3                                                                                                                                                                                                                                                             ; LABCELL_X51_Y32_N57       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                         ; LABCELL_X45_Y32_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                             ; LABCELL_X46_Y28_N39       ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                             ; LABCELL_X55_Y33_N12       ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|pending_read_count[1]~0                                                                                                                                                                                                                     ; LABCELL_X46_Y32_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; FF_X46_Y33_N14            ; 377     ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_i2c_sda:i2c_sda|data_dir                                                                                                                                                                                                                                            ; FF_X50_Y32_N46            ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|bf_time_pcm_audio_subsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                               ; LABCELL_X48_Y32_N0        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                ; FF_X9_Y2_N38              ; 74      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                       ; LABCELL_X9_Y2_N15         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                          ; MLABCELL_X15_Y4_N39       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                           ; MLABCELL_X8_Y2_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_avalon_st_jtag_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                          ; MLABCELL_X8_Y2_N39        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|a_fefifo_fgf:fifo_state|_~0                                                  ; MLABCELL_X15_Y4_N36       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                   ; FF_X16_Y6_N47             ; 23      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                  ; MLABCELL_X15_Y4_N33       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                  ; LABCELL_X13_Y2_N24        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y18_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y20_N24      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y20_N27      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y19_N18       ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y20_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                 ; FF_X21_Y20_N5             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                     ; FF_X21_Y20_N53            ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                            ; FF_X27_Y19_N22            ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y23_N51       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                    ; FF_X23_Y22_N56            ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_stall                                                                                                                                                                                                                                                                                                    ; FF_X21_Y23_N44            ; 73      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                 ; FF_X21_Y23_N8             ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y22_N39       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y20_N54       ; 833     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_status_reg_pie~0                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y23_N18       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_wr_dst_reg_from_M~DUPLICATE                                                                                                                                                                                                                                                                                  ; FF_X34_Y27_N28            ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Add7~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y26_N33       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y25_N57      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                         ; FF_X35_Y28_N35            ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y24_N24       ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y27_N15       ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y24_N45      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                        ; FF_X31_Y24_N29            ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[15]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y26_N45      ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[28]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y27_N51       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Equal185~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y22_N6        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Equal299~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y27_N30       ; 39      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_iw~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y24_N42      ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_stall                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y27_N0        ; 184     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y24_N42       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y24_N15       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                                                                                                     ; FF_X27_Y23_N17            ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                              ; FF_X31_Y23_N47            ; 39      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                   ; FF_X25_Y25_N44            ; 47      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_pipe_flush_waddr[4]~2                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y25_N39       ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                             ; FF_X17_Y18_N11            ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|jxuir                                                                    ; FF_X12_Y8_N7              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                   ; LABCELL_X12_Y8_N39        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~2                                                   ; LABCELL_X17_Y11_N30       ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                     ; LABCELL_X12_Y8_N57        ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                        ; FF_X12_Y8_N26             ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[18]~20                                                                      ; LABCELL_X7_Y8_N18         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[18]~21                                                                      ; LABCELL_X1_Y6_N30         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[1]~10                                                                       ; MLABCELL_X6_Y7_N0         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[1]~9                                                                        ; LABCELL_X4_Y8_N51         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[36]~15                                                                      ; LABCELL_X1_Y6_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                  ; LABCELL_X19_Y12_N21       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                             ; LABCELL_X19_Y12_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|break_readreg[23]~0                                                                                                                                                                ; LABCELL_X12_Y8_N30        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|break_readreg[23]~1                                                                                                                                                                ; MLABCELL_X8_Y8_N12        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                       ; FF_X16_Y13_N25            ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[26]~9                                                                                                                                                                            ; LABCELL_X17_Y11_N48       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                                            ; LABCELL_X17_Y11_N33       ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[8]~10                                                                                                                                                                            ; MLABCELL_X15_Y12_N27      ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                         ; LABCELL_X13_Y12_N39       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                           ; LABCELL_X19_Y12_N18       ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_offset_field[1]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y20_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[7]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y19_N30       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y23_N39      ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y23_N48      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y23_N15      ; 1547    ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                             ; FF_X40_Y24_N22            ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y18_N21       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y24_N57       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y24_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y21_N12       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y25_N54       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0|always4~0                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y14_N48       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y14_N39       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_data_format_adapter_0:data_format_adapter_0|state_register[0]                                                                                                                                                                                                                                                          ; FF_X66_Y14_N26            ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                               ; MLABCELL_X6_Y6_N21        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                ; MLABCELL_X6_Y6_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                  ; LABCELL_X24_Y11_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                   ; LABCELL_X9_Y6_N54         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                  ; MLABCELL_X6_Y6_N45        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                         ; MLABCELL_X28_Y13_N33      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; LABCELL_X24_Y11_N39       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y13_N48      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                            ; FF_X24_Y11_N29            ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y13_N12      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y11_N48       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                             ; FF_X28_Y13_N5             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y13_N0        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_key:key|always1~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y17_N54       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_led:led|data_out[0]~3                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y14_N0        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~1                                                                                                                                                                                                                            ; LABCELL_X51_Y20_N0        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~2                                                                                                                                                                                                                            ; LABCELL_X51_Y20_N15       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~3                                                                                                                                                                                                                            ; LABCELL_X53_Y20_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~4                                                                                                                                                                                                                             ; LABCELL_X53_Y18_N24       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                ; MLABCELL_X52_Y21_N51      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                             ; MLABCELL_X52_Y17_N12      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~1                                                                                                                                                                                                                            ; LABCELL_X48_Y23_N3        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~3                                                                                                                                                                                                                        ; LABCELL_X53_Y18_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                            ; LABCELL_X53_Y18_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                               ; MLABCELL_X52_Y14_N27      ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                          ; FF_X52_Y21_N26            ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                          ; FF_X52_Y21_N23            ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                          ; FF_X52_Y21_N14            ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                     ; FF_X50_Y20_N38            ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~2                                                                                                                                                                                                                ; LABCELL_X50_Y21_N48       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                          ; LABCELL_X48_Y21_N57       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~3                                                                                                                                                                                                                          ; LABCELL_X43_Y24_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                          ; LABCELL_X43_Y24_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                           ; LABCELL_X48_Y21_N21       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                            ; LABCELL_X48_Y9_N0         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y12_N21       ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                          ; LABCELL_X53_Y20_N30       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y20_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                         ; FF_X1_Y1_N26              ; 21      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                       ; LABCELL_X2_Y1_N30         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                              ; LABCELL_X12_Y3_N15        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                               ; LABCELL_X42_Y5_N12        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                        ; MLABCELL_X6_Y2_N42        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                        ; LABCELL_X10_Y2_N39        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                             ; MLABCELL_X6_Y1_N24        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                 ; FF_X9_Y4_N59              ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                          ; LABCELL_X7_Y4_N33         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                             ; LABCELL_X4_Y5_N21         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                              ; FF_X6_Y2_N13              ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                  ; LABCELL_X12_Y2_N36        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                  ; LABCELL_X1_Y2_N21         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                 ; MLABCELL_X3_Y3_N27        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                    ; MLABCELL_X6_Y5_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                     ; MLABCELL_X3_Y3_N6         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                   ; LABCELL_X4_Y1_N27         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                       ; MLABCELL_X3_Y1_N9         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                      ; LABCELL_X7_Y4_N30         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                      ; MLABCELL_X6_Y3_N3         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                          ; FF_X1_Y2_N32              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                      ; MLABCELL_X6_Y2_N30        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                          ; LABCELL_X7_Y4_N42         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                          ; LABCELL_X7_Y4_N15         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                       ; LABCELL_X7_Y4_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                                                                                                     ; FF_X1_Y7_N23              ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                 ; MLABCELL_X3_Y1_N33        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                   ; LABCELL_X1_Y1_N30         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~0                                                                                                                    ; LABCELL_X1_Y1_N6          ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                        ; MLABCELL_X6_Y3_N42        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                        ; LABCELL_X4_Y1_N18         ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                      ; LABCELL_X4_Y1_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                           ; LABCELL_X4_Y1_N24         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                          ; FF_X3_Y1_N2               ; 44      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                         ; LABCELL_X12_Y3_N39        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                       ; FF_X27_Y10_N41            ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                         ; LABCELL_X31_Y11_N33       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_esc~0                                                                                                                                                                                                                                                         ; LABCELL_X31_Y11_N57       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                         ; LABCELL_X27_Y10_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X9_Y5_N29              ; 249     ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                        ; LABCELL_X46_Y28_N15       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|read~0                                                                                                                                                                                                                      ; LABCELL_X43_Y30_N42       ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|write                                                                                                                                                                                                                       ; LABCELL_X45_Y30_N51       ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                     ; LABCELL_X46_Y24_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                    ; LABCELL_X48_Y27_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                    ; LABCELL_X46_Y30_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                    ; LABCELL_X46_Y30_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                    ; LABCELL_X46_Y30_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                    ; LABCELL_X48_Y25_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                    ; LABCELL_X51_Y28_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y29_N36      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y29_N15      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y29_N3       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                    ; LABCELL_X50_Y29_N48       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                     ; LABCELL_X45_Y24_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                    ; LABCELL_X50_Y29_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                    ; LABCELL_X50_Y29_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                    ; LABCELL_X46_Y29_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                    ; LABCELL_X46_Y29_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                    ; LABCELL_X45_Y26_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                    ; LABCELL_X45_Y26_N9        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                    ; LABCELL_X45_Y26_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y26_N27      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y26_N42      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y26_N54      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                     ; LABCELL_X45_Y24_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                    ; LABCELL_X50_Y27_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                    ; LABCELL_X50_Y27_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always32~0                                                                                                                                                                                                                    ; LABCELL_X50_Y27_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always33~0                                                                                                                                                                                                                    ; LABCELL_X43_Y27_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always34~0                                                                                                                                                                                                                    ; LABCELL_X46_Y27_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always35~0                                                                                                                                                                                                                    ; LABCELL_X46_Y27_N9        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always36~0                                                                                                                                                                                                                    ; LABCELL_X46_Y27_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always37~0                                                                                                                                                                                                                    ; LABCELL_X42_Y27_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always38~0                                                                                                                                                                                                                    ; LABCELL_X42_Y27_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always39~0                                                                                                                                                                                                                    ; LABCELL_X40_Y27_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                     ; LABCELL_X45_Y24_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always40~0                                                                                                                                                                                                                    ; LABCELL_X46_Y26_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always41~0                                                                                                                                                                                                                    ; LABCELL_X46_Y26_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always42~0                                                                                                                                                                                                                    ; LABCELL_X46_Y26_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always43~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y24_N24      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always44~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y24_N12      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always45~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y24_N36      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always46~0                                                                                                                                                                                                                    ; LABCELL_X42_Y28_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always47~0                                                                                                                                                                                                                    ; LABCELL_X42_Y28_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always48~0                                                                                                                                                                                                                    ; LABCELL_X42_Y28_N6        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always49~0                                                                                                                                                                                                                    ; MLABCELL_X39_Y28_N24      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                     ; LABCELL_X48_Y26_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always50~0                                                                                                                                                                                                                    ; MLABCELL_X39_Y28_N45      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always51~0                                                                                                                                                                                                                    ; LABCELL_X45_Y27_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always52~0                                                                                                                                                                                                                    ; LABCELL_X45_Y27_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always53~0                                                                                                                                                                                                                    ; LABCELL_X43_Y27_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always54~0                                                                                                                                                                                                                    ; LABCELL_X43_Y27_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always55~0                                                                                                                                                                                                                    ; LABCELL_X45_Y25_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always56~0                                                                                                                                                                                                                    ; LABCELL_X45_Y25_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always57~0                                                                                                                                                                                                                    ; LABCELL_X45_Y25_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always58~0                                                                                                                                                                                                                    ; LABCELL_X48_Y25_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always59~0                                                                                                                                                                                                                    ; LABCELL_X48_Y25_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                     ; LABCELL_X48_Y26_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always60~0                                                                                                                                                                                                                    ; LABCELL_X48_Y30_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always61~0                                                                                                                                                                                                                    ; LABCELL_X48_Y30_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always62~0                                                                                                                                                                                                                    ; LABCELL_X48_Y30_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always63~0                                                                                                                                                                                                                    ; MLABCELL_X39_Y28_N54      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always64~0                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always65~0                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always66~0                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always67~0                                                                                                                                                                                                                    ; LABCELL_X50_Y28_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always68~0                                                                                                                                                                                                                    ; LABCELL_X50_Y28_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always69~0                                                                                                                                                                                                                    ; LABCELL_X50_Y28_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                     ; LABCELL_X48_Y26_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always70~0                                                                                                                                                                                                                    ; LABCELL_X51_Y28_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always71~0                                                                                                                                                                                                                    ; LABCELL_X51_Y28_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always72~0                                                                                                                                                                                                                    ; LABCELL_X40_Y28_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always73~0                                                                                                                                                                                                                    ; LABCELL_X40_Y28_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always74~0                                                                                                                                                                                                                    ; LABCELL_X40_Y28_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always75~0                                                                                                                                                                                                                    ; LABCELL_X43_Y29_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always76~0                                                                                                                                                                                                                    ; LABCELL_X43_Y29_N15       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always77~0                                                                                                                                                                                                                    ; LABCELL_X43_Y29_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always78~0                                                                                                                                                                                                                    ; LABCELL_X42_Y29_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always79~0                                                                                                                                                                                                                    ; LABCELL_X42_Y29_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                     ; LABCELL_X46_Y25_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always80~0                                                                                                                                                                                                                    ; LABCELL_X42_Y29_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always81~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y25_N51      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always82~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y25_N39      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always83~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y25_N3       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always84~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y30_N18      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always85~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y30_N39      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always86~0                                                                                                                                                                                                                    ; MLABCELL_X47_Y30_N0       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always87~0                                                                                                                                                                                                                    ; LABCELL_X48_Y28_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always88~0                                                                                                                                                                                                                    ; LABCELL_X48_Y28_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always89~0                                                                                                                                                                                                                    ; LABCELL_X48_Y28_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                     ; LABCELL_X46_Y25_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always90~0                                                                                                                                                                                                                    ; LABCELL_X48_Y27_N42       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always91~0                                                                                                                                                                                                                    ; LABCELL_X48_Y27_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always92~0                                                                                                                                                                                                                    ; LABCELL_X48_Y29_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always93~0                                                                                                                                                                                                                    ; LABCELL_X48_Y29_N39       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always94~0                                                                                                                                                                                                                    ; LABCELL_X48_Y29_N27       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always95~0                                                                                                                                                                                                                    ; LABCELL_X46_Y24_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                     ; LABCELL_X46_Y25_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                 ; LABCELL_X46_Y28_N18       ; 103     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rsp_fifo|write~0                                                                                                                                                                                                                       ; LABCELL_X46_Y28_N45       ; 106     ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|always0~0                                                                                                                                                                                                               ; LABCELL_X40_Y20_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X46_Y15_N36       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                          ; LABCELL_X46_Y15_N42       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y14_N21      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                          ; LABCELL_X46_Y14_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                               ; LABCELL_X35_Y14_N27       ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                             ; LABCELL_X35_Y14_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                    ; LABCELL_X40_Y24_N9        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                             ; LABCELL_X46_Y17_N15       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwm_ctrl_avalon_slave_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                           ; LABCELL_X46_Y17_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                 ; LABCELL_X31_Y15_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                              ; LABCELL_X27_Y8_N24        ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X31_Y15_N18       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                            ; LABCELL_X29_Y15_N48       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                            ; LABCELL_X29_Y15_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                            ; LABCELL_X29_Y14_N6        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                            ; LABCELL_X29_Y15_N33       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                            ; MLABCELL_X28_Y15_N57      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                            ; LABCELL_X30_Y14_N12       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                           ; FF_X27_Y15_N56            ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; FF_X29_Y15_N5             ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                        ; LABCELL_X29_Y15_N27       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                          ; FF_X29_Y15_N2             ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                          ; FF_X29_Y15_N23            ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                          ; FF_X29_Y15_N59            ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                          ; FF_X29_Y15_N20            ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                          ; FF_X29_Y15_N56            ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                               ; LABCELL_X31_Y15_N39       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                 ; LABCELL_X48_Y15_N3        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                   ; LABCELL_X50_Y15_N24       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                             ; MLABCELL_X39_Y19_N57      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                           ; LABCELL_X40_Y19_N51       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                     ; MLABCELL_X52_Y15_N48      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; MLABCELL_X34_Y15_N54      ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                       ; MLABCELL_X47_Y18_N9       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; MLABCELL_X34_Y19_N18      ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                     ; LABCELL_X37_Y27_N15       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; LABCELL_X35_Y22_N12       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                       ; LABCELL_X50_Y14_N6        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; LABCELL_X36_Y14_N30       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                       ; LABCELL_X50_Y17_N57       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; LABCELL_X35_Y17_N48       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                       ; LABCELL_X43_Y18_N24       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; LABCELL_X36_Y16_N18       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X35_Y14_N0        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X48_Y15_N6        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X46_Y17_N0        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                       ; LABCELL_X46_Y28_N48       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X45_Y14_N48       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X46_Y15_N0        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LABCELL_X40_Y19_N36       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                           ; LABCELL_X53_Y19_N57       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                           ; LABCELL_X36_Y19_N45       ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                  ; LABCELL_X31_Y15_N15       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]~0                                                                                                                                                                                                  ; LABCELL_X33_Y19_N54       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                               ; LABCELL_X30_Y19_N0        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                        ; MLABCELL_X39_Y23_N12      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_master_limiter|pending_response_count[6]~0                                                                                                                                                                                                    ; LABCELL_X51_Y18_N15       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_master_limiter|save_dest_id~1                                                                                                                                                                                                                 ; LABCELL_X53_Y14_N57       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                               ; LABCELL_X30_Y9_N21        ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                     ; FF_X31_Y14_N5             ; 73      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                  ; LABCELL_X31_Y15_N9        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; LABCELL_X53_Y19_N15       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                               ; MLABCELL_X52_Y19_N6       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; MLABCELL_X52_Y15_N9       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~0                                                                                                                                                                                                               ; LABCELL_X51_Y15_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; MLABCELL_X47_Y18_N3       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0                                                                                                                                                                                                               ; MLABCELL_X47_Y18_N30      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; LABCELL_X35_Y22_N6        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                               ; LABCELL_X35_Y22_N33       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                           ; LABCELL_X43_Y24_N9        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_006|update_grant~0                                                                                                                                                                                                               ; LABCELL_X43_Y24_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; LABCELL_X42_Y21_N0        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_007|update_grant~0                                                                                                                                                                                                               ; LABCELL_X42_Y21_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; MLABCELL_X47_Y13_N0       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_009|update_grant~0                                                                                                                                                                                                               ; MLABCELL_X47_Y13_N51      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; LABCELL_X51_Y16_N27       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_010|update_grant~0                                                                                                                                                                                                               ; LABCELL_X50_Y16_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                           ; LABCELL_X43_Y16_N0        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux_001:cmd_mux_012|update_grant~0                                                                                                                                                                                                               ; LABCELL_X43_Y16_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1332w[3]                                                                                                                                                                                                ; LABCELL_X42_Y19_N27       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1349w[3]                                                                                                                                                                                                ; LABCELL_X42_Y19_N15       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1359w[3]                                                                                                                                                                                                ; LABCELL_X42_Y19_N54       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1369w[3]                                                                                                                                                                                                ; LABCELL_X42_Y19_N36       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1379w[3]                                                                                                                                                                                                ; LABCELL_X42_Y19_N21       ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y9_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|active_rnw~0                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y8_N0         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                 ; LABCELL_X30_Y15_N27       ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|bf_time_pcm_sdram_input_efifo_module:the_bf_time_pcm_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                 ; LABCELL_X30_Y15_N48       ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|comb~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y6_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_addr[2]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y4_N45        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                          ; FF_X30_Y8_N20             ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                          ; FF_X29_Y5_N17             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X24_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X26_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X30_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X18_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X32_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X32_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X26_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X24_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N39     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X30_Y0_N56     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X18_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N62     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N45     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N79     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N96     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_sw:sw|always1~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y16_N30       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|always0~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y17_N9       ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|always0~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y17_N51      ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y17_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N42       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N6        ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y17_N36       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|LessThan0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y18_N27       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][24][2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y25_N48       ; 1069    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][3]~0                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y23_N42       ; 1071    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][21][2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X64_Y28_N15       ; 1071    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X81_Y31_N51       ; 1084    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_osr_ff[4]~0                                                                                                                                                                                                                                                                              ; LABCELL_X67_Y26_N6        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y26_N6        ; 166     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec~1                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y26_N18       ; 146     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.DISABLE                                                                                                                                                                                                                                                                             ; FF_X61_Y26_N50            ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.SOFT_RESET                                                                                                                                                                                                                                                                          ; FF_X73_Y26_N26            ; 4502    ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|toggle                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y26_N39       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always10~0                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y22_N36       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always12~0                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y18_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always16~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y27_N21      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always17~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y27_N18      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always18~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y27_N24      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always19~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y27_N33      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always5~0                                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always6~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y18_N6       ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always7~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y18_N21      ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|byteenable_ext_2[3]                                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y18_N48      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[0]                                                                                                                                                                                                                                                                                          ; FF_X65_Y33_N56            ; 393     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[1]                                                                                                                                                                                                                                                                                          ; FF_X81_Y31_N59            ; 395     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[2]                                                                                                                                                                                                                                                                                          ; FF_X79_Y15_N41            ; 390     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[3]                                                                                                                                                                                                                                                                                          ; FF_X81_Y31_N35            ; 396     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][5]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y18_N51      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][5]~3                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y18_N30      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][5]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y18_N9       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][5]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y18_N18      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|fftpts_out_ff[10]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X55_Y21_N57       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|fftpts_out_ff[7]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y22_N27       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|mic_enable_ff~0                                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y22_N45       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X55_Y21_N27       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|always6~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y19_N27       ; 39      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][15]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y22_N33       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][23]~3                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y19_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][31]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y18_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[0][7]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y19_N42       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][15]~6                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y19_N36       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][23]~7                                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y18_N39       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][31]~4                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y18_N9        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_duty_ff[1][7]~5                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y20_N39       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|ch_en_ff[1]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y19_N51       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[15]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y20_N30       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[23]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y20_N48       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[31]~3                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y18_N42       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|pwm_ctrl:pwm_ctrl|cnt_max_ff[7]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y19_N45       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                      ; FF_X6_Y10_N47             ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                     ; FF_X3_Y8_N59              ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X10_Y12_N8             ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                        ; FF_X11_Y10_N59            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                        ; FF_X10_Y10_N5             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                        ; FF_X11_Y10_N53            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                        ; FF_X12_Y10_N56            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                        ; FF_X12_Y10_N50            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                        ; FF_X12_Y11_N56            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                        ; FF_X12_Y11_N50            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                        ; FF_X10_Y13_N8             ; 24      ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                        ; LABCELL_X10_Y12_N21       ; 19      ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                           ; LABCELL_X11_Y10_N57       ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y4_N33        ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y4_N45        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y4_N15        ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y10_N45       ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y8_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y4_N12        ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X4_Y2_N20              ; 111     ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3                      ; LABCELL_X1_Y5_N9          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y5_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; LABCELL_X2_Y5_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~15                          ; LABCELL_X2_Y5_N6          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~20                          ; LABCELL_X2_Y5_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~11                            ; LABCELL_X4_Y4_N42         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                             ; MLABCELL_X6_Y4_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~0              ; LABCELL_X1_Y5_N15         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X4_Y4_N0          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                    ; MLABCELL_X3_Y6_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~12                   ; LABCELL_X7_Y3_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~16                   ; MLABCELL_X3_Y6_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2      ; LABCELL_X1_Y5_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X2_Y3_N42         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y2_N56              ; 18      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X4_Y2_N44              ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X8_Y4_N29              ; 57      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y3_N38              ; 150     ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0         ; LABCELL_X7_Y3_N0          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X4_Y2_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X9_Y3_N2               ; 123     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y5_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+
; Name                                                                                                                                                  ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+
; ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk      ; CLKCTRL_G6                 ; 5081    ; Global Clock         ; GCLK6            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16 ;
; ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk        ; CLKCTRL_G4                 ; 648     ; Global Clock         ; GCLK4            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec~1 ;
; ALTCLKCTRL:clk_gate_nco|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk        ; CLKCTRL_G12                ; 259     ; Global Clock         ; GCLK12           ; AUD_DACLRCK                                                                        ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                    ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                                                                                 ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                      ; PLLOUTPUTCOUNTER_X0_Y4_N1  ; 3231    ; Global Clock         ; GCLK0            ; --                                                                                 ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 9       ; Regional Clock       ; RCLK63           ; --                                                                                 ;
; ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                      ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 1       ; Global Clock         ; GCLK5            ; --                                                                                 ;
; ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                                            ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                                                                                 ;
; ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]                                              ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK7            ; --                                                                                 ;
; AUD_BCLK                                                                                                                                              ; PIN_H7                     ; 197     ; Global Clock         ; GCLK13           ; --                                                                                 ;
; CLOCK_50                                                                                                                                              ; PIN_AF14                   ; 2627    ; Global Clock         ; GCLK1            ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X57_Y16_N14             ; 7509    ; Global Clock         ; GCLK3            ; --                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                  ;
+----------------------------------------------------------------------------------------+---------+
; Name                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------+---------+
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.SOFT_RESET      ; 4502    ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0          ; 1548    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][2]~0 ; 1084    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][21][2]~0 ; 1071    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][3]~0 ; 1071    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][24][2]~0 ; 1069    ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_stall                                    ; 833     ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_002|r_sync_rst          ; 608     ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|r_sync_rst              ; 511     ;
; altera_internal_jtag~TCKUTAP                                                           ; 503     ;
+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_57g1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 65536        ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1048576 ; 65536                       ; 16                          ; --                          ; --                          ; 1048576             ; 128         ; 0          ; ALT_NCO_nco_ii_0_sin.hex                    ; M10K_X26_Y47_N0, M10K_X26_Y58_N0, M10K_X38_Y50_N0, M10K_X14_Y50_N0, M10K_X26_Y61_N0, M10K_X14_Y51_N0, M10K_X26_Y46_N0, M10K_X26_Y37_N0, M10K_X5_Y46_N0, M10K_X76_Y19_N0, M10K_X38_Y42_N0, M10K_X14_Y34_N0, M10K_X41_Y36_N0, M10K_X26_Y45_N0, M10K_X41_Y41_N0, M10K_X14_Y63_N0, M10K_X26_Y36_N0, M10K_X69_Y22_N0, M10K_X41_Y42_N0, M10K_X49_Y66_N0, M10K_X69_Y15_N0, M10K_X41_Y61_N0, M10K_X49_Y58_N0, M10K_X26_Y67_N0, M10K_X38_Y52_N0, M10K_X38_Y64_N0, M10K_X5_Y51_N0, M10K_X38_Y53_N0, M10K_X38_Y54_N0, M10K_X5_Y52_N0, M10K_X41_Y58_N0, M10K_X26_Y54_N0, M10K_X41_Y56_N0, M10K_X14_Y58_N0, M10K_X38_Y59_N0, M10K_X26_Y56_N0, M10K_X41_Y67_N0, M10K_X14_Y64_N0, M10K_X49_Y64_N0, M10K_X38_Y56_N0, M10K_X41_Y62_N0, M10K_X41_Y50_N0, M10K_X49_Y52_N0, M10K_X26_Y55_N0, M10K_X38_Y61_N0, M10K_X26_Y48_N0, M10K_X41_Y60_N0, M10K_X49_Y47_N0, M10K_X38_Y51_N0, M10K_X5_Y10_N0, M10K_X14_Y40_N0, M10K_X49_Y55_N0, M10K_X38_Y48_N0, M10K_X14_Y37_N0, M10K_X38_Y67_N0, M10K_X38_Y60_N0, M10K_X38_Y55_N0, M10K_X14_Y52_N0, M10K_X41_Y64_N0, M10K_X41_Y66_N0, M10K_X41_Y40_N0, M10K_X14_Y57_N0, M10K_X41_Y57_N0, M10K_X38_Y57_N0, M10K_X14_Y33_N0, M10K_X26_Y40_N0, M10K_X41_Y48_N0, M10K_X41_Y51_N0, M10K_X5_Y47_N0, M10K_X69_Y32_N0, M10K_X14_Y45_N0, M10K_X26_Y49_N0, M10K_X14_Y28_N0, M10K_X26_Y42_N0, M10K_X38_Y46_N0, M10K_X41_Y55_N0, M10K_X69_Y34_N0, M10K_X49_Y46_N0, M10K_X76_Y27_N0, M10K_X5_Y40_N0, M10K_X26_Y41_N0, M10K_X26_Y66_N0, M10K_X5_Y50_N0, M10K_X49_Y62_N0, M10K_X14_Y48_N0, M10K_X49_Y48_N0, M10K_X41_Y47_N0, M10K_X76_Y30_N0, M10K_X14_Y42_N0, M10K_X26_Y39_N0, M10K_X14_Y10_N0, M10K_X14_Y27_N0, M10K_X41_Y43_N0, M10K_X69_Y26_N0, M10K_X69_Y36_N0, M10K_X14_Y46_N0, M10K_X5_Y43_N0, M10K_X69_Y33_N0, M10K_X14_Y44_N0, M10K_X41_Y49_N0, M10K_X49_Y60_N0, M10K_X49_Y57_N0, M10K_X49_Y51_N0, M10K_X14_Y36_N0, M10K_X26_Y68_N0, M10K_X38_Y44_N0, M10K_X41_Y46_N0, M10K_X14_Y62_N0, M10K_X5_Y54_N0, M10K_X49_Y59_N0, M10K_X38_Y58_N0, M10K_X26_Y52_N0, M10K_X38_Y49_N0, M10K_X49_Y44_N0, M10K_X38_Y45_N0, M10K_X26_Y63_N0, M10K_X14_Y39_N0, M10K_X26_Y53_N0, M10K_X38_Y47_N0, M10K_X26_Y44_N0, M10K_X41_Y44_N0, M10K_X26_Y50_N0, M10K_X49_Y53_N0, M10K_X69_Y30_N0, M10K_X26_Y38_N0, M10K_X41_Y45_N0, M10K_X41_Y39_N0, M10K_X5_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                        ; M10K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                        ; M10K_X58_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 23           ; 32           ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 736     ; 32                          ; 22                          ; 32                          ; 22                          ; 704                 ; 1           ; 0          ; None                                        ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_mji1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                        ; M10K_X49_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_avalon_st_jtag:avalon_st_jtag|bf_time_pcm_avalon_st_jtag_jtag_uart:jtag_uart|bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w:the_bf_time_pcm_avalon_st_jtag_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_b691:auto_generated|a_dpfifo_db71:dpfifo|altsyncram_n1v1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                                        ; M10K_X14_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; bf_time_pcm_cpu_bht_ram.mif                 ; M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                        ; M10K_X26_Y21_N0, M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_drm1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152    ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1           ; 0          ; bf_time_pcm_cpu_dc_tag_ram.mif              ; M10K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                        ; M10K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                        ; M10K_X38_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_oin1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0          ; bf_time_pcm_cpu_ic_tag_ram.mif              ; M10K_X38_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pue1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; bf_time_pcm_cpu_ociram_default_contents.mif ; M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fkm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; bf_time_pcm_cpu_rf_ram_a.mif                ; M10K_X26_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gkm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; bf_time_pcm_cpu_rf_ram_b.mif                ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                        ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                        ; M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                        ; M10K_X49_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsys_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_i6n1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; None                                        ; M10K_X41_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                        ; M10K_X26_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 40000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280000 ; 40000                       ; 32                          ; --                          ; --                          ; 1280000             ; 160         ; 0          ; bf_time_pcm_onchip_memory.hex               ; M10K_X49_Y29_N0, M10K_X38_Y29_N0, M10K_X49_Y25_N0, M10K_X38_Y30_N0, M10K_X58_Y30_N0, M10K_X41_Y29_N0, M10K_X41_Y13_N0, M10K_X69_Y13_N0, M10K_X69_Y11_N0, M10K_X58_Y29_N0, M10K_X38_Y22_N0, M10K_X38_Y20_N0, M10K_X41_Y21_N0, M10K_X38_Y35_N0, M10K_X41_Y35_N0, M10K_X41_Y16_N0, M10K_X58_Y18_N0, M10K_X58_Y17_N0, M10K_X69_Y17_N0, M10K_X69_Y19_N0, M10K_X49_Y32_N0, M10K_X58_Y23_N0, M10K_X49_Y34_N0, M10K_X41_Y34_N0, M10K_X58_Y27_N0, M10K_X49_Y8_N0, M10K_X38_Y8_N0, M10K_X41_Y2_N0, M10K_X69_Y8_N0, M10K_X49_Y4_N0, M10K_X41_Y11_N0, M10K_X26_Y12_N0, M10K_X14_Y11_N0, M10K_X26_Y14_N0, M10K_X26_Y13_N0, M10K_X41_Y8_N0, M10K_X58_Y14_N0, M10K_X69_Y12_N0, M10K_X49_Y10_N0, M10K_X41_Y5_N0, M10K_X41_Y10_N0, M10K_X38_Y10_N0, M10K_X58_Y12_N0, M10K_X58_Y10_N0, M10K_X69_Y10_N0, M10K_X38_Y11_N0, M10K_X26_Y7_N0, M10K_X38_Y6_N0, M10K_X38_Y5_N0, M10K_X38_Y4_N0, M10K_X38_Y9_N0, M10K_X58_Y11_N0, M10K_X38_Y13_N0, M10K_X41_Y3_N0, M10K_X58_Y9_N0, M10K_X38_Y21_N0, M10K_X26_Y24_N0, M10K_X41_Y25_N0, M10K_X49_Y26_N0, M10K_X41_Y23_N0, M10K_X49_Y15_N0, M10K_X49_Y13_N0, M10K_X41_Y9_N0, M10K_X69_Y20_N0, M10K_X41_Y15_N0, M10K_X49_Y19_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X58_Y21_N0, M10K_X49_Y21_N0, M10K_X41_Y12_N0, M10K_X26_Y11_N0, M10K_X49_Y11_N0, M10K_X14_Y13_N0, M10K_X14_Y7_N0, M10K_X38_Y12_N0, M10K_X49_Y12_N0, M10K_X38_Y14_N0, M10K_X69_Y16_N0, M10K_X38_Y16_N0, M10K_X41_Y18_N0, M10K_X41_Y22_N0, M10K_X49_Y17_N0, M10K_X58_Y7_N0, M10K_X49_Y7_N0, M10K_X58_Y24_N0, M10K_X49_Y24_N0, M10K_X49_Y23_N0, M10K_X69_Y25_N0, M10K_X58_Y25_N0, M10K_X14_Y17_N0, M10K_X26_Y9_N0, M10K_X41_Y17_N0, M10K_X14_Y23_N0, M10K_X14_Y9_N0, M10K_X41_Y14_N0, M10K_X58_Y15_N0, M10K_X49_Y14_N0, M10K_X58_Y16_N0, M10K_X41_Y4_N0, M10K_X38_Y19_N0, M10K_X26_Y16_N0, M10K_X26_Y15_N0, M10K_X14_Y15_N0, M10K_X14_Y14_N0, M10K_X14_Y24_N0, M10K_X41_Y24_N0, M10K_X41_Y20_N0, M10K_X49_Y6_N0, M10K_X69_Y18_N0, M10K_X14_Y20_N0, M10K_X26_Y32_N0, M10K_X26_Y33_N0, M10K_X26_Y30_N0, M10K_X14_Y19_N0, M10K_X26_Y29_N0, M10K_X41_Y28_N0, M10K_X58_Y26_N0, M10K_X69_Y27_N0, M10K_X69_Y21_N0, M10K_X38_Y32_N0, M10K_X38_Y33_N0, M10K_X41_Y33_N0, M10K_X58_Y6_N0, M10K_X41_Y6_N0, M10K_X58_Y31_N0, M10K_X41_Y27_N0, M10K_X41_Y19_N0, M10K_X49_Y16_N0, M10K_X49_Y27_N0, M10K_X14_Y21_N0, M10K_X14_Y22_N0, M10K_X49_Y22_N0, M10K_X49_Y30_N0, M10K_X14_Y25_N0, M10K_X41_Y32_N0, M10K_X38_Y24_N0, M10K_X14_Y26_N0, M10K_X38_Y34_N0, M10K_X38_Y36_N0, M10K_X38_Y31_N0, M10K_X41_Y31_N0, M10K_X41_Y26_N0, M10K_X69_Y23_N0, M10K_X26_Y31_N0, M10K_X58_Y28_N0, M10K_X58_Y22_N0, M10K_X49_Y18_N0, M10K_X58_Y19_N0, M10K_X58_Y32_N0, M10K_X26_Y17_N0, M10K_X26_Y18_N0, M10K_X38_Y17_N0, M10K_X26_Y23_N0, M10K_X14_Y16_N0, M10K_X38_Y15_N0, M10K_X38_Y23_N0, M10K_X38_Y18_N0, M10K_X41_Y7_N0, M10K_X38_Y7_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 31,745 / 289,320 ( 11 % ) ;
; C12 interconnects                           ; 617 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 9,590 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 5,996 / 56,300 ( 11 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 3,228 / 289,320 ( 1 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,132 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 1 / 66 ( 2 % )            ;
; R14 interconnects                           ; 1,161 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,458 / 20,720 ( 7 % )    ;
; R3 interconnects                            ; 13,632 / 130,992 ( 10 % ) ;
; R6 interconnects                            ; 19,910 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 48 / 360 ( 13 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 37           ; 241          ; 241          ; 0            ; 0            ; 245       ; 241          ; 0            ; 0            ; 0            ; 0            ; 76           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 245       ; 245       ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 208          ; 4            ; 4            ; 245          ; 245          ; 0         ; 4            ; 245          ; 245          ; 245          ; 245          ; 169          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 0         ; 0         ; 245          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_I2C_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_CONVST          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_TXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_CLK27            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_HS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_RESET_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_VS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_BLANK_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_I2C_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_CLK2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_DAT             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_DAT2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; clk_50                                                                      ; clk_50                                                                      ; 2396.8            ;
; clk_audbclk                                                                 ; clk_audbclk                                                                 ; 639.0             ;
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 503.3             ;
; alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 480.0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[7]                                                                                                                                                              ; 2.874             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[6]                                                                                                                                                              ; 2.874             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[3]                                                                                                                                                              ; 2.865             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[4]                                                                                                                                                              ; 2.865             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[8]                                                                                                                                                              ; 2.599             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[0]                                                                                                                                                              ; 2.599             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[15]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[15]                                                                                                                                                             ; 2.575             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[11]                                                                                                                                                             ; 2.560             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[9]                                                                                                                                                              ; 2.274             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[12]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[12]                                                                                                                                                             ; 2.087             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[13]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[13]                                                                                                                                                             ; 2.023             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[2]                                                                                                                                                              ; 2.012             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[14]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[14]                                                                                                                                                             ; 1.994             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[5]                                                                                                                                                              ; 1.988             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]                                                                                                                                                                          ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[1]                                                                                                                                                              ; 1.988             ;
; ALT_NCO:alt_nco|ALT_NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[10]                                                                                                                                                                         ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|AUDIO_IF:audio|audio_external:audio_external|data_ff[10]                                                                                                                                                             ; 1.988             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                 ; 1.878             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                           ; 1.709             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                   ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                           ; 1.685             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                           ; 1.665             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.624             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.616             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.601             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.598             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                           ; 1.596             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                  ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                           ; 1.561             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                  ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                           ; 1.546             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.531             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][32][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][34][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][35][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][38][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][41][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][44][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][46][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][47][8]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][2]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][1]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][0]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][3]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.522             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                  ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                           ; 1.521             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                 ; 1.509             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                           ; 1.495             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_master:master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                 ; 1.463             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.450             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][27][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][31][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][3]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][2]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.414             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.412             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][22][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.412             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][26][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.412             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][30][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.412             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][16][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.385             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.385             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][24][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.385             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][28][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3] ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[31] ; 1.376             ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]        ; bf_time_pcm:bf_time_pcm|bf_time_pcm_audio_subsys:audio_subsys|altera_avalon_mm_clock_crossing_bridge:mm_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[6]                                                                                                                    ; 1.369             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][56][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][59][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][52][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][53][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][55][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][51][6]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][4]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][0]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][1]                                                                                                                                                                            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.366             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][17][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.362             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][21][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.362             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][25][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.362             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][29][4]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.362             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][34][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][35][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][39][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][40][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][41][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][42][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][43][9]                                                                                                                                                                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_pcm_to_av_st:mic_aud_av_st|data_ff[9]                                                                                                                                                                                                    ; 1.329             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "bf_time_pcm_de1_soc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 7 clocks (6 global, 1 regional)
    Info (11162): ALTCLKCTRL:clk_gate_nco|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 250 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 4608 fanout uses global clock CLKCTRL_G6
    Info (11162): ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 648 fanout uses global clock CLKCTRL_G4
    Info (11162): ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3377 fanout uses global clock CLKCTRL_G0
    Info (11162): ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): ALT_PLL:alt_pll|ALT_PLL_0002:alt_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 9 fanout uses regional clock CLKCTRL_R63
        Info (11177): Node drives Regional Clock Region 1 from (0, 0) to (44, 36)
    Info (11162): ALT_PLL_AUDIO:alt_pll_audio|ALT_PLL_AUDIO_0002:alt_pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2750 fanout uses global clock CLKCTRL_G1
    Info (11162): bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 6970 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): AUD_BCLK~inputCLKENA0 with 256 fanout uses global clock CLKCTRL_G12
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G12
        Info (179012): Refclk input I/O pad AUD_BCLK is placed onto PIN_H7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_ebo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_cpu.sdc'
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE1_SOC.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 8 -duty_cycle 50.00 -name {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {alt_pll|alt_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name {alt_pll|alt_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {alt_pll|alt_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {alt_pll|alt_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {alt_pll|alt_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {alt_pll|alt_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 22 -duty_cycle 50.00 -name {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SOC.sdc(109): VGA_BLANK could not be matched with a port File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 109
Warning (332049): Ignored set_output_delay at DE1_SOC.sdc(109): Argument <targets> is an empty collection File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 109
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 109
Warning (332049): Ignored set_output_delay at DE1_SOC.sdc(110): Argument <targets> is an empty collection File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 110
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 110
Warning (332088): No paths exist between clock target "AUD_BCLK" of clock "clk_audbclk" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: alt_pll|alt_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: alt_pll|alt_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 16 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.466 alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   54.258 alt_pll_audio|alt_pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 alt_pll|alt_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    5.000 alt_pll|alt_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 alt_pll|alt_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000       clk_50
    Info (332111):   20.000     clk_50_1
    Info (332111):   20.000     clk_50_2
    Info (332111):   20.000     clk_50_3
    Info (332111):   54.253  clk_audbclk
    Info (332111):   54.253   clk_audxck
    Info (332111):   10.000     clk_dram
    Info (332111):    9.259      clk_vga
    Info (332111):   37.037       tv_27m
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 96 registers into blocks of type Block RAM
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:56
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:05:38
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:43
Info (11888): Total time spent on timing analysis during the Fitter is 126.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 79 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_1[24] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[25] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[16] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 72
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 73
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 75
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 129
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 217
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 218
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 219
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 220
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[5] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[6] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
    Info (169065): Pin GPIO_0[7] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.sv Line: 128
Info (144001): Generated suppressed messages file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 2982 megabytes
    Info: Processing ended: Wed Mar 13 22:09:19 2019
    Info: Elapsed time: 00:16:43
    Info: Total CPU time (on all processors): 00:20:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.fit.smsg.


