
USBTest411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800b108  0800b108  0000c108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1e0  0800b1e0  0000d160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b1e0  0800b1e0  0000c1e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1e8  0800b1e8  0000d160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1e8  0800b1e8  0000c1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1ec  0800b1ec  0000c1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800b1f0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca4  20000160  0800b350  0000d160  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e04  0800b350  0000de04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d160  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140aa  00000000  00000000  0000d190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003807  00000000  00000000  0002123a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  00024a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce4  00000000  00000000  00025b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a228  00000000  00000000  00026834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a64  00000000  00000000  00040a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096548  00000000  00000000  000584c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eea08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aac  00000000  00000000  000eea4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000f34f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b0f0 	.word	0x0800b0f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0800b0f0 	.word	0x0800b0f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GROVE_LCD_send_cmd>:
void GROVE_LCD_setRegBacklight(uint8_t reg, uint8_t data); 	// set reg data to the backlight controller


//////// Functions Implementation ///////////

void GROVE_LCD_send_cmd (uint8_t cmd){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]

	uint8_t command[2];

	command[0] = 0x00;  // control byte RS=0
 80005b6:	2300      	movs	r3, #0
 80005b8:	733b      	strb	r3, [r7, #12]
	command[1] = cmd;  	// data byte
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit (lcd_hi2c, LCD_I2C_ADDRESS, command, 2, 100);
 80005be:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <GROVE_LCD_send_cmd+0x30>)
 80005c0:	6818      	ldr	r0, [r3, #0]
 80005c2:	f107 020c 	add.w	r2, r7, #12
 80005c6:	2364      	movs	r3, #100	@ 0x64
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2302      	movs	r3, #2
 80005cc:	217c      	movs	r1, #124	@ 0x7c
 80005ce:	f002 fb19 	bl	8002c04 <HAL_I2C_Master_Transmit>
}
 80005d2:	bf00      	nop
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	20000180 	.word	0x20000180

080005e0 <GROVE_LCD_send_data>:

void GROVE_LCD_send_data (uint8_t data){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]

	uint8_t data_t[2];

	data_t[0] = 0x40;	//	control byte RS=1
 80005ea:	2340      	movs	r3, #64	@ 0x40
 80005ec:	733b      	strb	r3, [r7, #12]
	data_t[1] = data;
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit (lcd_hi2c, LCD_I2C_ADDRESS, data_t, 2, 100);
 80005f2:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <GROVE_LCD_send_data+0x30>)
 80005f4:	6818      	ldr	r0, [r3, #0]
 80005f6:	f107 020c 	add.w	r2, r7, #12
 80005fa:	2364      	movs	r3, #100	@ 0x64
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	2302      	movs	r3, #2
 8000600:	217c      	movs	r1, #124	@ 0x7c
 8000602:	f002 faff 	bl	8002c04 <HAL_I2C_Master_Transmit>
}
 8000606:	bf00      	nop
 8000608:	3710      	adds	r7, #16
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000180 	.word	0x20000180

08000614 <GROVE_LCD_setRegBacklight>:

// Set RGB Backlight
void GROVE_LCD_setRegBacklight(uint8_t reg, uint8_t data){
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
 800061a:	4603      	mov	r3, r0
 800061c:	460a      	mov	r2, r1
 800061e:	71fb      	strb	r3, [r7, #7]
 8000620:	4613      	mov	r3, r2
 8000622:	71bb      	strb	r3, [r7, #6]

	uint8_t buf[2] = {reg, data};
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	733b      	strb	r3, [r7, #12]
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	737b      	strb	r3, [r7, #13]

    HAL_I2C_Master_Transmit(lcd_hi2c, RGB_I2C_ADDRESS, buf, 2, 100);
 800062c:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <GROVE_LCD_setRegBacklight+0x34>)
 800062e:	6818      	ldr	r0, [r3, #0]
 8000630:	f107 020c 	add.w	r2, r7, #12
 8000634:	2364      	movs	r3, #100	@ 0x64
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2302      	movs	r3, #2
 800063a:	21c4      	movs	r1, #196	@ 0xc4
 800063c:	f002 fae2 	bl	8002c04 <HAL_I2C_Master_Transmit>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000180 	.word	0x20000180

0800064c <GROVE_LCD_Init>:


//=======================================================================================
void GROVE_LCD_Init(I2C_HandleTypeDef *hi2c){
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

	lcd_hi2c = hi2c;
 8000654:	4a16      	ldr	r2, [pc, #88]	@ (80006b0 <GROVE_LCD_Init+0x64>)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6013      	str	r3, [r2, #0]
	HAL_Delay(20);       // wait for >20ms
 800065a:	2014      	movs	r0, #20
 800065c:	f000 fdfe 	bl	800125c <HAL_Delay>

	// Display initialization
	GROVE_LCD_send_cmd(0x38); // Function set --> (D4)DL=1 (8 bit mode), (D3)N = 1 (2 line display), (D2)F = 0 (5x8 characters)
 8000660:	2038      	movs	r0, #56	@ 0x38
 8000662:	f7ff ffa3 	bl	80005ac <GROVE_LCD_send_cmd>
	HAL_Delay(1);
 8000666:	2001      	movs	r0, #1
 8000668:	f000 fdf8 	bl	800125c <HAL_Delay>
	GROVE_LCD_send_cmd(0x08); //Display on/off control --> D=0 display off,C=0 cursor off, B=0 Blinking off
 800066c:	2008      	movs	r0, #8
 800066e:	f7ff ff9d 	bl	80005ac <GROVE_LCD_send_cmd>
	HAL_Delay(1);
 8000672:	2001      	movs	r0, #1
 8000674:	f000 fdf2 	bl	800125c <HAL_Delay>
	GROVE_LCD_send_cmd(0x01); // clear display
 8000678:	2001      	movs	r0, #1
 800067a:	f7ff ff97 	bl	80005ac <GROVE_LCD_send_cmd>
	HAL_Delay(2);
 800067e:	2002      	movs	r0, #2
 8000680:	f000 fdec 	bl	800125c <HAL_Delay>
	GROVE_LCD_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000684:	2006      	movs	r0, #6
 8000686:	f7ff ff91 	bl	80005ac <GROVE_LCD_send_cmd>
	HAL_Delay(1);
 800068a:	2001      	movs	r0, #1
 800068c:	f000 fde6 	bl	800125c <HAL_Delay>
	GROVE_LCD_send_cmd(0x0C); //Display on/off control --> D = 1 display on, C and B = 0. (Cursor and blink, last two bits)
 8000690:	200c      	movs	r0, #12
 8000692:	f7ff ff8b 	bl	80005ac <GROVE_LCD_send_cmd>

	HAL_Delay(1); // Wait for LCD to power up
 8000696:	2001      	movs	r0, #1
 8000698:	f000 fde0 	bl	800125c <HAL_Delay>

	// Set RGB backlight to white
	GROVE_LCD_setBacklightRGB(255, 255, 255);
 800069c:	22ff      	movs	r2, #255	@ 0xff
 800069e:	21ff      	movs	r1, #255	@ 0xff
 80006a0:	20ff      	movs	r0, #255	@ 0xff
 80006a2:	f000 f853 	bl	800074c <GROVE_LCD_setBacklightRGB>

}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000180 	.word	0x20000180

080006b4 <GROVE_LCD_SetCursor>:

	GROVE_LCD_send_cmd(0x02);
	HAL_Delay(2);
}

void GROVE_LCD_SetCursor(uint8_t col, uint8_t row){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	460a      	mov	r2, r1
 80006be:	71fb      	strb	r3, [r7, #7]
 80006c0:	4613      	mov	r3, r2
 80006c2:	71bb      	strb	r3, [r7, #6]

    switch(row){
 80006c4:	79bb      	ldrb	r3, [r7, #6]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d002      	beq.n	80006d0 <GROVE_LCD_SetCursor+0x1c>
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d005      	beq.n	80006da <GROVE_LCD_SetCursor+0x26>
 80006ce:	e009      	b.n	80006e4 <GROVE_LCD_SetCursor+0x30>
        case 0:
            col |= 0x80;
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006d6:	71fb      	strb	r3, [r7, #7]
            break;
 80006d8:	e004      	b.n	80006e4 <GROVE_LCD_SetCursor+0x30>
        case 1:
            col |= 0xC0;
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80006e0:	71fb      	strb	r3, [r7, #7]
            break;
 80006e2:	bf00      	nop
    }

    GROVE_LCD_send_cmd(col);
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ff60 	bl	80005ac <GROVE_LCD_send_cmd>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <GROVE_LCD_WriteString>:

	GROVE_LCD_send_data (Ch);
}

void GROVE_LCD_WriteString(char* Str)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	while (*Str) GROVE_LCD_send_data (*Str++);
 80006fc:	e006      	b.n	800070c <GROVE_LCD_WriteString+0x18>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	1c5a      	adds	r2, r3, #1
 8000702:	607a      	str	r2, [r7, #4]
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff ff6a 	bl	80005e0 <GROVE_LCD_send_data>
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d1f4      	bne.n	80006fe <GROVE_LCD_WriteString+0xa>
}
 8000714:	bf00      	nop
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <GROVE_LCD_DisplayOFF>:
	DisplayCtrl |= LCD_DISPLAYON;
	GROVE_LCD_send_cmd (LCD_DISPLAYCONTROL | DisplayCtrl); //Display control --> D=1 display on.
}

void GROVE_LCD_DisplayOFF(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	DisplayCtrl &= ~LCD_DISPLAYON;
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <GROVE_LCD_DisplayOFF+0x28>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	f023 0304 	bic.w	r3, r3, #4
 800072c:	b2da      	uxtb	r2, r3
 800072e:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <GROVE_LCD_DisplayOFF+0x28>)
 8000730:	701a      	strb	r2, [r3, #0]
	GROVE_LCD_send_cmd (LCD_DISPLAYCONTROL | DisplayCtrl); //Display control --> D=0 display off.
 8000732:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <GROVE_LCD_DisplayOFF+0x28>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	f043 0308 	orr.w	r3, r3, #8
 800073a:	b2db      	uxtb	r3, r3
 800073c:	4618      	mov	r0, r3
 800073e:	f7ff ff35 	bl	80005ac <GROVE_LCD_send_cmd>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	2000017c 	.word	0x2000017c

0800074c <GROVE_LCD_setBacklightRGB>:
	GROVE_LCD_send_cmd (LCD_DISPLAYCONTROL | DisplayCtrl); //Display control --> B=0 blinking off.
}

//=======================================================================================

void GROVE_LCD_setBacklightRGB(uint8_t r, uint8_t g, uint8_t b) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
 8000756:	460b      	mov	r3, r1
 8000758:	71bb      	strb	r3, [r7, #6]
 800075a:	4613      	mov	r3, r2
 800075c:	717b      	strb	r3, [r7, #5]

	HAL_Delay(1);
 800075e:	2001      	movs	r0, #1
 8000760:	f000 fd7c 	bl	800125c <HAL_Delay>
	GROVE_LCD_setRegBacklight(0x00, 0x00);
 8000764:	2100      	movs	r1, #0
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff ff54 	bl	8000614 <GROVE_LCD_setRegBacklight>
	GROVE_LCD_setRegBacklight(0x01, 0x00);
 800076c:	2100      	movs	r1, #0
 800076e:	2001      	movs	r0, #1
 8000770:	f7ff ff50 	bl	8000614 <GROVE_LCD_setRegBacklight>
	GROVE_LCD_setRegBacklight(0x08, 0xAA);
 8000774:	21aa      	movs	r1, #170	@ 0xaa
 8000776:	2008      	movs	r0, #8
 8000778:	f7ff ff4c 	bl	8000614 <GROVE_LCD_setRegBacklight>
	GROVE_LCD_setRegBacklight(0x04, r);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	4619      	mov	r1, r3
 8000780:	2004      	movs	r0, #4
 8000782:	f7ff ff47 	bl	8000614 <GROVE_LCD_setRegBacklight>
	GROVE_LCD_setRegBacklight(0x03, g);
 8000786:	79bb      	ldrb	r3, [r7, #6]
 8000788:	4619      	mov	r1, r3
 800078a:	2003      	movs	r0, #3
 800078c:	f7ff ff42 	bl	8000614 <GROVE_LCD_setRegBacklight>
	GROVE_LCD_setRegBacklight(0x02, b);
 8000790:	797b      	ldrb	r3, [r7, #5]
 8000792:	4619      	mov	r1, r3
 8000794:	2002      	movs	r0, #2
 8000796:	f7ff ff3d 	bl	8000614 <GROVE_LCD_setRegBacklight>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007aa:	f000 fce5 	bl	8001178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ae:	f000 f855 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b2:	f000 f9b3 	bl	8000b1c <MX_GPIO_Init>
  MX_DMA_Init();
 80007b6:	f000 f991 	bl	8000adc <MX_DMA_Init>
  MX_ADC1_Init();
 80007ba:	f000 f8b9 	bl	8000930 <MX_ADC1_Init>
  MX_I2C1_Init();
 80007be:	f000 f95f 	bl	8000a80 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80007c2:	f009 fb6b 	bl	8009e9c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)hid1.adc_values, 3);
 80007c6:	2203      	movs	r2, #3
 80007c8:	491d      	ldr	r1, [pc, #116]	@ (8000840 <main+0x9c>)
 80007ca:	481e      	ldr	r0, [pc, #120]	@ (8000844 <main+0xa0>)
 80007cc:	f000 febe 	bl	800154c <HAL_ADC_Start_DMA>
  GROVE_LCD_Init(&hi2c1);
 80007d0:	481d      	ldr	r0, [pc, #116]	@ (8000848 <main+0xa4>)
 80007d2:	f7ff ff3b 	bl	800064c <GROVE_LCD_Init>
  //GROVE_LCD_setBacklightRGB(0, 0, 0);
  char line1[18];
  sprintf(line1,"Iniciando");
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	491c      	ldr	r1, [pc, #112]	@ (800084c <main+0xa8>)
 80007da:	4618      	mov	r0, r3
 80007dc:	f009 ffe8 	bl	800a7b0 <siprintf>
  GROVE_LCD_SetCursor(0,0);
 80007e0:	2100      	movs	r1, #0
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff ff66 	bl	80006b4 <GROVE_LCD_SetCursor>
  GROVE_LCD_WriteString(line1);
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff ff82 	bl	80006f4 <GROVE_LCD_WriteString>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(hid1.isReady /*&& USBD_CUSTOM_HID_GetState(&hUsbDeviceFS) == HID_IDLE*/){
 80007f0:	4b13      	ldr	r3, [pc, #76]	@ (8000840 <main+0x9c>)
 80007f2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d00b      	beq.n	8000818 <main+0x74>
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, hid1.hid_report, sizeof(hid1.hid_report));
 8000800:	2203      	movs	r2, #3
 8000802:	4913      	ldr	r1, [pc, #76]	@ (8000850 <main+0xac>)
 8000804:	4813      	ldr	r0, [pc, #76]	@ (8000854 <main+0xb0>)
 8000806:	f007 fea7 	bl	8008558 <USBD_CUSTOM_HID_SendReport>
		  hid1.isReady = 0;
 800080a:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <main+0x9c>)
 800080c:	f892 3046 	ldrb.w	r3, [r2, #70]	@ 0x46
 8000810:	f023 0301 	bic.w	r3, r3, #1
 8000814:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46

	  }

	  if(hid1.isOut){
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <main+0x9c>)
 800081a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800081e:	f003 0302 	and.w	r3, r3, #2
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	d0e3      	beq.n	80007f0 <main+0x4c>
		  	CUSTOM_HID_OutEvent_FS_Handler(hid1.report_buffer);
 8000828:	480b      	ldr	r0, [pc, #44]	@ (8000858 <main+0xb4>)
 800082a:	f000 fa41 	bl	8000cb0 <CUSTOM_HID_OutEvent_FS_Handler>
		  	hid1.isOut = 0;
 800082e:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <main+0x9c>)
 8000830:	f892 3046 	ldrb.w	r3, [r2, #70]	@ 0x46
 8000834:	f023 0302 	bic.w	r3, r3, #2
 8000838:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46
	  if(hid1.isReady /*&& USBD_CUSTOM_HID_GetState(&hUsbDeviceFS) == HID_IDLE*/){
 800083c:	e7d8      	b.n	80007f0 <main+0x4c>
 800083e:	bf00      	nop
 8000840:	20000280 	.word	0x20000280
 8000844:	20000184 	.word	0x20000184
 8000848:	2000022c 	.word	0x2000022c
 800084c:	0800b108 	.word	0x0800b108
 8000850:	200002c2 	.word	0x200002c2
 8000854:	200002dc 	.word	0x200002dc
 8000858:	200002c7 	.word	0x200002c7

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	@ 0x50
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0320 	add.w	r3, r7, #32
 8000866:	2230      	movs	r2, #48	@ 0x30
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f009 ffc2 	bl	800a7f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	f107 030c 	add.w	r3, r7, #12
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000880:	2300      	movs	r3, #0
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	4b28      	ldr	r3, [pc, #160]	@ (8000928 <SystemClock_Config+0xcc>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	4a27      	ldr	r2, [pc, #156]	@ (8000928 <SystemClock_Config+0xcc>)
 800088a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800088e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000890:	4b25      	ldr	r3, [pc, #148]	@ (8000928 <SystemClock_Config+0xcc>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	4b22      	ldr	r3, [pc, #136]	@ (800092c <SystemClock_Config+0xd0>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a21      	ldr	r2, [pc, #132]	@ (800092c <SystemClock_Config+0xd0>)
 80008a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008aa:	6013      	str	r3, [r2, #0]
 80008ac:	4b1f      	ldr	r3, [pc, #124]	@ (800092c <SystemClock_Config+0xd0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c2:	2302      	movs	r3, #2
 80008c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008cc:	2308      	movs	r3, #8
 80008ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80008d0:	23c0      	movs	r3, #192	@ 0xc0
 80008d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d8:	2304      	movs	r3, #4
 80008da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	f107 0320 	add.w	r3, r7, #32
 80008e0:	4618      	mov	r0, r3
 80008e2:	f005 fc19 	bl	8006118 <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008ec:	f000 fa5c 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f0:	230f      	movs	r3, #15
 80008f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f4:	2302      	movs	r3, #2
 80008f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000906:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000908:	f107 030c 	add.w	r3, r7, #12
 800090c:	2103      	movs	r1, #3
 800090e:	4618      	mov	r0, r3
 8000910:	f005 fe7a 	bl	8006608 <HAL_RCC_ClockConfig>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800091a:	f000 fa45 	bl	8000da8 <Error_Handler>
  }
}
 800091e:	bf00      	nop
 8000920:	3750      	adds	r7, #80	@ 0x50
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800
 800092c:	40007000 	.word	0x40007000

08000930 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000936:	463b      	mov	r3, r7
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000942:	4b4b      	ldr	r3, [pc, #300]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000944:	4a4b      	ldr	r2, [pc, #300]	@ (8000a74 <MX_ADC1_Init+0x144>)
 8000946:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000948:	4b49      	ldr	r3, [pc, #292]	@ (8000a70 <MX_ADC1_Init+0x140>)
 800094a:	2200      	movs	r2, #0
 800094c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800094e:	4b48      	ldr	r3, [pc, #288]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000954:	4b46      	ldr	r3, [pc, #280]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000956:	2201      	movs	r2, #1
 8000958:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800095a:	4b45      	ldr	r3, [pc, #276]	@ (8000a70 <MX_ADC1_Init+0x140>)
 800095c:	2201      	movs	r2, #1
 800095e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000960:	4b43      	ldr	r3, [pc, #268]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000968:	4b41      	ldr	r3, [pc, #260]	@ (8000a70 <MX_ADC1_Init+0x140>)
 800096a:	2200      	movs	r2, #0
 800096c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800096e:	4b40      	ldr	r3, [pc, #256]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000970:	4a41      	ldr	r2, [pc, #260]	@ (8000a78 <MX_ADC1_Init+0x148>)
 8000972:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000974:	4b3e      	ldr	r3, [pc, #248]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800097a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a70 <MX_ADC1_Init+0x140>)
 800097c:	2203      	movs	r2, #3
 800097e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000980:	4b3b      	ldr	r3, [pc, #236]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000982:	2201      	movs	r2, #1
 8000984:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000988:	4b39      	ldr	r3, [pc, #228]	@ (8000a70 <MX_ADC1_Init+0x140>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800098e:	4838      	ldr	r0, [pc, #224]	@ (8000a70 <MX_ADC1_Init+0x140>)
 8000990:	f000 fc88 	bl	80012a4 <HAL_ADC_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800099a:	f000 fa05 	bl	8000da8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009a2:	2301      	movs	r3, #1
 80009a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80009a6:	2304      	movs	r3, #4
 80009a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009aa:	463b      	mov	r3, r7
 80009ac:	4619      	mov	r1, r3
 80009ae:	4830      	ldr	r0, [pc, #192]	@ (8000a70 <MX_ADC1_Init+0x140>)
 80009b0:	f000 fede 	bl	8001770 <HAL_ADC_ConfigChannel>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009ba:	f000 f9f5 	bl	8000da8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009be:	2301      	movs	r3, #1
 80009c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80009c2:	2302      	movs	r3, #2
 80009c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c6:	463b      	mov	r3, r7
 80009c8:	4619      	mov	r1, r3
 80009ca:	4829      	ldr	r0, [pc, #164]	@ (8000a70 <MX_ADC1_Init+0x140>)
 80009cc:	f000 fed0 	bl	8001770 <HAL_ADC_ConfigChannel>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80009d6:	f000 f9e7 	bl	8000da8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009da:	2302      	movs	r3, #2
 80009dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80009de:	2303      	movs	r3, #3
 80009e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4619      	mov	r1, r3
 80009e6:	4822      	ldr	r0, [pc, #136]	@ (8000a70 <MX_ADC1_Init+0x140>)
 80009e8:	f000 fec2 	bl	8001770 <HAL_ADC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80009f2:	f000 f9d9 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  hid1.adc_values[0]=0;
 80009f6:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	801a      	strh	r2, [r3, #0]
  hid1.adc_values[1]=0;
 80009fc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	805a      	strh	r2, [r3, #2]
  hid1.adc_values[2]=0;
 8000a02:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	809a      	strh	r2, [r3, #4]
  hid1.hid_report[0]=0;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hid1.hid_report[1]=0;
 8000a10:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  hid1.hid_report[2]=0;
 8000a18:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hid1.totalConv = 0;
 8000a20:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  hid1.report_buffer[0] = 0;
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  hid1.report_buffer[1] = 0;
 8000a30:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  hid1.report_buffer[2] = 0;
 8000a38:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
  hid1.report_buffer[3] = 0;
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
  hid1.report_buffer[4] = 0;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
  hid1.report_buffer[5] = 0;
 8000a50:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  hid1.report_buffer[6] = 0;
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hid1.report_buffer[7] = 0;
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_ADC1_Init+0x14c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e


  /* USER CODE END ADC1_Init 2 */

}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000184 	.word	0x20000184
 8000a74:	40012000 	.word	0x40012000
 8000a78:	0f000001 	.word	0x0f000001
 8000a7c:	20000280 	.word	0x20000280

08000a80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a84:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a86:	4a13      	ldr	r2, [pc, #76]	@ (8000ad4 <MX_I2C1_Init+0x54>)
 8000a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a8c:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <MX_I2C1_Init+0x58>)
 8000a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000abe:	f001 ff47 	bl	8002950 <HAL_I2C_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ac8:	f000 f96e 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	2000022c 	.word	0x2000022c
 8000ad4:	40005400 	.word	0x40005400
 8000ad8:	000186a0 	.word	0x000186a0

08000adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a0b      	ldr	r2, [pc, #44]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000aec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2100      	movs	r1, #0
 8000b02:	2038      	movs	r0, #56	@ 0x38
 8000b04:	f001 f9c9 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b08:	2038      	movs	r0, #56	@ 0x38
 8000b0a:	f001 f9e2 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800

08000b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b17      	ldr	r3, [pc, #92]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a16      	ldr	r2, [pc, #88]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b14      	ldr	r3, [pc, #80]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a08      	ldr	r2, [pc, #32]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b64:	f043 0302 	orr.w	r3, r3, #2
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_GPIO_Init+0x68>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b76:	bf00      	nop
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800

08000b88 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

	//if (hadc )

	hid1.hid_avg1[hid1.totalConv] = hid1.adc_values[0];
 8000b90:	4b30      	ldr	r3, [pc, #192]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000b92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000b96:	4618      	mov	r0, r3
 8000b98:	4b2e      	ldr	r3, [pc, #184]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000b9a:	8819      	ldrh	r1, [r3, #0]
 8000b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000b9e:	0043      	lsls	r3, r0, #1
 8000ba0:	4413      	add	r3, r2
 8000ba2:	460a      	mov	r2, r1
 8000ba4:	80da      	strh	r2, [r3, #6]
	hid1.hid_avg2[hid1.totalConv] = hid1.adc_values[1];
 8000ba6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000ba8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000bac:	4618      	mov	r0, r3
 8000bae:	4b29      	ldr	r3, [pc, #164]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bb0:	8859      	ldrh	r1, [r3, #2]
 8000bb2:	4a28      	ldr	r2, [pc, #160]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bb4:	f100 030c 	add.w	r3, r0, #12
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	4413      	add	r3, r2
 8000bbc:	460a      	mov	r2, r1
 8000bbe:	805a      	strh	r2, [r3, #2]
	hid1.hid_avg3[hid1.totalConv] = hid1.adc_values[2];
 8000bc0:	4b24      	ldr	r3, [pc, #144]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bca:	8899      	ldrh	r1, [r3, #4]
 8000bcc:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bce:	f100 0314 	add.w	r3, r0, #20
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	460a      	mov	r2, r1
 8000bd8:	80da      	strh	r2, [r3, #6]
	hid1.totalConv +=1;
 8000bda:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000be0:	3301      	adds	r3, #1
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

	if(hid1.totalConv >= 10){
 8000bea:	4b1a      	ldr	r3, [pc, #104]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000bec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000bf0:	2b09      	cmp	r3, #9
 8000bf2:	d92b      	bls.n	8000c4c <HAL_ADC_ConvCpltCallback+0xc4>
		hid1.hid_report[0] = avg_array(hid1.hid_avg1,10) >> 4;
 8000bf4:	210a      	movs	r1, #10
 8000bf6:	4818      	ldr	r0, [pc, #96]	@ (8000c58 <HAL_ADC_ConvCpltCallback+0xd0>)
 8000bf8:	f000 f834 	bl	8000c64 <avg_array>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	091b      	lsrs	r3, r3, #4
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
		hid1.hid_report[1] = avg_array(hid1.hid_avg2,10) >> 4;
 8000c0a:	210a      	movs	r1, #10
 8000c0c:	4813      	ldr	r0, [pc, #76]	@ (8000c5c <HAL_ADC_ConvCpltCallback+0xd4>)
 8000c0e:	f000 f829 	bl	8000c64 <avg_array>
 8000c12:	4603      	mov	r3, r0
 8000c14:	091b      	lsrs	r3, r3, #4
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000c1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
		hid1.hid_report[2] = avg_array(hid1.hid_avg3,10) >> 4;
 8000c20:	210a      	movs	r1, #10
 8000c22:	480f      	ldr	r0, [pc, #60]	@ (8000c60 <HAL_ADC_ConvCpltCallback+0xd8>)
 8000c24:	f000 f81e 	bl	8000c64 <avg_array>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	091b      	lsrs	r3, r3, #4
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000c32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		hid1.isReady = 1;
 8000c36:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000c38:	f892 3046 	ldrb.w	r3, [r2, #70]	@ 0x46
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46
		hid1.totalConv = 0;
 8000c44:	4b03      	ldr	r3, [pc, #12]	@ (8000c54 <HAL_ADC_ConvCpltCallback+0xcc>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}



}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000280 	.word	0x20000280
 8000c58:	20000286 	.word	0x20000286
 8000c5c:	2000029a 	.word	0x2000029a
 8000c60:	200002ae 	.word	0x200002ae

08000c64 <avg_array>:

uint16_t avg_array(uint16_t *array,int len){
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]

	int i = 0;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
	uint16_t suma = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	817b      	strh	r3, [r7, #10]
	while(i <len){
 8000c76:	e00a      	b.n	8000c8e <avg_array+0x2a>
		suma += array[i];
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	4413      	add	r3, r2
 8000c80:	881a      	ldrh	r2, [r3, #0]
 8000c82:	897b      	ldrh	r3, [r7, #10]
 8000c84:	4413      	add	r3, r2
 8000c86:	817b      	strh	r3, [r7, #10]
		i++;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
	while(i <len){
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	dbf0      	blt.n	8000c78 <avg_array+0x14>
	}
	suma = suma/len;
 8000c96:	897a      	ldrh	r2, [r7, #10]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c9e:	817b      	strh	r3, [r7, #10]
	return suma;
 8000ca0:	897b      	ldrh	r3, [r7, #10]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <CUSTOM_HID_OutEvent_FS_Handler>:

void CUSTOM_HID_OutEvent_FS_Handler(uint8_t* report_buffer){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08e      	sub	sp, #56	@ 0x38
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

	uint8_t reportID = report_buffer[0];
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	switch(reportID){
 8000cc0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d002      	beq.n	8000cce <CUSTOM_HID_OutEvent_FS_Handler+0x1e>
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d00d      	beq.n	8000ce8 <CUSTOM_HID_OutEvent_FS_Handler+0x38>
			  GROVE_LCD_WriteString(line1);
			  GROVE_LCD_SetCursor(0,1);
			  GROVE_LCD_WriteString(line2);
			  break;
	  	  default:
	  		  break;
 8000ccc:	e062      	b.n	8000d94 <CUSTOM_HID_OutEvent_FS_Handler+0xe4>
	  		  GROVE_LCD_setBacklightRGB(report_buffer[1], report_buffer[2], report_buffer[3]);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	7818      	ldrb	r0, [r3, #0]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3302      	adds	r3, #2
 8000cd8:	7819      	ldrb	r1, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3303      	adds	r3, #3
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	f7ff fd33 	bl	800074c <GROVE_LCD_setBacklightRGB>
	  		  break;
 8000ce6:	e055      	b.n	8000d94 <CUSTOM_HID_OutEvent_FS_Handler+0xe4>
			  uint16_t rpm  = (hid1.report_buffer[1] | (hid1.report_buffer[2]<<8));
 8000ce8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d9c <CUSTOM_HID_OutEvent_FS_Handler+0xec>)
 8000cea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8000cee:	b21a      	sxth	r2, r3
 8000cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d9c <CUSTOM_HID_OutEvent_FS_Handler+0xec>)
 8000cf2:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8000cf6:	b21b      	sxth	r3, r3
 8000cf8:	021b      	lsls	r3, r3, #8
 8000cfa:	b21b      	sxth	r3, r3
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	b21b      	sxth	r3, r3
 8000d00:	86bb      	strh	r3, [r7, #52]	@ 0x34
			  uint16_t speed = (hid1.report_buffer[3] | (hid1.report_buffer[4]<<8));
 8000d02:	4b26      	ldr	r3, [pc, #152]	@ (8000d9c <CUSTOM_HID_OutEvent_FS_Handler+0xec>)
 8000d04:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8000d08:	b21a      	sxth	r2, r3
 8000d0a:	4b24      	ldr	r3, [pc, #144]	@ (8000d9c <CUSTOM_HID_OutEvent_FS_Handler+0xec>)
 8000d0c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	021b      	lsls	r3, r3, #8
 8000d14:	b21b      	sxth	r3, r3
 8000d16:	4313      	orrs	r3, r2
 8000d18:	b21b      	sxth	r3, r3
 8000d1a:	867b      	strh	r3, [r7, #50]	@ 0x32
			  uint8_t gear  = hid1.report_buffer[5];
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d9c <CUSTOM_HID_OutEvent_FS_Handler+0xec>)
 8000d1e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8000d22:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
			  if (gear == 0) {
 8000d26:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d103      	bne.n	8000d36 <CUSTOM_HID_OutEvent_FS_Handler+0x86>
			      gearChar = 'N'; // Neutral
 8000d2e:	234e      	movs	r3, #78	@ 0x4e
 8000d30:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000d34:	e00c      	b.n	8000d50 <CUSTOM_HID_OutEvent_FS_Handler+0xa0>
			  } else if (gear == 255) {
 8000d36:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000d3a:	2bff      	cmp	r3, #255	@ 0xff
 8000d3c:	d103      	bne.n	8000d46 <CUSTOM_HID_OutEvent_FS_Handler+0x96>
			      gearChar = 'R'; // Reversa
 8000d3e:	2352      	movs	r3, #82	@ 0x52
 8000d40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000d44:	e004      	b.n	8000d50 <CUSTOM_HID_OutEvent_FS_Handler+0xa0>
			      gearChar = gear + '0';
 8000d46:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000d4a:	3330      	adds	r3, #48	@ 0x30
 8000d4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			  sprintf(line1,"RPM:%5u",rpm);
 8000d50:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8000d52:	f107 0320 	add.w	r3, r7, #32
 8000d56:	4912      	ldr	r1, [pc, #72]	@ (8000da0 <CUSTOM_HID_OutEvent_FS_Handler+0xf0>)
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f009 fd29 	bl	800a7b0 <siprintf>
			  sprintf(line2,"%3ukm/h  G:%c",speed,gearChar);
 8000d5e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000d60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d64:	f107 000c 	add.w	r0, r7, #12
 8000d68:	490e      	ldr	r1, [pc, #56]	@ (8000da4 <CUSTOM_HID_OutEvent_FS_Handler+0xf4>)
 8000d6a:	f009 fd21 	bl	800a7b0 <siprintf>
			  GROVE_LCD_SetCursor(0,0);
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fc9f 	bl	80006b4 <GROVE_LCD_SetCursor>
			  GROVE_LCD_WriteString(line1);
 8000d76:	f107 0320 	add.w	r3, r7, #32
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fcba 	bl	80006f4 <GROVE_LCD_WriteString>
			  GROVE_LCD_SetCursor(0,1);
 8000d80:	2101      	movs	r1, #1
 8000d82:	2000      	movs	r0, #0
 8000d84:	f7ff fc96 	bl	80006b4 <GROVE_LCD_SetCursor>
			  GROVE_LCD_WriteString(line2);
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff fcb1 	bl	80006f4 <GROVE_LCD_WriteString>
			  break;
 8000d92:	bf00      	nop
	  };
}
 8000d94:	bf00      	nop
 8000d96:	3738      	adds	r7, #56	@ 0x38
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000280 	.word	0x20000280
 8000da0:	0800b114 	.word	0x0800b114
 8000da4:	0800b11c 	.word	0x0800b11c

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <Error_Handler+0x8>

08000db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc2:	4a13      	ldr	r2, [pc, #76]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	603b      	str	r3, [r7, #0]
 8000dda:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dde:	4a0c      	ldr	r2, [pc, #48]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000df2:	2007      	movs	r0, #7
 8000df4:	f001 f846 	bl	8001e84 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	2005      	movs	r0, #5
 8000dfe:	f001 f84c 	bl	8001e9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000e02:	2005      	movs	r0, #5
 8000e04:	f001 f865 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40023800 	.word	0x40023800

08000e14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	@ 0x28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a33      	ldr	r2, [pc, #204]	@ (8000f00 <HAL_ADC_MspInit+0xec>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d160      	bne.n	8000ef8 <HAL_ADC_MspInit+0xe4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	4b32      	ldr	r3, [pc, #200]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3e:	4a31      	ldr	r2, [pc, #196]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e46:	4b2f      	ldr	r3, [pc, #188]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	4b2b      	ldr	r3, [pc, #172]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a2a      	ldr	r2, [pc, #168]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <HAL_ADC_MspInit+0xf0>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e6e:	2307      	movs	r3, #7
 8000e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e72:	2303      	movs	r3, #3
 8000e74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4821      	ldr	r0, [pc, #132]	@ (8000f08 <HAL_ADC_MspInit+0xf4>)
 8000e82:	f001 fbe1 	bl	8002648 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000e86:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000e88:	4a21      	ldr	r2, [pc, #132]	@ (8000f10 <HAL_ADC_MspInit+0xfc>)
 8000e8a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e92:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e98:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ea0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ea4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ea6:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ea8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000eb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eb4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000eb6:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000eb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ebc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000ebe:	4b13      	ldr	r3, [pc, #76]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ec0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ec4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ecc:	480f      	ldr	r0, [pc, #60]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ece:	f001 f81b 	bl	8001f08 <HAL_DMA_Init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000ed8:	f7ff ff66 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a0b      	ldr	r2, [pc, #44]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ee0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <HAL_ADC_MspInit+0xf8>)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2100      	movs	r1, #0
 8000eec:	2012      	movs	r0, #18
 8000eee:	f000 ffd4 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000ef2:	2012      	movs	r0, #18
 8000ef4:	f000 ffed 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ef8:	bf00      	nop
 8000efa:	3728      	adds	r7, #40	@ 0x28
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40012000 	.word	0x40012000
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	200001cc 	.word	0x200001cc
 8000f10:	40026410 	.word	0x40026410

08000f14 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	@ 0x28
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a21      	ldr	r2, [pc, #132]	@ (8000fb8 <HAL_I2C_MspInit+0xa4>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d13b      	bne.n	8000fae <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	4b20      	ldr	r3, [pc, #128]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b1d      	ldr	r3, [pc, #116]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f52:	23c0      	movs	r3, #192	@ 0xc0
 8000f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f56:	2312      	movs	r3, #18
 8000f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f62:	2304      	movs	r3, #4
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4814      	ldr	r0, [pc, #80]	@ (8000fc0 <HAL_I2C_MspInit+0xac>)
 8000f6e:	f001 fb6b 	bl	8002648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	4a10      	ldr	r2, [pc, #64]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f82:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <HAL_I2C_MspInit+0xa8>)
 8000f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	201f      	movs	r0, #31
 8000f94:	f000 ff81 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000f98:	201f      	movs	r0, #31
 8000f9a:	f000 ff9a 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2020      	movs	r0, #32
 8000fa4:	f000 ff79 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000fa8:	2020      	movs	r0, #32
 8000faa:	f000 ff92 	bl	8001ed2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fae:	bf00      	nop
 8000fb0:	3728      	adds	r7, #40	@ 0x28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020400 	.word	0x40020400

08000fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <NMI_Handler+0x4>

08000fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd0:	bf00      	nop
 8000fd2:	e7fd      	b.n	8000fd0 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	bf00      	nop
 8000fda:	e7fd      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <BusFault_Handler+0x4>

08000fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <UsageFault_Handler+0x4>

08000fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800101a:	f000 f8ff 	bl	800121c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}

08001022 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <ADC_IRQHandler+0x10>)
 8001036:	f000 f978 	bl	800132a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000184 	.word	0x20000184

08001044 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001048:	4802      	ldr	r0, [pc, #8]	@ (8001054 <I2C1_EV_IRQHandler+0x10>)
 800104a:	f001 fed9 	bl	8002e00 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	2000022c 	.word	0x2000022c

08001058 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800105c:	4802      	ldr	r0, [pc, #8]	@ (8001068 <I2C1_ER_IRQHandler+0x10>)
 800105e:	f002 f840 	bl	80030e2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000022c 	.word	0x2000022c

0800106c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001070:	4802      	ldr	r0, [pc, #8]	@ (800107c <DMA2_Stream0_IRQHandler+0x10>)
 8001072:	f001 f871 	bl	8002158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200001cc 	.word	0x200001cc

08001080 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001084:	4802      	ldr	r0, [pc, #8]	@ (8001090 <OTG_FS_IRQHandler+0x10>)
 8001086:	f003 ff51 	bl	8004f2c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200007b8 	.word	0x200007b8

08001094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800109c:	4a14      	ldr	r2, [pc, #80]	@ (80010f0 <_sbrk+0x5c>)
 800109e:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <_sbrk+0x60>)
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d102      	bne.n	80010b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <_sbrk+0x64>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <_sbrk+0x68>)
 80010b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <_sbrk+0x64>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4413      	add	r3, r2
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d207      	bcs.n	80010d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c4:	f009 fb9e 	bl	800a804 <__errno>
 80010c8:	4603      	mov	r3, r0
 80010ca:	220c      	movs	r2, #12
 80010cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
 80010d2:	e009      	b.n	80010e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <_sbrk+0x64>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <_sbrk+0x64>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4413      	add	r3, r2
 80010e2:	4a05      	ldr	r2, [pc, #20]	@ (80010f8 <_sbrk+0x64>)
 80010e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010e6:	68fb      	ldr	r3, [r7, #12]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20020000 	.word	0x20020000
 80010f4:	00000400 	.word	0x00000400
 80010f8:	200002d0 	.word	0x200002d0
 80010fc:	20000e08 	.word	0x20000e08

08001100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <SystemInit+0x20>)
 8001106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110a:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <SystemInit+0x20>)
 800110c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001124:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800115c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001128:	f7ff ffea 	bl	8001100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800112c:	480c      	ldr	r0, [pc, #48]	@ (8001160 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800112e:	490d      	ldr	r1, [pc, #52]	@ (8001164 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001130:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001144:	4c0a      	ldr	r4, [pc, #40]	@ (8001170 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001152:	f009 fb5d 	bl	800a810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001156:	f7ff fb25 	bl	80007a4 <main>
  bx  lr    
 800115a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800115c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001164:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8001168:	0800b1f0 	.word	0x0800b1f0
  ldr r2, =_sbss
 800116c:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001170:	20000e04 	.word	0x20000e04

08001174 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001174:	e7fe      	b.n	8001174 <DMA1_Stream0_IRQHandler>
	...

08001178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800117c:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <HAL_Init+0x40>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a0d      	ldr	r2, [pc, #52]	@ (80011b8 <HAL_Init+0x40>)
 8001182:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001186:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <HAL_Init+0x40>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HAL_Init+0x40>)
 800118e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001192:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <HAL_Init+0x40>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a07      	ldr	r2, [pc, #28]	@ (80011b8 <HAL_Init+0x40>)
 800119a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800119e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a0:	2003      	movs	r0, #3
 80011a2:	f000 fe6f 	bl	8001e84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f000 f808 	bl	80011bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ac:	f7ff fe02 	bl	8000db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40023c00 	.word	0x40023c00

080011bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c4:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <HAL_InitTick+0x54>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_InitTick+0x58>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 fe87 	bl	8001eee <HAL_SYSTICK_Config>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e00e      	b.n	8001208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b0f      	cmp	r3, #15
 80011ee:	d80a      	bhi.n	8001206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f0:	2200      	movs	r2, #0
 80011f2:	6879      	ldr	r1, [r7, #4]
 80011f4:	f04f 30ff 	mov.w	r0, #4294967295
 80011f8:	f000 fe4f 	bl	8001e9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011fc:	4a06      	ldr	r2, [pc, #24]	@ (8001218 <HAL_InitTick+0x5c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e000      	b.n	8001208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000000 	.word	0x20000000
 8001214:	20000008 	.word	0x20000008
 8001218:	20000004 	.word	0x20000004

0800121c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <HAL_IncTick+0x20>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	461a      	mov	r2, r3
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_IncTick+0x24>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <HAL_IncTick+0x24>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20000008 	.word	0x20000008
 8001240:	200002d4 	.word	0x200002d4

08001244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b03      	ldr	r3, [pc, #12]	@ (8001258 <HAL_GetTick+0x14>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	200002d4 	.word	0x200002d4

0800125c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001264:	f7ff ffee 	bl	8001244 <HAL_GetTick>
 8001268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001274:	d005      	beq.n	8001282 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001276:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <HAL_Delay+0x44>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	4413      	add	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001282:	bf00      	nop
 8001284:	f7ff ffde 	bl	8001244 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	429a      	cmp	r2, r3
 8001292:	d8f7      	bhi.n	8001284 <HAL_Delay+0x28>
  {
  }
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000008 	.word	0x20000008

080012a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e033      	b.n	8001322 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d109      	bne.n	80012d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff fda6 	bl	8000e14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d118      	bne.n	8001314 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012ea:	f023 0302 	bic.w	r3, r3, #2
 80012ee:	f043 0202 	orr.w	r2, r3, #2
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 fb6c 	bl	80019d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	f023 0303 	bic.w	r3, r3, #3
 800130a:	f043 0201 	orr.w	r2, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	641a      	str	r2, [r3, #64]	@ 0x40
 8001312:	e001      	b.n	8001318 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001320:	7bfb      	ldrb	r3, [r7, #15]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f003 0320 	and.w	r3, r3, #32
 8001358:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d049      	beq.n	80013f4 <HAL_ADC_IRQHandler+0xca>
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d046      	beq.n	80013f4 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136a:	f003 0310 	and.w	r3, r3, #16
 800136e:	2b00      	cmp	r3, #0
 8001370:	d105      	bne.n	800137e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001376:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d12b      	bne.n	80013e4 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001390:	2b00      	cmp	r3, #0
 8001392:	d127      	bne.n	80013e4 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800139a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d006      	beq.n	80013b0 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d119      	bne.n	80013e4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 0220 	bic.w	r2, r2, #32
 80013be:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d105      	bne.n	80013e4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013dc:	f043 0201 	orr.w	r2, r3, #1
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff fbcf 	bl	8000b88 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f06f 0212 	mvn.w	r2, #18
 80013f2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001402:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d057      	beq.n	80014ba <HAL_ADC_IRQHandler+0x190>
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d054      	beq.n	80014ba <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001414:	f003 0310 	and.w	r3, r3, #16
 8001418:	2b00      	cmp	r3, #0
 800141a:	d105      	bne.n	8001428 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d139      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800143c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001440:	2b00      	cmp	r3, #0
 8001442:	d006      	beq.n	8001452 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800144e:	2b00      	cmp	r3, #0
 8001450:	d12b      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800145c:	2b00      	cmp	r3, #0
 800145e:	d124      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800146a:	2b00      	cmp	r3, #0
 800146c:	d11d      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001472:	2b00      	cmp	r3, #0
 8001474:	d119      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001484:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149a:	2b00      	cmp	r3, #0
 800149c:	d105      	bne.n	80014aa <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	f043 0201 	orr.w	r2, r3, #1
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 fc10 	bl	8001cd0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f06f 020c 	mvn.w	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014c8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d017      	beq.n	8001500 <HAL_ADC_IRQHandler+0x1d6>
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d014      	beq.n	8001500 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d10d      	bne.n	8001500 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f000 f929 	bl	8001748 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f06f 0201 	mvn.w	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f003 0320 	and.w	r3, r3, #32
 8001506:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800150e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d015      	beq.n	8001542 <HAL_ADC_IRQHandler+0x218>
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d012      	beq.n	8001542 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001520:	f043 0202 	orr.w	r2, r3, #2
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f06f 0220 	mvn.w	r2, #32
 8001530:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f000 f912 	bl	800175c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f06f 0220 	mvn.w	r2, #32
 8001540:	601a      	str	r2, [r3, #0]
  }
}
 8001542:	bf00      	nop
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155c:	2300      	movs	r3, #0
 800155e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <HAL_ADC_Start_DMA+0x22>
 800156a:	2302      	movs	r3, #2
 800156c:	e0d0      	b.n	8001710 <HAL_ADC_Start_DMA+0x1c4>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2201      	movs	r2, #1
 8001572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	2b01      	cmp	r3, #1
 8001582:	d018      	beq.n	80015b6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f042 0201 	orr.w	r2, r2, #1
 8001592:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001594:	4b60      	ldr	r3, [pc, #384]	@ (8001718 <HAL_ADC_Start_DMA+0x1cc>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a60      	ldr	r2, [pc, #384]	@ (800171c <HAL_ADC_Start_DMA+0x1d0>)
 800159a:	fba2 2303 	umull	r2, r3, r2, r3
 800159e:	0c9a      	lsrs	r2, r3, #18
 80015a0:	4613      	mov	r3, r2
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80015a8:	e002      	b.n	80015b0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f9      	bne.n	80015aa <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015c4:	d107      	bne.n	80015d6 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015d4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	f040 8088 	bne.w	80016f6 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80015ee:	f023 0301 	bic.w	r3, r3, #1
 80015f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001604:	2b00      	cmp	r3, #0
 8001606:	d007      	beq.n	8001618 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001610:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001624:	d106      	bne.n	8001634 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f023 0206 	bic.w	r2, r3, #6
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	645a      	str	r2, [r3, #68]	@ 0x44
 8001632:	e002      	b.n	800163a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2200      	movs	r2, #0
 8001638:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2200      	movs	r2, #0
 800163e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001642:	4b37      	ldr	r3, [pc, #220]	@ (8001720 <HAL_ADC_Start_DMA+0x1d4>)
 8001644:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800164a:	4a36      	ldr	r2, [pc, #216]	@ (8001724 <HAL_ADC_Start_DMA+0x1d8>)
 800164c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001652:	4a35      	ldr	r2, [pc, #212]	@ (8001728 <HAL_ADC_Start_DMA+0x1dc>)
 8001654:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800165a:	4a34      	ldr	r2, [pc, #208]	@ (800172c <HAL_ADC_Start_DMA+0x1e0>)
 800165c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001666:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	685a      	ldr	r2, [r3, #4]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001676:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689a      	ldr	r2, [r3, #8]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001686:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	334c      	adds	r3, #76	@ 0x4c
 8001692:	4619      	mov	r1, r3
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f000 fce4 	bl	8002064 <HAL_DMA_Start_IT>
 800169c:	4603      	mov	r3, r0
 800169e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 031f 	and.w	r3, r3, #31
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d10f      	bne.n	80016cc <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d129      	bne.n	800170e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	e020      	b.n	800170e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a17      	ldr	r2, [pc, #92]	@ (8001730 <HAL_ADC_Start_DMA+0x1e4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d11b      	bne.n	800170e <HAL_ADC_Start_DMA+0x1c2>
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d114      	bne.n	800170e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	e00b      	b.n	800170e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f043 0210 	orr.w	r2, r3, #16
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001706:	f043 0201 	orr.w	r2, r3, #1
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800170e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	431bde83 	.word	0x431bde83
 8001720:	40012300 	.word	0x40012300
 8001724:	08001bcd 	.word	0x08001bcd
 8001728:	08001c87 	.word	0x08001c87
 800172c:	08001ca3 	.word	0x08001ca3
 8001730:	40012000 	.word	0x40012000

08001734 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001784:	2b01      	cmp	r3, #1
 8001786:	d101      	bne.n	800178c <HAL_ADC_ConfigChannel+0x1c>
 8001788:	2302      	movs	r3, #2
 800178a:	e113      	b.n	80019b4 <HAL_ADC_ConfigChannel+0x244>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b09      	cmp	r3, #9
 800179a:	d925      	bls.n	80017e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68d9      	ldr	r1, [r3, #12]
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	461a      	mov	r2, r3
 80017aa:	4613      	mov	r3, r2
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	4413      	add	r3, r2
 80017b0:	3b1e      	subs	r3, #30
 80017b2:	2207      	movs	r2, #7
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43da      	mvns	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	400a      	ands	r2, r1
 80017c0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68d9      	ldr	r1, [r3, #12]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	689a      	ldr	r2, [r3, #8]
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	4603      	mov	r3, r0
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4403      	add	r3, r0
 80017da:	3b1e      	subs	r3, #30
 80017dc:	409a      	lsls	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	e022      	b.n	800182e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6919      	ldr	r1, [r3, #16]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	461a      	mov	r2, r3
 80017f6:	4613      	mov	r3, r2
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4413      	add	r3, r2
 80017fc:	2207      	movs	r2, #7
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43da      	mvns	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	400a      	ands	r2, r1
 800180a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6919      	ldr	r1, [r3, #16]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	4603      	mov	r3, r0
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	4403      	add	r3, r0
 8001824:	409a      	lsls	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d824      	bhi.n	8001880 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	3b05      	subs	r3, #5
 8001848:	221f      	movs	r2, #31
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43da      	mvns	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	400a      	ands	r2, r1
 8001856:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	b29b      	uxth	r3, r3
 8001864:	4618      	mov	r0, r3
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	3b05      	subs	r3, #5
 8001872:	fa00 f203 	lsl.w	r2, r0, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	430a      	orrs	r2, r1
 800187c:	635a      	str	r2, [r3, #52]	@ 0x34
 800187e:	e04c      	b.n	800191a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b0c      	cmp	r3, #12
 8001886:	d824      	bhi.n	80018d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	3b23      	subs	r3, #35	@ 0x23
 800189a:	221f      	movs	r2, #31
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43da      	mvns	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	400a      	ands	r2, r1
 80018a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	4618      	mov	r0, r3
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	4613      	mov	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	3b23      	subs	r3, #35	@ 0x23
 80018c4:	fa00 f203 	lsl.w	r2, r0, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80018d0:	e023      	b.n	800191a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	3b41      	subs	r3, #65	@ 0x41
 80018e4:	221f      	movs	r2, #31
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	43da      	mvns	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	400a      	ands	r2, r1
 80018f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	4618      	mov	r0, r3
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	3b41      	subs	r3, #65	@ 0x41
 800190e:	fa00 f203 	lsl.w	r2, r0, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800191a:	4b29      	ldr	r3, [pc, #164]	@ (80019c0 <HAL_ADC_ConfigChannel+0x250>)
 800191c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a28      	ldr	r2, [pc, #160]	@ (80019c4 <HAL_ADC_ConfigChannel+0x254>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d10f      	bne.n	8001948 <HAL_ADC_ConfigChannel+0x1d8>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b12      	cmp	r3, #18
 800192e:	d10b      	bne.n	8001948 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a1d      	ldr	r2, [pc, #116]	@ (80019c4 <HAL_ADC_ConfigChannel+0x254>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d12b      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x23a>
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a1c      	ldr	r2, [pc, #112]	@ (80019c8 <HAL_ADC_ConfigChannel+0x258>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d003      	beq.n	8001964 <HAL_ADC_ConfigChannel+0x1f4>
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b11      	cmp	r3, #17
 8001962:	d122      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a11      	ldr	r2, [pc, #68]	@ (80019c8 <HAL_ADC_ConfigChannel+0x258>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d111      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001986:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <HAL_ADC_ConfigChannel+0x25c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a11      	ldr	r2, [pc, #68]	@ (80019d0 <HAL_ADC_ConfigChannel+0x260>)
 800198c:	fba2 2303 	umull	r2, r3, r2, r3
 8001990:	0c9a      	lsrs	r2, r3, #18
 8001992:	4613      	mov	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4413      	add	r3, r2
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800199c:	e002      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f9      	bne.n	800199e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	40012300 	.word	0x40012300
 80019c4:	40012000 	.word	0x40012000
 80019c8:	10000012 	.word	0x10000012
 80019cc:	20000000 	.word	0x20000000
 80019d0:	431bde83 	.word	0x431bde83

080019d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019dc:	4b79      	ldr	r3, [pc, #484]	@ (8001bc4 <ADC_Init+0x1f0>)
 80019de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	431a      	orrs	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6859      	ldr	r1, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	021a      	lsls	r2, r3, #8
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001a2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6859      	ldr	r1, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6899      	ldr	r1, [r3, #8]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a66:	4a58      	ldr	r2, [pc, #352]	@ (8001bc8 <ADC_Init+0x1f4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d022      	beq.n	8001ab2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a7a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6899      	ldr	r1, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	6899      	ldr	r1, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	e00f      	b.n	8001ad2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ac0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ad0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 0202 	bic.w	r2, r2, #2
 8001ae0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6899      	ldr	r1, [r3, #8]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7e1b      	ldrb	r3, [r3, #24]
 8001aec:	005a      	lsls	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d01b      	beq.n	8001b38 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	685a      	ldr	r2, [r3, #4]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b0e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001b1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6859      	ldr	r1, [r3, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	035a      	lsls	r2, r3, #13
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	e007      	b.n	8001b48 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b46:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	051a      	lsls	r2, r3, #20
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6899      	ldr	r1, [r3, #8]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b8a:	025a      	lsls	r2, r3, #9
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ba2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6899      	ldr	r1, [r3, #8]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	029a      	lsls	r2, r3, #10
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	609a      	str	r2, [r3, #8]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	40012300 	.word	0x40012300
 8001bc8:	0f000001 	.word	0x0f000001

08001bcc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d13c      	bne.n	8001c60 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d12b      	bne.n	8001c58 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d127      	bne.n	8001c58 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d006      	beq.n	8001c24 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d119      	bne.n	8001c58 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0220 	bic.w	r2, r2, #32
 8001c32:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d105      	bne.n	8001c58 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	f043 0201 	orr.w	r2, r3, #1
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f7fe ff95 	bl	8000b88 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c5e:	e00e      	b.n	8001c7e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c64:	f003 0310 	and.w	r3, r3, #16
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d003      	beq.n	8001c74 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f7ff fd75 	bl	800175c <HAL_ADC_ErrorCallback>
}
 8001c72:	e004      	b.n	8001c7e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	4798      	blx	r3
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b084      	sub	sp, #16
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c92:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f7ff fd4d 	bl	8001734 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c9a:	bf00      	nop
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b084      	sub	sp, #16
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cae:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2240      	movs	r2, #64	@ 0x40
 8001cb4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cba:	f043 0204 	orr.w	r2, r3, #4
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f7ff fd4a 	bl	800175c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d16:	4a04      	ldr	r2, [pc, #16]	@ (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	60d3      	str	r3, [r2, #12]
}
 8001d1c:	bf00      	nop
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d30:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <__NVIC_GetPriorityGrouping+0x18>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	f003 0307 	and.w	r3, r3, #7
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	db0b      	blt.n	8001d72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4907      	ldr	r1, [pc, #28]	@ (8001d80 <__NVIC_EnableIRQ+0x38>)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	2001      	movs	r0, #1
 8001d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	@ (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	@ (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	@ 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
         );
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	@ 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e50:	d301      	bcc.n	8001e56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00f      	b.n	8001e76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <SysTick_Config+0x40>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5e:	210f      	movs	r1, #15
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295
 8001e64:	f7ff ff8e 	bl	8001d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e68:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <SysTick_Config+0x40>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6e:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <SysTick_Config+0x40>)
 8001e70:	2207      	movs	r2, #7
 8001e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	e000e010 	.word	0xe000e010

08001e84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ff29 	bl	8001ce4 <__NVIC_SetPriorityGrouping>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b086      	sub	sp, #24
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
 8001ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eac:	f7ff ff3e 	bl	8001d2c <__NVIC_GetPriorityGrouping>
 8001eb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	68b9      	ldr	r1, [r7, #8]
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	f7ff ff8e 	bl	8001dd8 <NVIC_EncodePriority>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ff5d 	bl	8001d84 <__NVIC_SetPriority>
}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	4603      	mov	r3, r0
 8001eda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff31 	bl	8001d48 <__NVIC_EnableIRQ>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffa2 	bl	8001e40 <SysTick_Config>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f14:	f7ff f996 	bl	8001244 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e099      	b.n	8002058 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2202      	movs	r2, #2
 8001f28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f44:	e00f      	b.n	8001f66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f46:	f7ff f97d 	bl	8001244 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b05      	cmp	r3, #5
 8001f52:	d908      	bls.n	8001f66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2220      	movs	r2, #32
 8001f58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e078      	b.n	8002058 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1e8      	bne.n	8001f46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <HAL_DMA_Init+0x158>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d107      	bne.n	8001fd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f023 0307 	bic.w	r3, r3, #7
 8001fe6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	d117      	bne.n	800202a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffe:	697a      	ldr	r2, [r7, #20]
 8002000:	4313      	orrs	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00e      	beq.n	800202a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 fa9f 	bl	8002550 <DMA_CheckFifoParam>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d008      	beq.n	800202a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2240      	movs	r2, #64	@ 0x40
 800201c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002026:	2301      	movs	r3, #1
 8002028:	e016      	b.n	8002058 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fa56 	bl	80024e4 <DMA_CalcBaseAndBitshift>
 8002038:	4603      	mov	r3, r0
 800203a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002040:	223f      	movs	r2, #63	@ 0x3f
 8002042:	409a      	lsls	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	f010803f 	.word	0xf010803f

08002064 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
 8002070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_DMA_Start_IT+0x26>
 8002086:	2302      	movs	r3, #2
 8002088:	e040      	b.n	800210c <HAL_DMA_Start_IT+0xa8>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d12f      	bne.n	80020fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2202      	movs	r2, #2
 80020a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68b9      	ldr	r1, [r7, #8]
 80020b2:	68f8      	ldr	r0, [r7, #12]
 80020b4:	f000 f9e8 	bl	8002488 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020bc:	223f      	movs	r2, #63	@ 0x3f
 80020be:	409a      	lsls	r2, r3
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0216 	orr.w	r2, r2, #22
 80020d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d007      	beq.n	80020ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0208 	orr.w	r2, r2, #8
 80020ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	e005      	b.n	800210a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002106:	2302      	movs	r3, #2
 8002108:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800210a:	7dfb      	ldrb	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d004      	beq.n	8002132 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2280      	movs	r2, #128	@ 0x80
 800212c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e00c      	b.n	800214c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2205      	movs	r2, #5
 8002136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0201 	bic.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002164:	4b8e      	ldr	r3, [pc, #568]	@ (80023a0 <HAL_DMA_IRQHandler+0x248>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a8e      	ldr	r2, [pc, #568]	@ (80023a4 <HAL_DMA_IRQHandler+0x24c>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	0a9b      	lsrs	r3, r3, #10
 8002170:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002182:	2208      	movs	r2, #8
 8002184:	409a      	lsls	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4013      	ands	r3, r2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d01a      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	d013      	beq.n	80021c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0204 	bic.w	r2, r2, #4
 80021aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b0:	2208      	movs	r2, #8
 80021b2:	409a      	lsls	r2, r3
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021bc:	f043 0201 	orr.w	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c8:	2201      	movs	r2, #1
 80021ca:	409a      	lsls	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d012      	beq.n	80021fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00b      	beq.n	80021fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e6:	2201      	movs	r2, #1
 80021e8:	409a      	lsls	r2, r3
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f2:	f043 0202 	orr.w	r2, r3, #2
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	2204      	movs	r2, #4
 8002200:	409a      	lsls	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d012      	beq.n	8002230 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00b      	beq.n	8002230 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221c:	2204      	movs	r2, #4
 800221e:	409a      	lsls	r2, r3
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002228:	f043 0204 	orr.w	r2, r3, #4
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002234:	2210      	movs	r2, #16
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4013      	ands	r3, r2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d043      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d03c      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002252:	2210      	movs	r2, #16
 8002254:	409a      	lsls	r2, r3
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d018      	beq.n	800229a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d108      	bne.n	8002288 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	d024      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4798      	blx	r3
 8002286:	e01f      	b.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01b      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	4798      	blx	r3
 8002298:	e016      	b.n	80022c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d107      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0208 	bic.w	r2, r2, #8
 80022b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022cc:	2220      	movs	r2, #32
 80022ce:	409a      	lsls	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 808f 	beq.w	80023f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	f000 8087 	beq.w	80023f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ee:	2220      	movs	r2, #32
 80022f0:	409a      	lsls	r2, r3
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b05      	cmp	r3, #5
 8002300:	d136      	bne.n	8002370 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0216 	bic.w	r2, r2, #22
 8002310:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002320:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	2b00      	cmp	r3, #0
 8002328:	d103      	bne.n	8002332 <HAL_DMA_IRQHandler+0x1da>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800232e:	2b00      	cmp	r3, #0
 8002330:	d007      	beq.n	8002342 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 0208 	bic.w	r2, r2, #8
 8002340:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002346:	223f      	movs	r2, #63	@ 0x3f
 8002348:	409a      	lsls	r2, r3
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002362:	2b00      	cmp	r3, #0
 8002364:	d07e      	beq.n	8002464 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	4798      	blx	r3
        }
        return;
 800236e:	e079      	b.n	8002464 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d01d      	beq.n	80023ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10d      	bne.n	80023a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002390:	2b00      	cmp	r3, #0
 8002392:	d031      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	4798      	blx	r3
 800239c:	e02c      	b.n	80023f8 <HAL_DMA_IRQHandler+0x2a0>
 800239e:	bf00      	nop
 80023a0:	20000000 	.word	0x20000000
 80023a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d023      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	4798      	blx	r3
 80023b8:	e01e      	b.n	80023f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10f      	bne.n	80023e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0210 	bic.w	r2, r2, #16
 80023d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d032      	beq.n	8002466 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	2b00      	cmp	r3, #0
 800240a:	d022      	beq.n	8002452 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2205      	movs	r2, #5
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 0201 	bic.w	r2, r2, #1
 8002422:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	3301      	adds	r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	429a      	cmp	r2, r3
 800242e:	d307      	bcc.n	8002440 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f2      	bne.n	8002424 <HAL_DMA_IRQHandler+0x2cc>
 800243e:	e000      	b.n	8002442 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002440:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002456:	2b00      	cmp	r3, #0
 8002458:	d005      	beq.n	8002466 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	4798      	blx	r3
 8002462:	e000      	b.n	8002466 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002464:	bf00      	nop
    }
  }
}
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800247a:	b2db      	uxtb	r3, r3
}
 800247c:	4618      	mov	r0, r3
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b40      	cmp	r3, #64	@ 0x40
 80024b4:	d108      	bne.n	80024c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024c6:	e007      	b.n	80024d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	60da      	str	r2, [r3, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3b10      	subs	r3, #16
 80024f4:	4a14      	ldr	r2, [pc, #80]	@ (8002548 <DMA_CalcBaseAndBitshift+0x64>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024fe:	4a13      	ldr	r2, [pc, #76]	@ (800254c <DMA_CalcBaseAndBitshift+0x68>)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	4413      	add	r3, r2
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2b03      	cmp	r3, #3
 8002510:	d909      	bls.n	8002526 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800251a:	f023 0303 	bic.w	r3, r3, #3
 800251e:	1d1a      	adds	r2, r3, #4
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	659a      	str	r2, [r3, #88]	@ 0x58
 8002524:	e007      	b.n	8002536 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800252e:	f023 0303 	bic.w	r3, r3, #3
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	aaaaaaab 	.word	0xaaaaaaab
 800254c:	0800b1a4 	.word	0x0800b1a4

08002550 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002560:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d11f      	bne.n	80025aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	2b03      	cmp	r3, #3
 800256e:	d856      	bhi.n	800261e <DMA_CheckFifoParam+0xce>
 8002570:	a201      	add	r2, pc, #4	@ (adr r2, 8002578 <DMA_CheckFifoParam+0x28>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	08002589 	.word	0x08002589
 800257c:	0800259b 	.word	0x0800259b
 8002580:	08002589 	.word	0x08002589
 8002584:	0800261f 	.word	0x0800261f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d046      	beq.n	8002622 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002598:	e043      	b.n	8002622 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800259e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025a2:	d140      	bne.n	8002626 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025a8:	e03d      	b.n	8002626 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025b2:	d121      	bne.n	80025f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d837      	bhi.n	800262a <DMA_CheckFifoParam+0xda>
 80025ba:	a201      	add	r2, pc, #4	@ (adr r2, 80025c0 <DMA_CheckFifoParam+0x70>)
 80025bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c0:	080025d1 	.word	0x080025d1
 80025c4:	080025d7 	.word	0x080025d7
 80025c8:	080025d1 	.word	0x080025d1
 80025cc:	080025e9 	.word	0x080025e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
      break;
 80025d4:	e030      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d025      	beq.n	800262e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025e6:	e022      	b.n	800262e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025f0:	d11f      	bne.n	8002632 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025f6:	e01c      	b.n	8002632 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d903      	bls.n	8002606 <DMA_CheckFifoParam+0xb6>
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d003      	beq.n	800260c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002604:	e018      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
      break;
 800260a:	e015      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002610:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00e      	beq.n	8002636 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
      break;
 800261c:	e00b      	b.n	8002636 <DMA_CheckFifoParam+0xe6>
      break;
 800261e:	bf00      	nop
 8002620:	e00a      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;
 8002622:	bf00      	nop
 8002624:	e008      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;
 8002626:	bf00      	nop
 8002628:	e006      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;
 800262a:	bf00      	nop
 800262c:	e004      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;
 800262e:	bf00      	nop
 8002630:	e002      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;   
 8002632:	bf00      	nop
 8002634:	e000      	b.n	8002638 <DMA_CheckFifoParam+0xe8>
      break;
 8002636:	bf00      	nop
    }
  } 
  
  return status; 
 8002638:	7bfb      	ldrb	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop

08002648 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	@ 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
 8002662:	e159      	b.n	8002918 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	429a      	cmp	r2, r3
 800267e:	f040 8148 	bne.w	8002912 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d005      	beq.n	800269a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	2b02      	cmp	r3, #2
 8002698:	d130      	bne.n	80026fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	2203      	movs	r2, #3
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d0:	2201      	movs	r2, #1
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	091b      	lsrs	r3, r3, #4
 80026e6:	f003 0201 	and.w	r2, r3, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b03      	cmp	r3, #3
 8002706:	d017      	beq.n	8002738 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d123      	bne.n	800278c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	08da      	lsrs	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3208      	adds	r2, #8
 800274c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	220f      	movs	r2, #15
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	08da      	lsrs	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3208      	adds	r2, #8
 8002786:	69b9      	ldr	r1, [r7, #24]
 8002788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0203 	and.w	r2, r3, #3
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80a2 	beq.w	8002912 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	4b57      	ldr	r3, [pc, #348]	@ (8002930 <HAL_GPIO_Init+0x2e8>)
 80027d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d6:	4a56      	ldr	r2, [pc, #344]	@ (8002930 <HAL_GPIO_Init+0x2e8>)
 80027d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80027de:	4b54      	ldr	r3, [pc, #336]	@ (8002930 <HAL_GPIO_Init+0x2e8>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ea:	4a52      	ldr	r2, [pc, #328]	@ (8002934 <HAL_GPIO_Init+0x2ec>)
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	089b      	lsrs	r3, r3, #2
 80027f0:	3302      	adds	r3, #2
 80027f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f003 0303 	and.w	r3, r3, #3
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	220f      	movs	r2, #15
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a49      	ldr	r2, [pc, #292]	@ (8002938 <HAL_GPIO_Init+0x2f0>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d019      	beq.n	800284a <HAL_GPIO_Init+0x202>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a48      	ldr	r2, [pc, #288]	@ (800293c <HAL_GPIO_Init+0x2f4>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d013      	beq.n	8002846 <HAL_GPIO_Init+0x1fe>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a47      	ldr	r2, [pc, #284]	@ (8002940 <HAL_GPIO_Init+0x2f8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d00d      	beq.n	8002842 <HAL_GPIO_Init+0x1fa>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a46      	ldr	r2, [pc, #280]	@ (8002944 <HAL_GPIO_Init+0x2fc>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d007      	beq.n	800283e <HAL_GPIO_Init+0x1f6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a45      	ldr	r2, [pc, #276]	@ (8002948 <HAL_GPIO_Init+0x300>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d101      	bne.n	800283a <HAL_GPIO_Init+0x1f2>
 8002836:	2304      	movs	r3, #4
 8002838:	e008      	b.n	800284c <HAL_GPIO_Init+0x204>
 800283a:	2307      	movs	r3, #7
 800283c:	e006      	b.n	800284c <HAL_GPIO_Init+0x204>
 800283e:	2303      	movs	r3, #3
 8002840:	e004      	b.n	800284c <HAL_GPIO_Init+0x204>
 8002842:	2302      	movs	r3, #2
 8002844:	e002      	b.n	800284c <HAL_GPIO_Init+0x204>
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <HAL_GPIO_Init+0x204>
 800284a:	2300      	movs	r3, #0
 800284c:	69fa      	ldr	r2, [r7, #28]
 800284e:	f002 0203 	and.w	r2, r2, #3
 8002852:	0092      	lsls	r2, r2, #2
 8002854:	4093      	lsls	r3, r2
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800285c:	4935      	ldr	r1, [pc, #212]	@ (8002934 <HAL_GPIO_Init+0x2ec>)
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	3302      	adds	r3, #2
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800286a:	4b38      	ldr	r3, [pc, #224]	@ (800294c <HAL_GPIO_Init+0x304>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	43db      	mvns	r3, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4013      	ands	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800288e:	4a2f      	ldr	r2, [pc, #188]	@ (800294c <HAL_GPIO_Init+0x304>)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002894:	4b2d      	ldr	r3, [pc, #180]	@ (800294c <HAL_GPIO_Init+0x304>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028b8:	4a24      	ldr	r2, [pc, #144]	@ (800294c <HAL_GPIO_Init+0x304>)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028be:	4b23      	ldr	r3, [pc, #140]	@ (800294c <HAL_GPIO_Init+0x304>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028e2:	4a1a      	ldr	r2, [pc, #104]	@ (800294c <HAL_GPIO_Init+0x304>)
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e8:	4b18      	ldr	r3, [pc, #96]	@ (800294c <HAL_GPIO_Init+0x304>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4313      	orrs	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800290c:	4a0f      	ldr	r2, [pc, #60]	@ (800294c <HAL_GPIO_Init+0x304>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3301      	adds	r3, #1
 8002916:	61fb      	str	r3, [r7, #28]
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	2b0f      	cmp	r3, #15
 800291c:	f67f aea2 	bls.w	8002664 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002920:	bf00      	nop
 8002922:	bf00      	nop
 8002924:	3724      	adds	r7, #36	@ 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800
 8002934:	40013800 	.word	0x40013800
 8002938:	40020000 	.word	0x40020000
 800293c:	40020400 	.word	0x40020400
 8002940:	40020800 	.word	0x40020800
 8002944:	40020c00 	.word	0x40020c00
 8002948:	40021000 	.word	0x40021000
 800294c:	40013c00 	.word	0x40013c00

08002950 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e12b      	b.n	8002bba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d106      	bne.n	800297c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7fe facc 	bl	8000f14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2224      	movs	r2, #36	@ 0x24
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0201 	bic.w	r2, r2, #1
 8002992:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029b4:	f004 f820 	bl	80069f8 <HAL_RCC_GetPCLK1Freq>
 80029b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4a81      	ldr	r2, [pc, #516]	@ (8002bc4 <HAL_I2C_Init+0x274>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d807      	bhi.n	80029d4 <HAL_I2C_Init+0x84>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4a80      	ldr	r2, [pc, #512]	@ (8002bc8 <HAL_I2C_Init+0x278>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	bf94      	ite	ls
 80029cc:	2301      	movls	r3, #1
 80029ce:	2300      	movhi	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	e006      	b.n	80029e2 <HAL_I2C_Init+0x92>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4a7d      	ldr	r2, [pc, #500]	@ (8002bcc <HAL_I2C_Init+0x27c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	bf94      	ite	ls
 80029dc:	2301      	movls	r3, #1
 80029de:	2300      	movhi	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e0e7      	b.n	8002bba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4a78      	ldr	r2, [pc, #480]	@ (8002bd0 <HAL_I2C_Init+0x280>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	0c9b      	lsrs	r3, r3, #18
 80029f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a6a      	ldr	r2, [pc, #424]	@ (8002bc4 <HAL_I2C_Init+0x274>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d802      	bhi.n	8002a24 <HAL_I2C_Init+0xd4>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3301      	adds	r3, #1
 8002a22:	e009      	b.n	8002a38 <HAL_I2C_Init+0xe8>
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a2a:	fb02 f303 	mul.w	r3, r2, r3
 8002a2e:	4a69      	ldr	r2, [pc, #420]	@ (8002bd4 <HAL_I2C_Init+0x284>)
 8002a30:	fba2 2303 	umull	r2, r3, r2, r3
 8002a34:	099b      	lsrs	r3, r3, #6
 8002a36:	3301      	adds	r3, #1
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6812      	ldr	r2, [r2, #0]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a4a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	495c      	ldr	r1, [pc, #368]	@ (8002bc4 <HAL_I2C_Init+0x274>)
 8002a54:	428b      	cmp	r3, r1
 8002a56:	d819      	bhi.n	8002a8c <HAL_I2C_Init+0x13c>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	1e59      	subs	r1, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a66:	1c59      	adds	r1, r3, #1
 8002a68:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a6c:	400b      	ands	r3, r1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00a      	beq.n	8002a88 <HAL_I2C_Init+0x138>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	1e59      	subs	r1, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a80:	3301      	adds	r3, #1
 8002a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a86:	e051      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002a88:	2304      	movs	r3, #4
 8002a8a:	e04f      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <HAL_I2C_Init+0x168>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	1e58      	subs	r0, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6859      	ldr	r1, [r3, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	440b      	add	r3, r1
 8002aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	e012      	b.n	8002ade <HAL_I2C_Init+0x18e>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_I2C_Init+0x196>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e022      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10e      	bne.n	8002b0c <HAL_I2C_Init+0x1bc>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e58      	subs	r0, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6859      	ldr	r1, [r3, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	440b      	add	r3, r1
 8002afc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b00:	3301      	adds	r3, #1
 8002b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b0a:	e00f      	b.n	8002b2c <HAL_I2C_Init+0x1dc>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1e58      	subs	r0, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6859      	ldr	r1, [r3, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	0099      	lsls	r1, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	6809      	ldr	r1, [r1, #0]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69da      	ldr	r2, [r3, #28]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6911      	ldr	r1, [r2, #16]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	68d2      	ldr	r2, [r2, #12]
 8002b66:	4311      	orrs	r1, r2
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0201 	orr.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	000186a0 	.word	0x000186a0
 8002bc8:	001e847f 	.word	0x001e847f
 8002bcc:	003d08ff 	.word	0x003d08ff
 8002bd0:	431bde83 	.word	0x431bde83
 8002bd4:	10624dd3 	.word	0x10624dd3

08002bd8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bea:	2b80      	cmp	r3, #128	@ 0x80
 8002bec:	d103      	bne.n	8002bf6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
  }
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b088      	sub	sp, #32
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	460b      	mov	r3, r1
 8002c12:	817b      	strh	r3, [r7, #10]
 8002c14:	4613      	mov	r3, r2
 8002c16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7fe fb14 	bl	8001244 <HAL_GetTick>
 8002c1c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b20      	cmp	r3, #32
 8002c28:	f040 80e0 	bne.w	8002dec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2319      	movs	r3, #25
 8002c32:	2201      	movs	r2, #1
 8002c34:	4970      	ldr	r1, [pc, #448]	@ (8002df8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f001 fe0e 	bl	8004858 <I2C_WaitOnFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0d3      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_I2C_Master_Transmit+0x50>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e0cc      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d007      	beq.n	8002c7a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0201 	orr.w	r2, r2, #1
 8002c78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2221      	movs	r2, #33	@ 0x21
 8002c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2210      	movs	r2, #16
 8002c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	893a      	ldrh	r2, [r7, #8]
 8002caa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a50      	ldr	r2, [pc, #320]	@ (8002dfc <HAL_I2C_Master_Transmit+0x1f8>)
 8002cba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cbc:	8979      	ldrh	r1, [r7, #10]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	6a3a      	ldr	r2, [r7, #32]
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f001 fc9e 	bl	8004604 <I2C_MasterRequestWrite>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e08d      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	613b      	str	r3, [r7, #16]
 8002ce6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ce8:	e066      	b.n	8002db8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	6a39      	ldr	r1, [r7, #32]
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f001 fecc 	bl	8004a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00d      	beq.n	8002d16 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d107      	bne.n	8002d12 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e06b      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	781a      	ldrb	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d11b      	bne.n	8002d8c <HAL_I2C_Master_Transmit+0x188>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d017      	beq.n	8002d8c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	6a39      	ldr	r1, [r7, #32]
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f001 fec3 	bl	8004b1c <I2C_WaitOnBTFFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00d      	beq.n	8002db8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d107      	bne.n	8002db4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002db2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e01a      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d194      	bne.n	8002cea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	e000      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002dec:	2302      	movs	r3, #2
  }
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	00100002 	.word	0x00100002
 8002dfc:	ffff0000 	.word	0xffff0000

08002e00 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b088      	sub	sp, #32
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e18:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e20:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e28:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e2a:	7bfb      	ldrb	r3, [r7, #15]
 8002e2c:	2b10      	cmp	r3, #16
 8002e2e:	d003      	beq.n	8002e38 <HAL_I2C_EV_IRQHandler+0x38>
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	2b40      	cmp	r3, #64	@ 0x40
 8002e34:	f040 80c1 	bne.w	8002fba <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10d      	bne.n	8002e6e <HAL_I2C_EV_IRQHandler+0x6e>
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002e58:	d003      	beq.n	8002e62 <HAL_I2C_EV_IRQHandler+0x62>
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e60:	d101      	bne.n	8002e66 <HAL_I2C_EV_IRQHandler+0x66>
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <HAL_I2C_EV_IRQHandler+0x68>
 8002e66:	2300      	movs	r3, #0
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	f000 8132 	beq.w	80030d2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00c      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x92>
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	0a5b      	lsrs	r3, r3, #9
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d006      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f001 fef2 	bl	8004c6e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fd9b 	bl	80039c6 <I2C_Master_SB>
 8002e90:	e092      	b.n	8002fb8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	08db      	lsrs	r3, r3, #3
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d009      	beq.n	8002eb2 <HAL_I2C_EV_IRQHandler+0xb2>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	0a5b      	lsrs	r3, r3, #9
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 fe11 	bl	8003ad2 <I2C_Master_ADD10>
 8002eb0:	e082      	b.n	8002fb8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	085b      	lsrs	r3, r3, #1
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_I2C_EV_IRQHandler+0xd2>
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	0a5b      	lsrs	r3, r3, #9
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fe2b 	bl	8003b26 <I2C_Master_ADDR>
 8002ed0:	e072      	b.n	8002fb8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	089b      	lsrs	r3, r3, #2
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d03b      	beq.n	8002f56 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ee8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002eec:	f000 80f3 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	09db      	lsrs	r3, r3, #7
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00f      	beq.n	8002f1c <HAL_I2C_EV_IRQHandler+0x11c>
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	0a9b      	lsrs	r3, r3, #10
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d009      	beq.n	8002f1c <HAL_I2C_EV_IRQHandler+0x11c>
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	089b      	lsrs	r3, r3, #2
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d103      	bne.n	8002f1c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f9f3 	bl	8003300 <I2C_MasterTransmit_TXE>
 8002f1a:	e04d      	b.n	8002fb8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	089b      	lsrs	r3, r3, #2
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 80d6 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	0a5b      	lsrs	r3, r3, #9
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80cf 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f38:	7bbb      	ldrb	r3, [r7, #14]
 8002f3a:	2b21      	cmp	r3, #33	@ 0x21
 8002f3c:	d103      	bne.n	8002f46 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fa7a 	bl	8003438 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f44:	e0c7      	b.n	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b40      	cmp	r3, #64	@ 0x40
 8002f4a:	f040 80c4 	bne.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fae8 	bl	8003524 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f54:	e0bf      	b.n	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f64:	f000 80b7 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	099b      	lsrs	r3, r3, #6
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00f      	beq.n	8002f94 <HAL_I2C_EV_IRQHandler+0x194>
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	0a9b      	lsrs	r3, r3, #10
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d009      	beq.n	8002f94 <HAL_I2C_EV_IRQHandler+0x194>
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	089b      	lsrs	r3, r3, #2
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d103      	bne.n	8002f94 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fb61 	bl	8003654 <I2C_MasterReceive_RXNE>
 8002f92:	e011      	b.n	8002fb8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 809a 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	0a5b      	lsrs	r3, r3, #9
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8093 	beq.w	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 fc17 	bl	80037e4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fb6:	e08e      	b.n	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002fb8:	e08d      	b.n	80030d6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d004      	beq.n	8002fcc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	61fb      	str	r3, [r7, #28]
 8002fca:	e007      	b.n	8002fdc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	085b      	lsrs	r3, r3, #1
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d012      	beq.n	800300e <HAL_I2C_EV_IRQHandler+0x20e>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	0a5b      	lsrs	r3, r3, #9
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00c      	beq.n	800300e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003004:	69b9      	ldr	r1, [r7, #24]
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 ffdc 	bl	8003fc4 <I2C_Slave_ADDR>
 800300c:	e066      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d009      	beq.n	800302e <HAL_I2C_EV_IRQHandler+0x22e>
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	0a5b      	lsrs	r3, r3, #9
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f001 f816 	bl	8004058 <I2C_Slave_STOPF>
 800302c:	e056      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800302e:	7bbb      	ldrb	r3, [r7, #14]
 8003030:	2b21      	cmp	r3, #33	@ 0x21
 8003032:	d002      	beq.n	800303a <HAL_I2C_EV_IRQHandler+0x23a>
 8003034:	7bbb      	ldrb	r3, [r7, #14]
 8003036:	2b29      	cmp	r3, #41	@ 0x29
 8003038:	d125      	bne.n	8003086 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	09db      	lsrs	r3, r3, #7
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00f      	beq.n	8003066 <HAL_I2C_EV_IRQHandler+0x266>
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	0a9b      	lsrs	r3, r3, #10
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d009      	beq.n	8003066 <HAL_I2C_EV_IRQHandler+0x266>
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	089b      	lsrs	r3, r3, #2
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fef2 	bl	8003e48 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003064:	e039      	b.n	80030da <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	089b      	lsrs	r3, r3, #2
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d033      	beq.n	80030da <HAL_I2C_EV_IRQHandler+0x2da>
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	0a5b      	lsrs	r3, r3, #9
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d02d      	beq.n	80030da <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 ff1f 	bl	8003ec2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003084:	e029      	b.n	80030da <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00f      	beq.n	80030b2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	0a9b      	lsrs	r3, r3, #10
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_I2C_EV_IRQHandler+0x2b2>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	089b      	lsrs	r3, r3, #2
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d103      	bne.n	80030b2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 ff2a 	bl	8003f04 <I2C_SlaveReceive_RXNE>
 80030b0:	e014      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	089b      	lsrs	r3, r3, #2
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00e      	beq.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	0a5b      	lsrs	r3, r3, #9
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 ff58 	bl	8003f80 <I2C_SlaveReceive_BTF>
 80030d0:	e004      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80030d2:	bf00      	nop
 80030d4:	e002      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030d6:	bf00      	nop
 80030d8:	e000      	b.n	80030dc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030da:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030dc:	3720      	adds	r7, #32
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b08a      	sub	sp, #40	@ 0x28
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003104:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	0a1b      	lsrs	r3, r3, #8
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00e      	beq.n	8003130 <HAL_I2C_ER_IRQHandler+0x4e>
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	0a1b      	lsrs	r3, r3, #8
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d008      	beq.n	8003130 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800312e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	0a5b      	lsrs	r3, r3, #9
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00e      	beq.n	800315a <HAL_I2C_ER_IRQHandler+0x78>
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d008      	beq.n	800315a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	f043 0302 	orr.w	r3, r3, #2
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003158:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	0a9b      	lsrs	r3, r3, #10
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d03f      	beq.n	80031e6 <HAL_I2C_ER_IRQHandler+0x104>
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d039      	beq.n	80031e6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003172:	7efb      	ldrb	r3, [r7, #27]
 8003174:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003184:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800318c:	7ebb      	ldrb	r3, [r7, #26]
 800318e:	2b20      	cmp	r3, #32
 8003190:	d112      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xd6>
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10f      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xd6>
 8003198:	7cfb      	ldrb	r3, [r7, #19]
 800319a:	2b21      	cmp	r3, #33	@ 0x21
 800319c:	d008      	beq.n	80031b0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800319e:	7cfb      	ldrb	r3, [r7, #19]
 80031a0:	2b29      	cmp	r3, #41	@ 0x29
 80031a2:	d005      	beq.n	80031b0 <HAL_I2C_ER_IRQHandler+0xce>
 80031a4:	7cfb      	ldrb	r3, [r7, #19]
 80031a6:	2b28      	cmp	r3, #40	@ 0x28
 80031a8:	d106      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b21      	cmp	r3, #33	@ 0x21
 80031ae:	d103      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f001 f881 	bl	80042b8 <I2C_Slave_AF>
 80031b6:	e016      	b.n	80031e6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031c0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	f043 0304 	orr.w	r3, r3, #4
 80031c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031ca:	7efb      	ldrb	r3, [r7, #27]
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d002      	beq.n	80031d6 <HAL_I2C_ER_IRQHandler+0xf4>
 80031d0:	7efb      	ldrb	r3, [r7, #27]
 80031d2:	2b40      	cmp	r3, #64	@ 0x40
 80031d4:	d107      	bne.n	80031e6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	0adb      	lsrs	r3, r3, #11
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00e      	beq.n	8003210 <HAL_I2C_ER_IRQHandler+0x12e>
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	f043 0308 	orr.w	r3, r3, #8
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800320e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f001 f8bc 	bl	80043a0 <I2C_ITError>
  }
}
 8003228:	bf00      	nop
 800322a:	3728      	adds	r7, #40	@ 0x28
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	460b      	mov	r3, r1
 800328a:	70fb      	strb	r3, [r7, #3]
 800328c:	4613      	mov	r3, r2
 800328e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800330e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003316:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003322:	2b00      	cmp	r3, #0
 8003324:	d150      	bne.n	80033c8 <I2C_MasterTransmit_TXE+0xc8>
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b21      	cmp	r3, #33	@ 0x21
 800332a:	d14d      	bne.n	80033c8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b08      	cmp	r3, #8
 8003330:	d01d      	beq.n	800336e <I2C_MasterTransmit_TXE+0x6e>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b20      	cmp	r3, #32
 8003336:	d01a      	beq.n	800336e <I2C_MasterTransmit_TXE+0x6e>
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800333e:	d016      	beq.n	800336e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800334e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2211      	movs	r2, #17
 8003354:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2220      	movs	r2, #32
 8003362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff ff62 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800336c:	e060      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800337c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800338c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b40      	cmp	r3, #64	@ 0x40
 80033a6:	d107      	bne.n	80033b8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff ff7d 	bl	80032b0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033b6:	e03b      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff ff35 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033c6:	e033      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	2b21      	cmp	r3, #33	@ 0x21
 80033cc:	d005      	beq.n	80033da <I2C_MasterTransmit_TXE+0xda>
 80033ce:	7bbb      	ldrb	r3, [r7, #14]
 80033d0:	2b40      	cmp	r3, #64	@ 0x40
 80033d2:	d12d      	bne.n	8003430 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	2b22      	cmp	r3, #34	@ 0x22
 80033d8:	d12a      	bne.n	8003430 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033de:	b29b      	uxth	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d108      	bne.n	80033f6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80033f4:	e01c      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b40      	cmp	r3, #64	@ 0x40
 8003400:	d103      	bne.n	800340a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f88e 	bl	8003524 <I2C_MemoryTransmit_TXE_BTF>
}
 8003408:	e012      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	781a      	ldrb	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800342e:	e7ff      	b.n	8003430 <I2C_MasterTransmit_TXE+0x130>
 8003430:	bf00      	nop
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b21      	cmp	r3, #33	@ 0x21
 8003450:	d164      	bne.n	800351c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d012      	beq.n	8003482 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	781a      	ldrb	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003476:	b29b      	uxth	r3, r3
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003480:	e04c      	b.n	800351c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b08      	cmp	r3, #8
 8003486:	d01d      	beq.n	80034c4 <I2C_MasterTransmit_BTF+0x8c>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b20      	cmp	r3, #32
 800348c:	d01a      	beq.n	80034c4 <I2C_MasterTransmit_BTF+0x8c>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003494:	d016      	beq.n	80034c4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034a4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2211      	movs	r2, #17
 80034aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7ff feb7 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
}
 80034c2:	e02b      	b.n	800351c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034d2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b40      	cmp	r3, #64	@ 0x40
 80034fc:	d107      	bne.n	800350e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7ff fed2 	bl	80032b0 <HAL_I2C_MemTxCpltCallback>
}
 800350c:	e006      	b.n	800351c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7ff fe8a 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
}
 800351c:	bf00      	nop
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003532:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003538:	2b00      	cmp	r3, #0
 800353a:	d11d      	bne.n	8003578 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003540:	2b01      	cmp	r3, #1
 8003542:	d10b      	bne.n	800355c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003548:	b2da      	uxtb	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003554:	1c9a      	adds	r2, r3, #2
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800355a:	e077      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003560:	b29b      	uxth	r3, r3
 8003562:	121b      	asrs	r3, r3, #8
 8003564:	b2da      	uxtb	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003576:	e069      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357c:	2b01      	cmp	r3, #1
 800357e:	d10b      	bne.n	8003598 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003584:	b2da      	uxtb	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003590:	1c5a      	adds	r2, r3, #1
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003596:	e059      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800359c:	2b02      	cmp	r3, #2
 800359e:	d152      	bne.n	8003646 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b22      	cmp	r3, #34	@ 0x22
 80035a4:	d10d      	bne.n	80035c2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035b4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035c0:	e044      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d015      	beq.n	80035f8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	2b21      	cmp	r3, #33	@ 0x21
 80035d0:	d112      	bne.n	80035f8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d6:	781a      	ldrb	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80035f6:	e029      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d124      	bne.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003602:	7bfb      	ldrb	r3, [r7, #15]
 8003604:	2b21      	cmp	r3, #33	@ 0x21
 8003606:	d121      	bne.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003616:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003626:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff fe36 	bl	80032b0 <HAL_I2C_MemTxCpltCallback>
}
 8003644:	e002      	b.n	800364c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff fac6 	bl	8002bd8 <I2C_Flush_DR>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b22      	cmp	r3, #34	@ 0x22
 8003666:	f040 80b9 	bne.w	80037dc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b03      	cmp	r3, #3
 800367c:	d921      	bls.n	80036c2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369a:	b29b      	uxth	r3, r3
 800369c:	3b01      	subs	r3, #1
 800369e:	b29a      	uxth	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2b03      	cmp	r3, #3
 80036ac:	f040 8096 	bne.w	80037dc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036be:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80036c0:	e08c      	b.n	80037dc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d07f      	beq.n	80037ca <I2C_MasterReceive_RXNE+0x176>
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d002      	beq.n	80036d6 <I2C_MasterReceive_RXNE+0x82>
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d179      	bne.n	80037ca <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f001 fa68 	bl	8004bac <I2C_WaitOnSTOPRequestThroughIT>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d14c      	bne.n	800377c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036f0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003700:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b40      	cmp	r3, #64	@ 0x40
 800373a:	d10a      	bne.n	8003752 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7ff fdba 	bl	80032c4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003750:	e044      	b.n	80037dc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d002      	beq.n	8003766 <I2C_MasterReceive_RXNE+0x112>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b20      	cmp	r3, #32
 8003764:	d103      	bne.n	800376e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	631a      	str	r2, [r3, #48]	@ 0x30
 800376c:	e002      	b.n	8003774 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2212      	movs	r2, #18
 8003772:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff fd65 	bl	8003244 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800377a:	e02f      	b.n	80037dc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800378a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	691a      	ldr	r2, [r3, #16]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	b2d2      	uxtb	r2, r2
 8003798:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	1c5a      	adds	r2, r3, #1
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2220      	movs	r2, #32
 80037b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7ff fd88 	bl	80032d8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037c8:	e008      	b.n	80037dc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d8:	605a      	str	r2, [r3, #4]
}
 80037da:	e7ff      	b.n	80037dc <I2C_MasterReceive_RXNE+0x188>
 80037dc:	bf00      	nop
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d11b      	bne.n	8003834 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800380a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003828:	b29b      	uxth	r3, r3
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003832:	e0c4      	b.n	80039be <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b03      	cmp	r3, #3
 800383c:	d129      	bne.n	8003892 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800384c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d00a      	beq.n	800386a <I2C_MasterReceive_BTF+0x86>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d007      	beq.n	800386a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003868:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003890:	e095      	b.n	80039be <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003896:	b29b      	uxth	r3, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d17d      	bne.n	8003998 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d002      	beq.n	80038a8 <I2C_MasterReceive_BTF+0xc4>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2b10      	cmp	r3, #16
 80038a6:	d108      	bne.n	80038ba <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	e016      	b.n	80038e8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d002      	beq.n	80038c6 <I2C_MasterReceive_BTF+0xe2>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d108      	bne.n	80038d8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	e007      	b.n	80038e8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038e6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	691a      	ldr	r2, [r3, #16]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392a:	b29b      	uxth	r3, r3
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003942:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2220      	movs	r2, #32
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b40      	cmp	r3, #64	@ 0x40
 8003956:	d10a      	bne.n	800396e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff fcac 	bl	80032c4 <HAL_I2C_MemRxCpltCallback>
}
 800396c:	e027      	b.n	80039be <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2b08      	cmp	r3, #8
 800397a:	d002      	beq.n	8003982 <I2C_MasterReceive_BTF+0x19e>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b20      	cmp	r3, #32
 8003980:	d103      	bne.n	800398a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	631a      	str	r2, [r3, #48]	@ 0x30
 8003988:	e002      	b.n	8003990 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2212      	movs	r2, #18
 800398e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f7ff fc57 	bl	8003244 <HAL_I2C_MasterRxCpltCallback>
}
 8003996:	e012      	b.n	80039be <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	691a      	ldr	r2, [r3, #16]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b40      	cmp	r3, #64	@ 0x40
 80039d8:	d117      	bne.n	8003a0a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d109      	bne.n	80039f6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	461a      	mov	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039f2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80039f4:	e067      	b.n	8003ac6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	f043 0301 	orr.w	r3, r3, #1
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	611a      	str	r2, [r3, #16]
}
 8003a08:	e05d      	b.n	8003ac6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a12:	d133      	bne.n	8003a7c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b21      	cmp	r3, #33	@ 0x21
 8003a1e:	d109      	bne.n	8003a34 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a30:	611a      	str	r2, [r3, #16]
 8003a32:	e008      	b.n	8003a46 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	f043 0301 	orr.w	r3, r3, #1
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d004      	beq.n	8003a58 <I2C_Master_SB+0x92>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d108      	bne.n	8003a6a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d032      	beq.n	8003ac6 <I2C_Master_SB+0x100>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d02d      	beq.n	8003ac6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a78:	605a      	str	r2, [r3, #4]
}
 8003a7a:	e024      	b.n	8003ac6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10e      	bne.n	8003aa2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	11db      	asrs	r3, r3, #7
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	f003 0306 	and.w	r3, r3, #6
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	f063 030f 	orn	r3, r3, #15
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	611a      	str	r2, [r3, #16]
}
 8003aa0:	e011      	b.n	8003ac6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d10d      	bne.n	8003ac6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	11db      	asrs	r3, r3, #7
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	f003 0306 	and.w	r3, r3, #6
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f063 030e 	orn	r3, r3, #14
 8003abe:	b2da      	uxtb	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	611a      	str	r2, [r3, #16]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d004      	beq.n	8003af8 <I2C_Master_ADD10+0x26>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d108      	bne.n	8003b0a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00c      	beq.n	8003b1a <I2C_Master_ADD10+0x48>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b18:	605a      	str	r2, [r3, #4]
  }
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b091      	sub	sp, #68	@ 0x44
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b22      	cmp	r3, #34	@ 0x22
 8003b4e:	f040 8169 	bne.w	8003e24 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10f      	bne.n	8003b7a <I2C_Master_ADDR+0x54>
 8003b5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b5e:	2b40      	cmp	r3, #64	@ 0x40
 8003b60:	d10b      	bne.n	8003b7a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b62:	2300      	movs	r3, #0
 8003b64:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b78:	e160      	b.n	8003e3c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d11d      	bne.n	8003bbe <I2C_Master_ADDR+0x98>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b8a:	d118      	bne.n	8003bbe <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	651a      	str	r2, [r3, #80]	@ 0x50
 8003bbc:	e13e      	b.n	8003e3c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d113      	bne.n	8003bf0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bc8:	2300      	movs	r3, #0
 8003bca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	e115      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	f040 808a 	bne.w	8003d10 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bfe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c02:	d137      	bne.n	8003c74 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c12:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c22:	d113      	bne.n	8003c4c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c32:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c34:	2300      	movs	r3, #0
 8003c36:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4a:	e0e7      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	623b      	str	r3, [r7, #32]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	623b      	str	r3, [r7, #32]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	623b      	str	r3, [r7, #32]
 8003c60:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c70:	601a      	str	r2, [r3, #0]
 8003c72:	e0d3      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d02e      	beq.n	8003cd8 <I2C_Master_ADDR+0x1b2>
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d02b      	beq.n	8003cd8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c82:	2b12      	cmp	r3, #18
 8003c84:	d102      	bne.n	8003c8c <I2C_Master_ADDR+0x166>
 8003c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d125      	bne.n	8003cd8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d00e      	beq.n	8003cb0 <I2C_Master_ADDR+0x18a>
 8003c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d00b      	beq.n	8003cb0 <I2C_Master_ADDR+0x18a>
 8003c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d008      	beq.n	8003cb0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cac:	601a      	str	r2, [r3, #0]
 8003cae:	e007      	b.n	8003cc0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cbe:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61fb      	str	r3, [r7, #28]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	61fb      	str	r3, [r7, #28]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	e0a1      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce8:	2300      	movs	r3, #0
 8003cea:	61bb      	str	r3, [r7, #24]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	61bb      	str	r3, [r7, #24]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	e085      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d14d      	bne.n	8003db6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d016      	beq.n	8003d4e <I2C_Master_ADDR+0x228>
 8003d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d013      	beq.n	8003d4e <I2C_Master_ADDR+0x228>
 8003d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d28:	2b10      	cmp	r3, #16
 8003d2a:	d010      	beq.n	8003d4e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d3a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	e007      	b.n	8003d5e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d5c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d6c:	d117      	bne.n	8003d9e <I2C_Master_ADDR+0x278>
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d74:	d00b      	beq.n	8003d8e <I2C_Master_ADDR+0x268>
 8003d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d008      	beq.n	8003d8e <I2C_Master_ADDR+0x268>
 8003d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d005      	beq.n	8003d8e <I2C_Master_ADDR+0x268>
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	d002      	beq.n	8003d8e <I2C_Master_ADDR+0x268>
 8003d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d107      	bne.n	8003d9e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d9c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	617b      	str	r3, [r7, #20]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	e032      	b.n	8003e1c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dc4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd4:	d117      	bne.n	8003e06 <I2C_Master_ADDR+0x2e0>
 8003dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ddc:	d00b      	beq.n	8003df6 <I2C_Master_ADDR+0x2d0>
 8003dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d008      	beq.n	8003df6 <I2C_Master_ADDR+0x2d0>
 8003de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d005      	beq.n	8003df6 <I2C_Master_ADDR+0x2d0>
 8003dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dec:	2b10      	cmp	r3, #16
 8003dee:	d002      	beq.n	8003df6 <I2C_Master_ADDR+0x2d0>
 8003df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	d107      	bne.n	8003e06 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e04:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	613b      	str	r3, [r7, #16]
 8003e1a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003e22:	e00b      	b.n	8003e3c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]
}
 8003e3a:	e7ff      	b.n	8003e3c <I2C_Master_ADDR+0x316>
 8003e3c:	bf00      	nop
 8003e3e:	3744      	adds	r7, #68	@ 0x44
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e56:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d02b      	beq.n	8003eba <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	781a      	ldrb	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d114      	bne.n	8003eba <I2C_SlaveTransmit_TXE+0x72>
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	2b29      	cmp	r3, #41	@ 0x29
 8003e94:	d111      	bne.n	8003eba <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2221      	movs	r2, #33	@ 0x21
 8003eaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2228      	movs	r2, #40	@ 0x28
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff f9cf 	bl	8003258 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d011      	beq.n	8003ef8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	781a      	ldrb	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee4:	1c5a      	adds	r2, r3, #1
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f12:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d02c      	beq.n	8003f78 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f28:	b2d2      	uxtb	r2, r2
 8003f2a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	1c5a      	adds	r2, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d114      	bne.n	8003f78 <I2C_SlaveReceive_RXNE+0x74>
 8003f4e:	7bfb      	ldrb	r3, [r7, #15]
 8003f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f52:	d111      	bne.n	8003f78 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f62:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2222      	movs	r2, #34	@ 0x22
 8003f68:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2228      	movs	r2, #40	@ 0x28
 8003f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7ff f97a 	bl	800326c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f78:	bf00      	nop
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d012      	beq.n	8003fb8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fde:	2b28      	cmp	r3, #40	@ 0x28
 8003fe0:	d127      	bne.n	8004032 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ff0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	089b      	lsrs	r3, r3, #2
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003ffe:	2301      	movs	r3, #1
 8004000:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	09db      	lsrs	r3, r3, #7
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d103      	bne.n	8004016 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	81bb      	strh	r3, [r7, #12]
 8004014:	e002      	b.n	800401c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004024:	89ba      	ldrh	r2, [r7, #12]
 8004026:	7bfb      	ldrb	r3, [r7, #15]
 8004028:	4619      	mov	r1, r3
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff f928 	bl	8003280 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004030:	e00e      	b.n	8004050 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004032:	2300      	movs	r3, #0
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	60bb      	str	r3, [r7, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004050:	bf00      	nop
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004066:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004076:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004078:	2300      	movs	r3, #0
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	60bb      	str	r3, [r7, #8]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040b4:	d172      	bne.n	800419c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
 80040b8:	2b22      	cmp	r3, #34	@ 0x22
 80040ba:	d002      	beq.n	80040c2 <I2C_Slave_STOPF+0x6a>
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
 80040be:	2b2a      	cmp	r3, #42	@ 0x2a
 80040c0:	d135      	bne.n	800412e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d005      	beq.n	80040e6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	f043 0204 	orr.w	r2, r3, #4
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fe f9b6 	bl	800246c <HAL_DMA_GetState>
 8004100:	4603      	mov	r3, r0
 8004102:	2b01      	cmp	r3, #1
 8004104:	d049      	beq.n	800419a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410a:	4a69      	ldr	r2, [pc, #420]	@ (80042b0 <I2C_Slave_STOPF+0x258>)
 800410c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004112:	4618      	mov	r0, r3
 8004114:	f7fd fffe 	bl	8002114 <HAL_DMA_Abort_IT>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d03d      	beq.n	800419a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004128:	4610      	mov	r0, r2
 800412a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800412c:	e035      	b.n	800419a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d005      	beq.n	8004152 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	f043 0204 	orr.w	r2, r3, #4
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004160:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004166:	4618      	mov	r0, r3
 8004168:	f7fe f980 	bl	800246c <HAL_DMA_GetState>
 800416c:	4603      	mov	r3, r0
 800416e:	2b01      	cmp	r3, #1
 8004170:	d014      	beq.n	800419c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004176:	4a4e      	ldr	r2, [pc, #312]	@ (80042b0 <I2C_Slave_STOPF+0x258>)
 8004178:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	4618      	mov	r0, r3
 8004180:	f7fd ffc8 	bl	8002114 <HAL_DMA_Abort_IT>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d008      	beq.n	800419c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004194:	4610      	mov	r0, r2
 8004196:	4798      	blx	r3
 8004198:	e000      	b.n	800419c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800419a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d03e      	beq.n	8004224 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	695b      	ldr	r3, [r3, #20]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b04      	cmp	r3, #4
 80041b2:	d112      	bne.n	80041da <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691a      	ldr	r2, [r3, #16]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e4:	2b40      	cmp	r3, #64	@ 0x40
 80041e6:	d112      	bne.n	800420e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	3b01      	subs	r3, #1
 8004208:	b29a      	uxth	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004212:	b29b      	uxth	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d005      	beq.n	8004224 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421c:	f043 0204 	orr.w	r2, r3, #4
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f8b7 	bl	80043a0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004232:	e039      	b.n	80042a8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004234:	7bfb      	ldrb	r3, [r7, #15]
 8004236:	2b2a      	cmp	r3, #42	@ 0x2a
 8004238:	d109      	bne.n	800424e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2228      	movs	r2, #40	@ 0x28
 8004244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff f80f 	bl	800326c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b28      	cmp	r3, #40	@ 0x28
 8004258:	d111      	bne.n	800427e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a15      	ldr	r2, [pc, #84]	@ (80042b4 <I2C_Slave_STOPF+0x25c>)
 800425e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2220      	movs	r2, #32
 800426a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7ff f810 	bl	800329c <HAL_I2C_ListenCpltCallback>
}
 800427c:	e014      	b.n	80042a8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	2b22      	cmp	r3, #34	@ 0x22
 8004284:	d002      	beq.n	800428c <I2C_Slave_STOPF+0x234>
 8004286:	7bfb      	ldrb	r3, [r7, #15]
 8004288:	2b22      	cmp	r3, #34	@ 0x22
 800428a:	d10d      	bne.n	80042a8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7fe ffe2 	bl	800326c <HAL_I2C_SlaveRxCpltCallback>
}
 80042a8:	bf00      	nop
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	08004709 	.word	0x08004709
 80042b4:	ffff0000 	.word	0xffff0000

080042b8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b08      	cmp	r3, #8
 80042d2:	d002      	beq.n	80042da <I2C_Slave_AF+0x22>
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b20      	cmp	r3, #32
 80042d8:	d129      	bne.n	800432e <I2C_Slave_AF+0x76>
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	2b28      	cmp	r3, #40	@ 0x28
 80042de:	d126      	bne.n	800432e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a2e      	ldr	r2, [pc, #184]	@ (800439c <I2C_Slave_AF+0xe4>)
 80042e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042f4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042fe:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800430e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7fe ffb8 	bl	800329c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800432c:	e031      	b.n	8004392 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	2b21      	cmp	r3, #33	@ 0x21
 8004332:	d129      	bne.n	8004388 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a19      	ldr	r2, [pc, #100]	@ (800439c <I2C_Slave_AF+0xe4>)
 8004338:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2221      	movs	r2, #33	@ 0x21
 800433e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800435e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004368:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004378:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7fe fc2c 	bl	8002bd8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7fe ff69 	bl	8003258 <HAL_I2C_SlaveTxCpltCallback>
}
 8004386:	e004      	b.n	8004392 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004390:	615a      	str	r2, [r3, #20]
}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	ffff0000 	.word	0xffff0000

080043a0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80043b8:	7bbb      	ldrb	r3, [r7, #14]
 80043ba:	2b10      	cmp	r3, #16
 80043bc:	d002      	beq.n	80043c4 <I2C_ITError+0x24>
 80043be:	7bbb      	ldrb	r3, [r7, #14]
 80043c0:	2b40      	cmp	r3, #64	@ 0x40
 80043c2:	d10a      	bne.n	80043da <I2C_ITError+0x3a>
 80043c4:	7bfb      	ldrb	r3, [r7, #15]
 80043c6:	2b22      	cmp	r3, #34	@ 0x22
 80043c8:	d107      	bne.n	80043da <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043d8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043e0:	2b28      	cmp	r3, #40	@ 0x28
 80043e2:	d107      	bne.n	80043f4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2228      	movs	r2, #40	@ 0x28
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043f2:	e015      	b.n	8004420 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004402:	d00a      	beq.n	800441a <I2C_ITError+0x7a>
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b60      	cmp	r3, #96	@ 0x60
 8004408:	d007      	beq.n	800441a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800442a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800442e:	d162      	bne.n	80044f6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800443e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004444:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	d020      	beq.n	8004490 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004452:	4a6a      	ldr	r2, [pc, #424]	@ (80045fc <I2C_ITError+0x25c>)
 8004454:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445a:	4618      	mov	r0, r3
 800445c:	f7fd fe5a 	bl	8002114 <HAL_DMA_Abort_IT>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	f000 8089 	beq.w	800457a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0201 	bic.w	r2, r2, #1
 8004476:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800448a:	4610      	mov	r0, r2
 800448c:	4798      	blx	r3
 800448e:	e074      	b.n	800457a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004494:	4a59      	ldr	r2, [pc, #356]	@ (80045fc <I2C_ITError+0x25c>)
 8004496:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449c:	4618      	mov	r0, r3
 800449e:	f7fd fe39 	bl	8002114 <HAL_DMA_Abort_IT>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d068      	beq.n	800457a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b2:	2b40      	cmp	r3, #64	@ 0x40
 80044b4:	d10b      	bne.n	80044ce <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	691a      	ldr	r2, [r3, #16]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0201 	bic.w	r2, r2, #1
 80044dc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044f0:	4610      	mov	r0, r2
 80044f2:	4798      	blx	r3
 80044f4:	e041      	b.n	800457a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b60      	cmp	r3, #96	@ 0x60
 8004500:	d125      	bne.n	800454e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2220      	movs	r2, #32
 8004506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800451a:	2b40      	cmp	r3, #64	@ 0x40
 800451c:	d10b      	bne.n	8004536 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	b2d2      	uxtb	r2, r2
 800452a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 0201 	bic.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fe fed0 	bl	80032ec <HAL_I2C_AbortCpltCallback>
 800454c:	e015      	b.n	800457a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004558:	2b40      	cmp	r3, #64	@ 0x40
 800455a:	d10b      	bne.n	8004574 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	691a      	ldr	r2, [r3, #16]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fe feaf 	bl	80032d8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10e      	bne.n	80045a8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800459a:	2b00      	cmp	r3, #0
 800459c:	d104      	bne.n	80045a8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d007      	beq.n	80045b8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045b6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045be:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b04      	cmp	r3, #4
 80045ca:	d113      	bne.n	80045f4 <I2C_ITError+0x254>
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b28      	cmp	r3, #40	@ 0x28
 80045d0:	d110      	bne.n	80045f4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004600 <I2C_ITError+0x260>)
 80045d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7fe fe54 	bl	800329c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	08004709 	.word	0x08004709
 8004600:	ffff0000 	.word	0xffff0000

08004604 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b088      	sub	sp, #32
 8004608:	af02      	add	r7, sp, #8
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	607a      	str	r2, [r7, #4]
 800460e:	603b      	str	r3, [r7, #0]
 8004610:	460b      	mov	r3, r1
 8004612:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b08      	cmp	r3, #8
 800461e:	d006      	beq.n	800462e <I2C_MasterRequestWrite+0x2a>
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d003      	beq.n	800462e <I2C_MasterRequestWrite+0x2a>
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800462c:	d108      	bne.n	8004640 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	e00b      	b.n	8004658 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004644:	2b12      	cmp	r3, #18
 8004646:	d107      	bne.n	8004658 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004656:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 f8f7 	bl	8004858 <I2C_WaitOnFlagUntilTimeout>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00d      	beq.n	800468c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800467a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800467e:	d103      	bne.n	8004688 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004686:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e035      	b.n	80046f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004694:	d108      	bne.n	80046a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004696:	897b      	ldrh	r3, [r7, #10]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046a4:	611a      	str	r2, [r3, #16]
 80046a6:	e01b      	b.n	80046e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046a8:	897b      	ldrh	r3, [r7, #10]
 80046aa:	11db      	asrs	r3, r3, #7
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f003 0306 	and.w	r3, r3, #6
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	f063 030f 	orn	r3, r3, #15
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	490e      	ldr	r1, [pc, #56]	@ (8004700 <I2C_MasterRequestWrite+0xfc>)
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 f940 	bl	800494c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e010      	b.n	80046f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046d6:	897b      	ldrh	r3, [r7, #10]
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	4907      	ldr	r1, [pc, #28]	@ (8004704 <I2C_MasterRequestWrite+0x100>)
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 f930 	bl	800494c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e000      	b.n	80046f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	00010008 	.word	0x00010008
 8004704:	00010002 	.word	0x00010002

08004708 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004718:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004720:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004722:	4b4b      	ldr	r3, [pc, #300]	@ (8004850 <I2C_DMAAbort+0x148>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	08db      	lsrs	r3, r3, #3
 8004728:	4a4a      	ldr	r2, [pc, #296]	@ (8004854 <I2C_DMAAbort+0x14c>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	0a1a      	lsrs	r2, r3, #8
 8004730:	4613      	mov	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	00da      	lsls	r2, r3, #3
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d106      	bne.n	8004750 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	f043 0220 	orr.w	r2, r3, #32
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800474e:	e00a      	b.n	8004766 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	3b01      	subs	r3, #1
 8004754:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004764:	d0ea      	beq.n	800473c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004772:	2200      	movs	r2, #0
 8004774:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004782:	2200      	movs	r2, #0
 8004784:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004794:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2200      	movs	r2, #0
 800479a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a8:	2200      	movs	r2, #0
 80047aa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	2200      	movs	r2, #0
 80047ba:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b60      	cmp	r3, #96	@ 0x60
 80047d6:	d10e      	bne.n	80047f6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	2200      	movs	r2, #0
 80047ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047ee:	6978      	ldr	r0, [r7, #20]
 80047f0:	f7fe fd7c 	bl	80032ec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047f4:	e027      	b.n	8004846 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047f6:	7cfb      	ldrb	r3, [r7, #19]
 80047f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047fc:	2b28      	cmp	r3, #40	@ 0x28
 80047fe:	d117      	bne.n	8004830 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0201 	orr.w	r2, r2, #1
 800480e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800481e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2200      	movs	r2, #0
 8004824:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2228      	movs	r2, #40	@ 0x28
 800482a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800482e:	e007      	b.n	8004840 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	2220      	movs	r2, #32
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004840:	6978      	ldr	r0, [r7, #20]
 8004842:	f7fe fd49 	bl	80032d8 <HAL_I2C_ErrorCallback>
}
 8004846:	bf00      	nop
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	20000000 	.word	0x20000000
 8004854:	14f8b589 	.word	0x14f8b589

08004858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	603b      	str	r3, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004868:	e048      	b.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d044      	beq.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004872:	f7fc fce7 	bl	8001244 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d302      	bcc.n	8004888 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d139      	bne.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	0c1b      	lsrs	r3, r3, #16
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b01      	cmp	r3, #1
 8004890:	d10d      	bne.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	43da      	mvns	r2, r3
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	4013      	ands	r3, r2
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	e00c      	b.n	80048c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	43da      	mvns	r2, r3
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	4013      	ands	r3, r2
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	bf0c      	ite	eq
 80048c0:	2301      	moveq	r3, #1
 80048c2:	2300      	movne	r3, #0
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	461a      	mov	r2, r3
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d116      	bne.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e023      	b.n	8004944 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	0c1b      	lsrs	r3, r3, #16
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b01      	cmp	r3, #1
 8004904:	d10d      	bne.n	8004922 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	43da      	mvns	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	4013      	ands	r3, r2
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	bf0c      	ite	eq
 8004918:	2301      	moveq	r3, #1
 800491a:	2300      	movne	r3, #0
 800491c:	b2db      	uxtb	r3, r3
 800491e:	461a      	mov	r2, r3
 8004920:	e00c      	b.n	800493c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	43da      	mvns	r2, r3
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4013      	ands	r3, r2
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	bf0c      	ite	eq
 8004934:	2301      	moveq	r3, #1
 8004936:	2300      	movne	r3, #0
 8004938:	b2db      	uxtb	r3, r3
 800493a:	461a      	mov	r2, r3
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	429a      	cmp	r2, r3
 8004940:	d093      	beq.n	800486a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800495a:	e071      	b.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800496a:	d123      	bne.n	80049b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004984:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a0:	f043 0204 	orr.w	r2, r3, #4
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e067      	b.n	8004a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ba:	d041      	beq.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049bc:	f7fc fc42 	bl	8001244 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d302      	bcc.n	80049d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d136      	bne.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	0c1b      	lsrs	r3, r3, #16
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d10c      	bne.n	80049f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	43da      	mvns	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	4013      	ands	r3, r2
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	bf14      	ite	ne
 80049ee:	2301      	movne	r3, #1
 80049f0:	2300      	moveq	r3, #0
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	e00b      	b.n	8004a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	43da      	mvns	r2, r3
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	4013      	ands	r3, r2
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	bf14      	ite	ne
 8004a08:	2301      	movne	r3, #1
 8004a0a:	2300      	moveq	r3, #0
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d016      	beq.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2c:	f043 0220 	orr.w	r2, r3, #32
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e021      	b.n	8004a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10c      	bne.n	8004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	43da      	mvns	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf14      	ite	ne
 8004a5c:	2301      	movne	r3, #1
 8004a5e:	2300      	moveq	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	e00b      	b.n	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	43da      	mvns	r2, r3
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	bf14      	ite	ne
 8004a76:	2301      	movne	r3, #1
 8004a78:	2300      	moveq	r3, #0
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f47f af6d 	bne.w	800495c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a98:	e034      	b.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f8b8 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e034      	b.n	8004b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab0:	d028      	beq.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab2:	f7fc fbc7 	bl	8001244 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d302      	bcc.n	8004ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d11d      	bne.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad2:	2b80      	cmp	r3, #128	@ 0x80
 8004ad4:	d016      	beq.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af0:	f043 0220 	orr.w	r2, r3, #32
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e007      	b.n	8004b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0e:	2b80      	cmp	r3, #128	@ 0x80
 8004b10:	d1c3      	bne.n	8004a9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b28:	e034      	b.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 f870 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e034      	b.n	8004ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b40:	d028      	beq.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b42:	f7fc fb7f 	bl	8001244 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d302      	bcc.n	8004b58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d11d      	bne.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0304 	and.w	r3, r3, #4
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d016      	beq.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	f043 0220 	orr.w	r2, r3, #32
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e007      	b.n	8004ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	f003 0304 	and.w	r3, r3, #4
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d1c3      	bne.n	8004b2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004bb8:	4b13      	ldr	r3, [pc, #76]	@ (8004c08 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	08db      	lsrs	r3, r3, #3
 8004bbe:	4a13      	ldr	r2, [pc, #76]	@ (8004c0c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc4:	0a1a      	lsrs	r2, r3, #8
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	4413      	add	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d107      	bne.n	8004bea <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	f043 0220 	orr.w	r2, r3, #32
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e008      	b.n	8004bfc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf8:	d0e9      	beq.n	8004bce <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr
 8004c08:	20000000 	.word	0x20000000
 8004c0c:	14f8b589 	.word	0x14f8b589

08004c10 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c26:	d11b      	bne.n	8004c60 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c30:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4c:	f043 0204 	orr.w	r2, r3, #4
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c7e:	d103      	bne.n	8004c88 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c86:	e007      	b.n	8004c98 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c90:	d102      	bne.n	8004c98 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2208      	movs	r2, #8
 8004c96:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af02      	add	r7, sp, #8
 8004caa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e101      	b.n	8004eba <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d106      	bne.n	8004cd6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f005 fa75 	bl	800a1c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2203      	movs	r2, #3
 8004cda:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ce4:	d102      	bne.n	8004cec <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f001 ffac 	bl	8006c4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6818      	ldr	r0, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	7c1a      	ldrb	r2, [r3, #16]
 8004cfe:	f88d 2000 	strb.w	r2, [sp]
 8004d02:	3304      	adds	r3, #4
 8004d04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d06:	f001 fe8b 	bl	8006a20 <USB_CoreInit>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d005      	beq.n	8004d1c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e0ce      	b.n	8004eba <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2100      	movs	r1, #0
 8004d22:	4618      	mov	r0, r3
 8004d24:	f001 ffa4 	bl	8006c70 <USB_SetCurrentMode>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d005      	beq.n	8004d3a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2202      	movs	r2, #2
 8004d32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e0bf      	b.n	8004eba <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	e04a      	b.n	8004dd6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d40:	7bfa      	ldrb	r2, [r7, #15]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	4413      	add	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3315      	adds	r3, #21
 8004d50:	2201      	movs	r2, #1
 8004d52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d54:	7bfa      	ldrb	r2, [r7, #15]
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	4413      	add	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	440b      	add	r3, r1
 8004d62:	3314      	adds	r3, #20
 8004d64:	7bfa      	ldrb	r2, [r7, #15]
 8004d66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d68:	7bfa      	ldrb	r2, [r7, #15]
 8004d6a:	7bfb      	ldrb	r3, [r7, #15]
 8004d6c:	b298      	uxth	r0, r3
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	4613      	mov	r3, r2
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4413      	add	r3, r2
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	440b      	add	r3, r1
 8004d7a:	332e      	adds	r3, #46	@ 0x2e
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d80:	7bfa      	ldrb	r2, [r7, #15]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	4413      	add	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	3318      	adds	r3, #24
 8004d90:	2200      	movs	r2, #0
 8004d92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d94:	7bfa      	ldrb	r2, [r7, #15]
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	331c      	adds	r3, #28
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004da8:	7bfa      	ldrb	r2, [r7, #15]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	4413      	add	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	3320      	adds	r3, #32
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004dbc:	7bfa      	ldrb	r2, [r7, #15]
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	4413      	add	r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	440b      	add	r3, r1
 8004dca:	3324      	adds	r3, #36	@ 0x24
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	73fb      	strb	r3, [r7, #15]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	791b      	ldrb	r3, [r3, #4]
 8004dda:	7bfa      	ldrb	r2, [r7, #15]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d3af      	bcc.n	8004d40 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004de0:	2300      	movs	r3, #0
 8004de2:	73fb      	strb	r3, [r7, #15]
 8004de4:	e044      	b.n	8004e70 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004de6:	7bfa      	ldrb	r2, [r7, #15]
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	00db      	lsls	r3, r3, #3
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004df8:	2200      	movs	r2, #0
 8004dfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004dfc:	7bfa      	ldrb	r2, [r7, #15]
 8004dfe:	6879      	ldr	r1, [r7, #4]
 8004e00:	4613      	mov	r3, r2
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	4413      	add	r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	440b      	add	r3, r1
 8004e0a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004e0e:	7bfa      	ldrb	r2, [r7, #15]
 8004e10:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e12:	7bfa      	ldrb	r2, [r7, #15]
 8004e14:	6879      	ldr	r1, [r7, #4]
 8004e16:	4613      	mov	r3, r2
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	4413      	add	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	440b      	add	r3, r1
 8004e20:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e24:	2200      	movs	r2, #0
 8004e26:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e28:	7bfa      	ldrb	r2, [r7, #15]
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	4413      	add	r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e3e:	7bfa      	ldrb	r2, [r7, #15]
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	4613      	mov	r3, r2
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4413      	add	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e54:	7bfa      	ldrb	r2, [r7, #15]
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	440b      	add	r3, r1
 8004e62:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e66:	2200      	movs	r2, #0
 8004e68:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e6a:	7bfb      	ldrb	r3, [r7, #15]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	73fb      	strb	r3, [r7, #15]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	791b      	ldrb	r3, [r3, #4]
 8004e74:	7bfa      	ldrb	r2, [r7, #15]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d3b5      	bcc.n	8004de6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6818      	ldr	r0, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	7c1a      	ldrb	r2, [r3, #16]
 8004e82:	f88d 2000 	strb.w	r2, [sp]
 8004e86:	3304      	adds	r3, #4
 8004e88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e8a:	f001 ff3d 	bl	8006d08 <USB_DevInit>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e00c      	b.n	8004eba <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f002 ff87 	bl	8007dc6 <USB_DevDisconnect>

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b084      	sub	sp, #16
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d101      	bne.n	8004ede <HAL_PCD_Start+0x1c>
 8004eda:	2302      	movs	r3, #2
 8004edc:	e022      	b.n	8004f24 <HAL_PCD_Start+0x62>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d009      	beq.n	8004f06 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d105      	bne.n	8004f06 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f001 fe8e 	bl	8006c2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f002 ff35 	bl	8007d84 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004f2c:	b590      	push	{r4, r7, lr}
 8004f2e:	b08d      	sub	sp, #52	@ 0x34
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f002 fff3 	bl	8007f2e <USB_GetMode>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f040 848c 	bne.w	8005868 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4618      	mov	r0, r3
 8004f56:	f002 ff57 	bl	8007e08 <USB_ReadInterrupts>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8482 	beq.w	8005866 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	0a1b      	lsrs	r3, r3, #8
 8004f6c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f002 ff44 	bl	8007e08 <USB_ReadInterrupts>
 8004f80:	4603      	mov	r3, r0
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d107      	bne.n	8004f9a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695a      	ldr	r2, [r3, #20]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f002 0202 	and.w	r2, r2, #2
 8004f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f002 ff32 	bl	8007e08 <USB_ReadInterrupts>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b10      	cmp	r3, #16
 8004fac:	d161      	bne.n	8005072 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	699a      	ldr	r2, [r3, #24]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0210 	bic.w	r2, r2, #16
 8004fbc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004fbe:	6a3b      	ldr	r3, [r7, #32]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f003 020f 	and.w	r2, r3, #15
 8004fca:	4613      	mov	r3, r2
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	4413      	add	r3, r2
 8004fda:	3304      	adds	r3, #4
 8004fdc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004fe4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fe8:	d124      	bne.n	8005034 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d035      	beq.n	8005062 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	091b      	lsrs	r3, r3, #4
 8004ffe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005000:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005004:	b29b      	uxth	r3, r3
 8005006:	461a      	mov	r2, r3
 8005008:	6a38      	ldr	r0, [r7, #32]
 800500a:	f002 fd69 	bl	8007ae0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	091b      	lsrs	r3, r3, #4
 8005016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800501a:	441a      	add	r2, r3
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	695a      	ldr	r2, [r3, #20]
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	091b      	lsrs	r3, r3, #4
 8005028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800502c:	441a      	add	r2, r3
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	615a      	str	r2, [r3, #20]
 8005032:	e016      	b.n	8005062 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800503a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800503e:	d110      	bne.n	8005062 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005046:	2208      	movs	r2, #8
 8005048:	4619      	mov	r1, r3
 800504a:	6a38      	ldr	r0, [r7, #32]
 800504c:	f002 fd48 	bl	8007ae0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	695a      	ldr	r2, [r3, #20]
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	091b      	lsrs	r3, r3, #4
 8005058:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800505c:	441a      	add	r2, r3
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	699a      	ldr	r2, [r3, #24]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f042 0210 	orr.w	r2, r2, #16
 8005070:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4618      	mov	r0, r3
 8005078:	f002 fec6 	bl	8007e08 <USB_ReadInterrupts>
 800507c:	4603      	mov	r3, r0
 800507e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005082:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005086:	f040 80a7 	bne.w	80051d8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4618      	mov	r0, r3
 8005094:	f002 fecb 	bl	8007e2e <USB_ReadDevAllOutEpInterrupt>
 8005098:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800509a:	e099      	b.n	80051d0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800509c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 808e 	beq.w	80051c4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	4611      	mov	r1, r2
 80050b2:	4618      	mov	r0, r3
 80050b4:	f002 feef 	bl	8007e96 <USB_ReadDevOutEPInterrupt>
 80050b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00c      	beq.n	80050de <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80050c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050d0:	461a      	mov	r2, r3
 80050d2:	2301      	movs	r3, #1
 80050d4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80050d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fe8b 	bl	8005df4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	f003 0308 	and.w	r3, r3, #8
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00c      	beq.n	8005102 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80050e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050f4:	461a      	mov	r2, r3
 80050f6:	2308      	movs	r3, #8
 80050f8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80050fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 ff61 	bl	8005fc4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f003 0310 	and.w	r3, r3, #16
 8005108:	2b00      	cmp	r3, #0
 800510a:	d008      	beq.n	800511e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800510c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510e:	015a      	lsls	r2, r3, #5
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	4413      	add	r3, r2
 8005114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005118:	461a      	mov	r2, r3
 800511a:	2310      	movs	r3, #16
 800511c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	f003 0302 	and.w	r3, r3, #2
 8005124:	2b00      	cmp	r3, #0
 8005126:	d030      	beq.n	800518a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005130:	2b80      	cmp	r3, #128	@ 0x80
 8005132:	d109      	bne.n	8005148 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	69fa      	ldr	r2, [r7, #28]
 800513e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005146:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800514a:	4613      	mov	r3, r2
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	4413      	add	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	4413      	add	r3, r2
 800515a:	3304      	adds	r3, #4
 800515c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	78db      	ldrb	r3, [r3, #3]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d108      	bne.n	8005178 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2200      	movs	r2, #0
 800516a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516e:	b2db      	uxtb	r3, r3
 8005170:	4619      	mov	r1, r3
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f005 f920 	bl	800a3b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	4413      	add	r3, r2
 8005180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005184:	461a      	mov	r2, r3
 8005186:	2302      	movs	r3, #2
 8005188:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d008      	beq.n	80051a6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051a0:	461a      	mov	r2, r3
 80051a2:	2320      	movs	r3, #32
 80051a4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d009      	beq.n	80051c4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051bc:	461a      	mov	r2, r3
 80051be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051c2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	3301      	adds	r3, #1
 80051c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80051ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051cc:	085b      	lsrs	r3, r3, #1
 80051ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f47f af62 	bne.w	800509c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4618      	mov	r0, r3
 80051de:	f002 fe13 	bl	8007e08 <USB_ReadInterrupts>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051ec:	f040 80db 	bne.w	80053a6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4618      	mov	r0, r3
 80051f6:	f002 fe34 	bl	8007e62 <USB_ReadDevAllInEpInterrupt>
 80051fa:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005200:	e0cd      	b.n	800539e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 80c2 	beq.w	8005392 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	4611      	mov	r1, r2
 8005218:	4618      	mov	r0, r3
 800521a:	f002 fe5a 	bl	8007ed2 <USB_ReadDevInEPInterrupt>
 800521e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d057      	beq.n	80052da <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	f003 030f 	and.w	r3, r3, #15
 8005230:	2201      	movs	r2, #1
 8005232:	fa02 f303 	lsl.w	r3, r2, r3
 8005236:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800523e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	43db      	mvns	r3, r3
 8005244:	69f9      	ldr	r1, [r7, #28]
 8005246:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800524a:	4013      	ands	r3, r2
 800524c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	4413      	add	r3, r2
 8005256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800525a:	461a      	mov	r2, r3
 800525c:	2301      	movs	r3, #1
 800525e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	799b      	ldrb	r3, [r3, #6]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d132      	bne.n	80052ce <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005268:	6879      	ldr	r1, [r7, #4]
 800526a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800526c:	4613      	mov	r3, r2
 800526e:	00db      	lsls	r3, r3, #3
 8005270:	4413      	add	r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	3320      	adds	r3, #32
 8005278:	6819      	ldr	r1, [r3, #0]
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527e:	4613      	mov	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	4413      	add	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4403      	add	r3, r0
 8005288:	331c      	adds	r3, #28
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4419      	add	r1, r3
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005292:	4613      	mov	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	4413      	add	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4403      	add	r3, r0
 800529c:	3320      	adds	r3, #32
 800529e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d113      	bne.n	80052ce <HAL_PCD_IRQHandler+0x3a2>
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052aa:	4613      	mov	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	4413      	add	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	440b      	add	r3, r1
 80052b4:	3324      	adds	r3, #36	@ 0x24
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d108      	bne.n	80052ce <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6818      	ldr	r0, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052c6:	461a      	mov	r2, r3
 80052c8:	2101      	movs	r1, #1
 80052ca:	f002 fe61 	bl	8007f90 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80052ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	4619      	mov	r1, r3
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f004 fff4 	bl	800a2c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80052e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052f0:	461a      	mov	r2, r3
 80052f2:	2308      	movs	r3, #8
 80052f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530c:	461a      	mov	r2, r3
 800530e:	2310      	movs	r3, #16
 8005310:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800531c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	4413      	add	r3, r2
 8005324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005328:	461a      	mov	r2, r3
 800532a:	2340      	movs	r3, #64	@ 0x40
 800532c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d023      	beq.n	8005380 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005338:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800533a:	6a38      	ldr	r0, [r7, #32]
 800533c:	f001 fe48 	bl	8006fd0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005342:	4613      	mov	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	4413      	add	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	3310      	adds	r3, #16
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	4413      	add	r3, r2
 8005350:	3304      	adds	r3, #4
 8005352:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	78db      	ldrb	r3, [r3, #3]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d108      	bne.n	800536e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2200      	movs	r2, #0
 8005360:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005364:	b2db      	uxtb	r3, r3
 8005366:	4619      	mov	r1, r3
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f005 f837 	bl	800a3dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800536e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005370:	015a      	lsls	r2, r3, #5
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	4413      	add	r3, r2
 8005376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800537a:	461a      	mov	r2, r3
 800537c:	2302      	movs	r3, #2
 800537e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800538a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fca5 	bl	8005cdc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005394:	3301      	adds	r3, #1
 8005396:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539a:	085b      	lsrs	r3, r3, #1
 800539c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800539e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f47f af2e 	bne.w	8005202 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f002 fd2c 	bl	8007e08 <USB_ReadInterrupts>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053ba:	d122      	bne.n	8005402 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	69fa      	ldr	r2, [r7, #28]
 80053c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053ca:	f023 0301 	bic.w	r3, r3, #1
 80053ce:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d108      	bne.n	80053ec <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80053e2:	2100      	movs	r1, #0
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fe8b 	bl	8006100 <HAL_PCDEx_LPM_Callback>
 80053ea:	e002      	b.n	80053f2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f004 ffd5 	bl	800a39c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695a      	ldr	r2, [r3, #20]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005400:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f002 fcfe 	bl	8007e08 <USB_ReadInterrupts>
 800540c:	4603      	mov	r3, r0
 800540e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005412:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005416:	d112      	bne.n	800543e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b01      	cmp	r3, #1
 8005426:	d102      	bne.n	800542e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f004 ff91 	bl	800a350 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	695a      	ldr	r2, [r3, #20]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800543c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f002 fce0 	bl	8007e08 <USB_ReadInterrupts>
 8005448:	4603      	mov	r3, r0
 800544a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800544e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005452:	f040 80b7 	bne.w	80055c4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	69fa      	ldr	r2, [r7, #28]
 8005460:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005464:	f023 0301 	bic.w	r3, r3, #1
 8005468:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2110      	movs	r1, #16
 8005470:	4618      	mov	r0, r3
 8005472:	f001 fdad 	bl	8006fd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005476:	2300      	movs	r3, #0
 8005478:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800547a:	e046      	b.n	800550a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800547c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	4413      	add	r3, r2
 8005484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005488:	461a      	mov	r2, r3
 800548a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800548e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005492:	015a      	lsls	r2, r3, #5
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	4413      	add	r3, r2
 8005498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054a0:	0151      	lsls	r1, r2, #5
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	440a      	add	r2, r1
 80054a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80054ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80054b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054bc:	461a      	mov	r2, r3
 80054be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054c2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80054c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c6:	015a      	lsls	r2, r3, #5
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	4413      	add	r3, r2
 80054cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054d4:	0151      	lsls	r1, r2, #5
 80054d6:	69fa      	ldr	r2, [r7, #28]
 80054d8:	440a      	add	r2, r1
 80054da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80054e2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80054e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054f4:	0151      	lsls	r1, r2, #5
 80054f6:	69fa      	ldr	r2, [r7, #28]
 80054f8:	440a      	add	r2, r1
 80054fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005502:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005506:	3301      	adds	r3, #1
 8005508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	791b      	ldrb	r3, [r3, #4]
 800550e:	461a      	mov	r2, r3
 8005510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005512:	4293      	cmp	r3, r2
 8005514:	d3b2      	bcc.n	800547c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005524:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005528:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7bdb      	ldrb	r3, [r3, #15]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d016      	beq.n	8005560 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800553c:	69fa      	ldr	r2, [r7, #28]
 800553e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005542:	f043 030b 	orr.w	r3, r3, #11
 8005546:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005552:	69fa      	ldr	r2, [r7, #28]
 8005554:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005558:	f043 030b 	orr.w	r3, r3, #11
 800555c:	6453      	str	r3, [r2, #68]	@ 0x44
 800555e:	e015      	b.n	800558c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800556e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005572:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005576:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	69fa      	ldr	r2, [r7, #28]
 8005582:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005586:	f043 030b 	orr.w	r3, r3, #11
 800558a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	69fa      	ldr	r2, [r7, #28]
 8005596:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800559a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800559e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80055ae:	461a      	mov	r2, r3
 80055b0:	f002 fcee 	bl	8007f90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695a      	ldr	r2, [r3, #20]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80055c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f002 fc1d 	bl	8007e08 <USB_ReadInterrupts>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055d8:	d123      	bne.n	8005622 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4618      	mov	r0, r3
 80055e0:	f002 fcb3 	bl	8007f4a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f001 fd6a 	bl	80070c2 <USB_GetDevSpeed>
 80055ee:	4603      	mov	r3, r0
 80055f0:	461a      	mov	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681c      	ldr	r4, [r3, #0]
 80055fa:	f001 f9f1 	bl	80069e0 <HAL_RCC_GetHCLKFreq>
 80055fe:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005604:	461a      	mov	r2, r3
 8005606:	4620      	mov	r0, r4
 8005608:	f001 fa6e 	bl	8006ae8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f004 fe80 	bl	800a312 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005620:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f002 fbee 	bl	8007e08 <USB_ReadInterrupts>
 800562c:	4603      	mov	r3, r0
 800562e:	f003 0308 	and.w	r3, r3, #8
 8005632:	2b08      	cmp	r3, #8
 8005634:	d10a      	bne.n	800564c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f004 fe5d 	bl	800a2f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695a      	ldr	r2, [r3, #20]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f002 0208 	and.w	r2, r2, #8
 800564a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f002 fbd9 	bl	8007e08 <USB_ReadInterrupts>
 8005656:	4603      	mov	r3, r0
 8005658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800565c:	2b80      	cmp	r3, #128	@ 0x80
 800565e:	d123      	bne.n	80056a8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800566c:	2301      	movs	r3, #1
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005670:	e014      	b.n	800569c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005676:	4613      	mov	r3, r2
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	440b      	add	r3, r1
 8005680:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d105      	bne.n	8005696 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	b2db      	uxtb	r3, r3
 800568e:	4619      	mov	r1, r3
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 faf2 	bl	8005c7a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	3301      	adds	r3, #1
 800569a:	627b      	str	r3, [r7, #36]	@ 0x24
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	791b      	ldrb	r3, [r3, #4]
 80056a0:	461a      	mov	r2, r3
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d3e4      	bcc.n	8005672 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f002 fbab 	bl	8007e08 <USB_ReadInterrupts>
 80056b2:	4603      	mov	r3, r0
 80056b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056bc:	d13c      	bne.n	8005738 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056be:	2301      	movs	r3, #1
 80056c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80056c2:	e02b      	b.n	800571c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	015a      	lsls	r2, r3, #5
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	4413      	add	r3, r2
 80056cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056d4:	6879      	ldr	r1, [r7, #4]
 80056d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d8:	4613      	mov	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	4413      	add	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	440b      	add	r3, r1
 80056e2:	3318      	adds	r3, #24
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d115      	bne.n	8005716 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80056ea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	da12      	bge.n	8005716 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056f4:	4613      	mov	r3, r2
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	3317      	adds	r3, #23
 8005700:	2201      	movs	r2, #1
 8005702:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	b2db      	uxtb	r3, r3
 8005708:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800570c:	b2db      	uxtb	r3, r3
 800570e:	4619      	mov	r1, r3
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fab2 	bl	8005c7a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	3301      	adds	r3, #1
 800571a:	627b      	str	r3, [r7, #36]	@ 0x24
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	791b      	ldrb	r3, [r3, #4]
 8005720:	461a      	mov	r2, r3
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	4293      	cmp	r3, r2
 8005726:	d3cd      	bcc.n	80056c4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695a      	ldr	r2, [r3, #20]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005736:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4618      	mov	r0, r3
 800573e:	f002 fb63 	bl	8007e08 <USB_ReadInterrupts>
 8005742:	4603      	mov	r3, r0
 8005744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800574c:	d156      	bne.n	80057fc <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800574e:	2301      	movs	r3, #1
 8005750:	627b      	str	r3, [r7, #36]	@ 0x24
 8005752:	e045      	b.n	80057e0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	015a      	lsls	r2, r3, #5
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	4413      	add	r3, r2
 800575c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005764:	6879      	ldr	r1, [r7, #4]
 8005766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005768:	4613      	mov	r3, r2
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4413      	add	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	440b      	add	r3, r1
 8005772:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d12e      	bne.n	80057da <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800577c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800577e:	2b00      	cmp	r3, #0
 8005780:	da2b      	bge.n	80057da <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	0c1a      	lsrs	r2, r3, #16
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800578c:	4053      	eors	r3, r2
 800578e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005792:	2b00      	cmp	r3, #0
 8005794:	d121      	bne.n	80057da <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800579a:	4613      	mov	r3, r2
 800579c:	00db      	lsls	r3, r3, #3
 800579e:	4413      	add	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80057a8:	2201      	movs	r2, #1
 80057aa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10a      	bne.n	80057da <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	69fa      	ldr	r2, [r7, #28]
 80057ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057d6:	6053      	str	r3, [r2, #4]
            break;
 80057d8:	e008      	b.n	80057ec <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	3301      	adds	r3, #1
 80057de:	627b      	str	r3, [r7, #36]	@ 0x24
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	791b      	ldrb	r3, [r3, #4]
 80057e4:	461a      	mov	r2, r3
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d3b3      	bcc.n	8005754 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695a      	ldr	r2, [r3, #20]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80057fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4618      	mov	r0, r3
 8005802:	f002 fb01 	bl	8007e08 <USB_ReadInterrupts>
 8005806:	4603      	mov	r3, r0
 8005808:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800580c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005810:	d10a      	bne.n	8005828 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f004 fdf4 	bl	800a400 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	695a      	ldr	r2, [r3, #20]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005826:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f002 faeb 	bl	8007e08 <USB_ReadInterrupts>
 8005832:	4603      	mov	r3, r0
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	2b04      	cmp	r3, #4
 800583a:	d115      	bne.n	8005868 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	f003 0304 	and.w	r3, r3, #4
 800584a:	2b00      	cmp	r3, #0
 800584c:	d002      	beq.n	8005854 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f004 fde4 	bl	800a41c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6859      	ldr	r1, [r3, #4]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69ba      	ldr	r2, [r7, #24]
 8005860:	430a      	orrs	r2, r1
 8005862:	605a      	str	r2, [r3, #4]
 8005864:	e000      	b.n	8005868 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005866:	bf00      	nop
    }
  }
}
 8005868:	3734      	adds	r7, #52	@ 0x34
 800586a:	46bd      	mov	sp, r7
 800586c:	bd90      	pop	{r4, r7, pc}

0800586e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b082      	sub	sp, #8
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
 8005876:	460b      	mov	r3, r1
 8005878:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005880:	2b01      	cmp	r3, #1
 8005882:	d101      	bne.n	8005888 <HAL_PCD_SetAddress+0x1a>
 8005884:	2302      	movs	r3, #2
 8005886:	e012      	b.n	80058ae <HAL_PCD_SetAddress+0x40>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	78fa      	ldrb	r2, [r7, #3]
 8005894:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	78fa      	ldrb	r2, [r7, #3]
 800589c:	4611      	mov	r1, r2
 800589e:	4618      	mov	r0, r3
 80058a0:	f002 fa4a 	bl	8007d38 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
 80058be:	4608      	mov	r0, r1
 80058c0:	4611      	mov	r1, r2
 80058c2:	461a      	mov	r2, r3
 80058c4:	4603      	mov	r3, r0
 80058c6:	70fb      	strb	r3, [r7, #3]
 80058c8:	460b      	mov	r3, r1
 80058ca:	803b      	strh	r3, [r7, #0]
 80058cc:	4613      	mov	r3, r2
 80058ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	da0f      	bge.n	80058fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058dc:	78fb      	ldrb	r3, [r7, #3]
 80058de:	f003 020f 	and.w	r2, r3, #15
 80058e2:	4613      	mov	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	3310      	adds	r3, #16
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4413      	add	r3, r2
 80058f0:	3304      	adds	r3, #4
 80058f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	705a      	strb	r2, [r3, #1]
 80058fa:	e00f      	b.n	800591c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058fc:	78fb      	ldrb	r3, [r7, #3]
 80058fe:	f003 020f 	and.w	r2, r3, #15
 8005902:	4613      	mov	r3, r2
 8005904:	00db      	lsls	r3, r3, #3
 8005906:	4413      	add	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	4413      	add	r3, r2
 8005912:	3304      	adds	r3, #4
 8005914:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800591c:	78fb      	ldrb	r3, [r7, #3]
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	b2da      	uxtb	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005928:	883b      	ldrh	r3, [r7, #0]
 800592a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	78ba      	ldrb	r2, [r7, #2]
 8005936:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d004      	beq.n	800594a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800594a:	78bb      	ldrb	r3, [r7, #2]
 800594c:	2b02      	cmp	r3, #2
 800594e:	d102      	bne.n	8005956 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_PCD_EP_Open+0xae>
 8005960:	2302      	movs	r3, #2
 8005962:	e00e      	b.n	8005982 <HAL_PCD_EP_Open+0xcc>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68f9      	ldr	r1, [r7, #12]
 8005972:	4618      	mov	r0, r3
 8005974:	f001 fbca 	bl	800710c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005980:	7afb      	ldrb	r3, [r7, #11]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	460b      	mov	r3, r1
 8005994:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005996:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800599a:	2b00      	cmp	r3, #0
 800599c:	da0f      	bge.n	80059be <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800599e:	78fb      	ldrb	r3, [r7, #3]
 80059a0:	f003 020f 	and.w	r2, r3, #15
 80059a4:	4613      	mov	r3, r2
 80059a6:	00db      	lsls	r3, r3, #3
 80059a8:	4413      	add	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	3310      	adds	r3, #16
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	4413      	add	r3, r2
 80059b2:	3304      	adds	r3, #4
 80059b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2201      	movs	r2, #1
 80059ba:	705a      	strb	r2, [r3, #1]
 80059bc:	e00f      	b.n	80059de <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059be:	78fb      	ldrb	r3, [r7, #3]
 80059c0:	f003 020f 	and.w	r2, r3, #15
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	4413      	add	r3, r2
 80059d4:	3304      	adds	r3, #4
 80059d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80059de:	78fb      	ldrb	r3, [r7, #3]
 80059e0:	f003 030f 	and.w	r3, r3, #15
 80059e4:	b2da      	uxtb	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_PCD_EP_Close+0x6e>
 80059f4:	2302      	movs	r3, #2
 80059f6:	e00e      	b.n	8005a16 <HAL_PCD_EP_Close+0x8c>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68f9      	ldr	r1, [r7, #12]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f001 fc08 	bl	800721c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b086      	sub	sp, #24
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	60f8      	str	r0, [r7, #12]
 8005a26:	607a      	str	r2, [r7, #4]
 8005a28:	603b      	str	r3, [r7, #0]
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a2e:	7afb      	ldrb	r3, [r7, #11]
 8005a30:	f003 020f 	and.w	r2, r3, #15
 8005a34:	4613      	mov	r3, r2
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	4413      	add	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	3304      	adds	r3, #4
 8005a46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	683a      	ldr	r2, [r7, #0]
 8005a52:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	2200      	movs	r2, #0
 8005a58:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a60:	7afb      	ldrb	r3, [r7, #11]
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	799b      	ldrb	r3, [r3, #6]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d102      	bne.n	8005a7a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	799b      	ldrb	r3, [r3, #6]
 8005a82:	461a      	mov	r2, r3
 8005a84:	6979      	ldr	r1, [r7, #20]
 8005a86:	f001 fca5 	bl	80073d4 <USB_EPStartXfer>

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	607a      	str	r2, [r7, #4]
 8005a9e:	603b      	str	r3, [r7, #0]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005aa4:	7afb      	ldrb	r3, [r7, #11]
 8005aa6:	f003 020f 	and.w	r2, r3, #15
 8005aaa:	4613      	mov	r3, r2
 8005aac:	00db      	lsls	r3, r3, #3
 8005aae:	4413      	add	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	3310      	adds	r3, #16
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	3304      	adds	r3, #4
 8005aba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	2200      	movs	r2, #0
 8005acc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ad4:	7afb      	ldrb	r3, [r7, #11]
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	799b      	ldrb	r3, [r3, #6]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d102      	bne.n	8005aee <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6818      	ldr	r0, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	799b      	ldrb	r3, [r3, #6]
 8005af6:	461a      	mov	r2, r3
 8005af8:	6979      	ldr	r1, [r7, #20]
 8005afa:	f001 fc6b 	bl	80073d4 <USB_EPStartXfer>

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	460b      	mov	r3, r1
 8005b12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005b14:	78fb      	ldrb	r3, [r7, #3]
 8005b16:	f003 030f 	and.w	r3, r3, #15
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	7912      	ldrb	r2, [r2, #4]
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d901      	bls.n	8005b26 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e04f      	b.n	8005bc6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	da0f      	bge.n	8005b4e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b2e:	78fb      	ldrb	r3, [r7, #3]
 8005b30:	f003 020f 	and.w	r2, r3, #15
 8005b34:	4613      	mov	r3, r2
 8005b36:	00db      	lsls	r3, r3, #3
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	3310      	adds	r3, #16
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	4413      	add	r3, r2
 8005b42:	3304      	adds	r3, #4
 8005b44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	705a      	strb	r2, [r3, #1]
 8005b4c:	e00d      	b.n	8005b6a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b4e:	78fa      	ldrb	r2, [r7, #3]
 8005b50:	4613      	mov	r3, r2
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	4413      	add	r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	4413      	add	r3, r2
 8005b60:	3304      	adds	r3, #4
 8005b62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b70:	78fb      	ldrb	r3, [r7, #3]
 8005b72:	f003 030f 	and.w	r3, r3, #15
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d101      	bne.n	8005b8a <HAL_PCD_EP_SetStall+0x82>
 8005b86:	2302      	movs	r3, #2
 8005b88:	e01d      	b.n	8005bc6 <HAL_PCD_EP_SetStall+0xbe>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68f9      	ldr	r1, [r7, #12]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f001 fff9 	bl	8007b90 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005b9e:	78fb      	ldrb	r3, [r7, #3]
 8005ba0:	f003 030f 	and.w	r3, r3, #15
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d109      	bne.n	8005bbc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6818      	ldr	r0, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7999      	ldrb	r1, [r3, #6]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	f002 f9ea 	bl	8007f90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005bda:	78fb      	ldrb	r3, [r7, #3]
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	7912      	ldrb	r2, [r2, #4]
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d901      	bls.n	8005bec <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e042      	b.n	8005c72 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005bec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	da0f      	bge.n	8005c14 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bf4:	78fb      	ldrb	r3, [r7, #3]
 8005bf6:	f003 020f 	and.w	r2, r3, #15
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	4413      	add	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	3310      	adds	r3, #16
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	4413      	add	r3, r2
 8005c08:	3304      	adds	r3, #4
 8005c0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	705a      	strb	r2, [r3, #1]
 8005c12:	e00f      	b.n	8005c34 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c14:	78fb      	ldrb	r3, [r7, #3]
 8005c16:	f003 020f 	and.w	r2, r3, #15
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	00db      	lsls	r3, r3, #3
 8005c1e:	4413      	add	r3, r2
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	3304      	adds	r3, #4
 8005c2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c3a:	78fb      	ldrb	r3, [r7, #3]
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d101      	bne.n	8005c54 <HAL_PCD_EP_ClrStall+0x86>
 8005c50:	2302      	movs	r3, #2
 8005c52:	e00e      	b.n	8005c72 <HAL_PCD_EP_ClrStall+0xa4>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68f9      	ldr	r1, [r7, #12]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f002 f802 	bl	8007c6c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
 8005c82:	460b      	mov	r3, r1
 8005c84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005c86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	da0c      	bge.n	8005ca8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c8e:	78fb      	ldrb	r3, [r7, #3]
 8005c90:	f003 020f 	and.w	r2, r3, #15
 8005c94:	4613      	mov	r3, r2
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	4413      	add	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	3310      	adds	r3, #16
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	e00c      	b.n	8005cc2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ca8:	78fb      	ldrb	r3, [r7, #3]
 8005caa:	f003 020f 	and.w	r2, r3, #15
 8005cae:	4613      	mov	r3, r2
 8005cb0:	00db      	lsls	r3, r3, #3
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	3304      	adds	r3, #4
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68f9      	ldr	r1, [r7, #12]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f001 fe21 	bl	8007910 <USB_EPStopXfer>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005cd2:	7afb      	ldrb	r3, [r7, #11]
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08a      	sub	sp, #40	@ 0x28
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	00db      	lsls	r3, r3, #3
 8005cf6:	4413      	add	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	3310      	adds	r3, #16
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	4413      	add	r3, r2
 8005d00:	3304      	adds	r3, #4
 8005d02:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	695a      	ldr	r2, [r3, #20]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d901      	bls.n	8005d14 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e06b      	b.n	8005dec <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	691a      	ldr	r2, [r3, #16]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d902      	bls.n	8005d30 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	3303      	adds	r3, #3
 8005d34:	089b      	lsrs	r3, r3, #2
 8005d36:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d38:	e02a      	b.n	8005d90 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	691a      	ldr	r2, [r3, #16]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	69fa      	ldr	r2, [r7, #28]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d902      	bls.n	8005d56 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	3303      	adds	r3, #3
 8005d5a:	089b      	lsrs	r3, r3, #2
 8005d5c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68d9      	ldr	r1, [r3, #12]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	4603      	mov	r3, r0
 8005d72:	6978      	ldr	r0, [r7, #20]
 8005d74:	f001 fe76 	bl	8007a64 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	68da      	ldr	r2, [r3, #12]
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	441a      	add	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	695a      	ldr	r2, [r3, #20]
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	441a      	add	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	015a      	lsls	r2, r3, #5
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	4413      	add	r3, r2
 8005d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005da0:	69ba      	ldr	r2, [r7, #24]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d809      	bhi.n	8005dba <PCD_WriteEmptyTxFifo+0xde>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	695a      	ldr	r2, [r3, #20]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d203      	bcs.n	8005dba <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1bf      	bne.n	8005d3a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	691a      	ldr	r2, [r3, #16]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d811      	bhi.n	8005dea <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	2201      	movs	r2, #1
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	43db      	mvns	r3, r3
 8005de0:	6939      	ldr	r1, [r7, #16]
 8005de2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005de6:	4013      	ands	r3, r2
 8005de8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3720      	adds	r7, #32
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	333c      	adds	r3, #60	@ 0x3c
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	015a      	lsls	r2, r3, #5
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	4413      	add	r3, r2
 8005e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	799b      	ldrb	r3, [r3, #6]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d17b      	bne.n	8005f22 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f003 0308 	and.w	r3, r3, #8
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d015      	beq.n	8005e60 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	4a61      	ldr	r2, [pc, #388]	@ (8005fbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	f240 80b9 	bls.w	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80b3 	beq.w	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	015a      	lsls	r2, r3, #5
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	4413      	add	r3, r2
 8005e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e56:	461a      	mov	r2, r3
 8005e58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e5c:	6093      	str	r3, [r2, #8]
 8005e5e:	e0a7      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e76:	461a      	mov	r2, r3
 8005e78:	2320      	movs	r3, #32
 8005e7a:	6093      	str	r3, [r2, #8]
 8005e7c:	e098      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f040 8093 	bne.w	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	4a4b      	ldr	r2, [pc, #300]	@ (8005fbc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d90f      	bls.n	8005eb2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00a      	beq.n	8005eb2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005eae:	6093      	str	r3, [r2, #8]
 8005eb0:	e07e      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	00db      	lsls	r3, r3, #3
 8005eb8:	4413      	add	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1a      	ldr	r2, [r3, #32]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	0159      	lsls	r1, r3, #5
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	440b      	add	r3, r1
 8005ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ede:	1ad2      	subs	r2, r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d114      	bne.n	8005f14 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d109      	bne.n	8005f06 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005efc:	461a      	mov	r2, r3
 8005efe:	2101      	movs	r1, #1
 8005f00:	f002 f846 	bl	8007f90 <USB_EP0_OutStart>
 8005f04:	e006      	b.n	8005f14 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	441a      	add	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f004 f9b6 	bl	800a28c <HAL_PCD_DataOutStageCallback>
 8005f20:	e046      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	4a26      	ldr	r2, [pc, #152]	@ (8005fc0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d124      	bne.n	8005f74 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00a      	beq.n	8005f4a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f40:	461a      	mov	r2, r3
 8005f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f46:	6093      	str	r3, [r2, #8]
 8005f48:	e032      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f003 0320 	and.w	r3, r3, #32
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d008      	beq.n	8005f66 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f60:	461a      	mov	r2, r3
 8005f62:	2320      	movs	r3, #32
 8005f64:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f004 f98d 	bl	800a28c <HAL_PCD_DataOutStageCallback>
 8005f72:	e01d      	b.n	8005fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d114      	bne.n	8005fa4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	4413      	add	r3, r2
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	440b      	add	r3, r1
 8005f88:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d108      	bne.n	8005fa4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	f001 fff6 	bl	8007f90 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	4619      	mov	r1, r3
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f004 f96e 	bl	800a28c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3720      	adds	r7, #32
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	4f54300a 	.word	0x4f54300a
 8005fc0:	4f54310a 	.word	0x4f54310a

08005fc4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	333c      	adds	r3, #60	@ 0x3c
 8005fdc:	3304      	adds	r3, #4
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a15      	ldr	r2, [pc, #84]	@ (800604c <PCD_EP_OutSetupPacket_int+0x88>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d90e      	bls.n	8006018 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006000:	2b00      	cmp	r3, #0
 8006002:	d009      	beq.n	8006018 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	015a      	lsls	r2, r3, #5
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	4413      	add	r3, r2
 800600c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006010:	461a      	mov	r2, r3
 8006012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006016:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f004 f925 	bl	800a268 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4a0a      	ldr	r2, [pc, #40]	@ (800604c <PCD_EP_OutSetupPacket_int+0x88>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d90c      	bls.n	8006040 <PCD_EP_OutSetupPacket_int+0x7c>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	799b      	ldrb	r3, [r3, #6]
 800602a:	2b01      	cmp	r3, #1
 800602c:	d108      	bne.n	8006040 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006038:	461a      	mov	r2, r3
 800603a:	2101      	movs	r1, #1
 800603c:	f001 ffa8 	bl	8007f90 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	4f54300a 	.word	0x4f54300a

08006050 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	460b      	mov	r3, r1
 800605a:	70fb      	strb	r3, [r7, #3]
 800605c:	4613      	mov	r3, r2
 800605e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006066:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006068:	78fb      	ldrb	r3, [r7, #3]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d107      	bne.n	800607e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800606e:	883b      	ldrh	r3, [r7, #0]
 8006070:	0419      	lsls	r1, r3, #16
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68ba      	ldr	r2, [r7, #8]
 8006078:	430a      	orrs	r2, r1
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28
 800607c:	e028      	b.n	80060d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006084:	0c1b      	lsrs	r3, r3, #16
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	4413      	add	r3, r2
 800608a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800608c:	2300      	movs	r3, #0
 800608e:	73fb      	strb	r3, [r7, #15]
 8006090:	e00d      	b.n	80060ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	7bfb      	ldrb	r3, [r7, #15]
 8006098:	3340      	adds	r3, #64	@ 0x40
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4413      	add	r3, r2
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	0c1b      	lsrs	r3, r3, #16
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	4413      	add	r3, r2
 80060a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	3301      	adds	r3, #1
 80060ac:	73fb      	strb	r3, [r7, #15]
 80060ae:	7bfa      	ldrb	r2, [r7, #15]
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d3ec      	bcc.n	8006092 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80060b8:	883b      	ldrh	r3, [r7, #0]
 80060ba:	0418      	lsls	r0, r3, #16
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6819      	ldr	r1, [r3, #0]
 80060c0:	78fb      	ldrb	r3, [r7, #3]
 80060c2:	3b01      	subs	r3, #1
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	4302      	orrs	r2, r0
 80060c8:	3340      	adds	r3, #64	@ 0x40
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	440b      	add	r3, r1
 80060ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
 80060e6:	460b      	mov	r3, r1
 80060e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	887a      	ldrh	r2, [r7, #2]
 80060f0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e267      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d075      	beq.n	8006222 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006136:	4b88      	ldr	r3, [pc, #544]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b04      	cmp	r3, #4
 8006140:	d00c      	beq.n	800615c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006142:	4b85      	ldr	r3, [pc, #532]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800614a:	2b08      	cmp	r3, #8
 800614c:	d112      	bne.n	8006174 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800614e:	4b82      	ldr	r3, [pc, #520]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006156:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800615a:	d10b      	bne.n	8006174 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800615c:	4b7e      	ldr	r3, [pc, #504]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d05b      	beq.n	8006220 <HAL_RCC_OscConfig+0x108>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d157      	bne.n	8006220 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e242      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800617c:	d106      	bne.n	800618c <HAL_RCC_OscConfig+0x74>
 800617e:	4b76      	ldr	r3, [pc, #472]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a75      	ldr	r2, [pc, #468]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	e01d      	b.n	80061c8 <HAL_RCC_OscConfig+0xb0>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006194:	d10c      	bne.n	80061b0 <HAL_RCC_OscConfig+0x98>
 8006196:	4b70      	ldr	r3, [pc, #448]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a6f      	ldr	r2, [pc, #444]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800619c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	4b6d      	ldr	r3, [pc, #436]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a6c      	ldr	r2, [pc, #432]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ac:	6013      	str	r3, [r2, #0]
 80061ae:	e00b      	b.n	80061c8 <HAL_RCC_OscConfig+0xb0>
 80061b0:	4b69      	ldr	r3, [pc, #420]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a68      	ldr	r2, [pc, #416]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061ba:	6013      	str	r3, [r2, #0]
 80061bc:	4b66      	ldr	r3, [pc, #408]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a65      	ldr	r2, [pc, #404]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d013      	beq.n	80061f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d0:	f7fb f838 	bl	8001244 <HAL_GetTick>
 80061d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d6:	e008      	b.n	80061ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061d8:	f7fb f834 	bl	8001244 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	2b64      	cmp	r3, #100	@ 0x64
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e207      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0f0      	beq.n	80061d8 <HAL_RCC_OscConfig+0xc0>
 80061f6:	e014      	b.n	8006222 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f8:	f7fb f824 	bl	8001244 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061fe:	e008      	b.n	8006212 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006200:	f7fb f820 	bl	8001244 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b64      	cmp	r3, #100	@ 0x64
 800620c:	d901      	bls.n	8006212 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e1f3      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006212:	4b51      	ldr	r3, [pc, #324]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f0      	bne.n	8006200 <HAL_RCC_OscConfig+0xe8>
 800621e:	e000      	b.n	8006222 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006220:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b00      	cmp	r3, #0
 800622c:	d063      	beq.n	80062f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800622e:	4b4a      	ldr	r3, [pc, #296]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 030c 	and.w	r3, r3, #12
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00b      	beq.n	8006252 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800623a:	4b47      	ldr	r3, [pc, #284]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006242:	2b08      	cmp	r3, #8
 8006244:	d11c      	bne.n	8006280 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006246:	4b44      	ldr	r3, [pc, #272]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d116      	bne.n	8006280 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006252:	4b41      	ldr	r3, [pc, #260]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d005      	beq.n	800626a <HAL_RCC_OscConfig+0x152>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d001      	beq.n	800626a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e1c7      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800626a:	4b3b      	ldr	r3, [pc, #236]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	4937      	ldr	r1, [pc, #220]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800627a:	4313      	orrs	r3, r2
 800627c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800627e:	e03a      	b.n	80062f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d020      	beq.n	80062ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006288:	4b34      	ldr	r3, [pc, #208]	@ (800635c <HAL_RCC_OscConfig+0x244>)
 800628a:	2201      	movs	r2, #1
 800628c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800628e:	f7fa ffd9 	bl	8001244 <HAL_GetTick>
 8006292:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006294:	e008      	b.n	80062a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006296:	f7fa ffd5 	bl	8001244 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e1a8      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062a8:	4b2b      	ldr	r3, [pc, #172]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0f0      	beq.n	8006296 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062b4:	4b28      	ldr	r3, [pc, #160]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	4925      	ldr	r1, [pc, #148]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	600b      	str	r3, [r1, #0]
 80062c8:	e015      	b.n	80062f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062ca:	4b24      	ldr	r3, [pc, #144]	@ (800635c <HAL_RCC_OscConfig+0x244>)
 80062cc:	2200      	movs	r2, #0
 80062ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d0:	f7fa ffb8 	bl	8001244 <HAL_GetTick>
 80062d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062d6:	e008      	b.n	80062ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062d8:	f7fa ffb4 	bl	8001244 <HAL_GetTick>
 80062dc:	4602      	mov	r2, r0
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e187      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1f0      	bne.n	80062d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d036      	beq.n	8006370 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d016      	beq.n	8006338 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800630a:	4b15      	ldr	r3, [pc, #84]	@ (8006360 <HAL_RCC_OscConfig+0x248>)
 800630c:	2201      	movs	r2, #1
 800630e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006310:	f7fa ff98 	bl	8001244 <HAL_GetTick>
 8006314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006316:	e008      	b.n	800632a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006318:	f7fa ff94 	bl	8001244 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	2b02      	cmp	r3, #2
 8006324:	d901      	bls.n	800632a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e167      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800632a:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <HAL_RCC_OscConfig+0x240>)
 800632c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b00      	cmp	r3, #0
 8006334:	d0f0      	beq.n	8006318 <HAL_RCC_OscConfig+0x200>
 8006336:	e01b      	b.n	8006370 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006338:	4b09      	ldr	r3, [pc, #36]	@ (8006360 <HAL_RCC_OscConfig+0x248>)
 800633a:	2200      	movs	r2, #0
 800633c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800633e:	f7fa ff81 	bl	8001244 <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006344:	e00e      	b.n	8006364 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006346:	f7fa ff7d 	bl	8001244 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d907      	bls.n	8006364 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e150      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
 8006358:	40023800 	.word	0x40023800
 800635c:	42470000 	.word	0x42470000
 8006360:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006364:	4b88      	ldr	r3, [pc, #544]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1ea      	bne.n	8006346 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 8097 	beq.w	80064ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800637e:	2300      	movs	r3, #0
 8006380:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006382:	4b81      	ldr	r3, [pc, #516]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10f      	bne.n	80063ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800638e:	2300      	movs	r3, #0
 8006390:	60bb      	str	r3, [r7, #8]
 8006392:	4b7d      	ldr	r3, [pc, #500]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006396:	4a7c      	ldr	r2, [pc, #496]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800639c:	6413      	str	r3, [r2, #64]	@ 0x40
 800639e:	4b7a      	ldr	r3, [pc, #488]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80063a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063a6:	60bb      	str	r3, [r7, #8]
 80063a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063aa:	2301      	movs	r3, #1
 80063ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063ae:	4b77      	ldr	r3, [pc, #476]	@ (800658c <HAL_RCC_OscConfig+0x474>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d118      	bne.n	80063ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063ba:	4b74      	ldr	r3, [pc, #464]	@ (800658c <HAL_RCC_OscConfig+0x474>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a73      	ldr	r2, [pc, #460]	@ (800658c <HAL_RCC_OscConfig+0x474>)
 80063c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063c6:	f7fa ff3d 	bl	8001244 <HAL_GetTick>
 80063ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063cc:	e008      	b.n	80063e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063ce:	f7fa ff39 	bl	8001244 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d901      	bls.n	80063e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e10c      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e0:	4b6a      	ldr	r3, [pc, #424]	@ (800658c <HAL_RCC_OscConfig+0x474>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d0f0      	beq.n	80063ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d106      	bne.n	8006402 <HAL_RCC_OscConfig+0x2ea>
 80063f4:	4b64      	ldr	r3, [pc, #400]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80063f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f8:	4a63      	ldr	r2, [pc, #396]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80063fa:	f043 0301 	orr.w	r3, r3, #1
 80063fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006400:	e01c      	b.n	800643c <HAL_RCC_OscConfig+0x324>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	2b05      	cmp	r3, #5
 8006408:	d10c      	bne.n	8006424 <HAL_RCC_OscConfig+0x30c>
 800640a:	4b5f      	ldr	r3, [pc, #380]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640e:	4a5e      	ldr	r2, [pc, #376]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006410:	f043 0304 	orr.w	r3, r3, #4
 8006414:	6713      	str	r3, [r2, #112]	@ 0x70
 8006416:	4b5c      	ldr	r3, [pc, #368]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800641a:	4a5b      	ldr	r2, [pc, #364]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 800641c:	f043 0301 	orr.w	r3, r3, #1
 8006420:	6713      	str	r3, [r2, #112]	@ 0x70
 8006422:	e00b      	b.n	800643c <HAL_RCC_OscConfig+0x324>
 8006424:	4b58      	ldr	r3, [pc, #352]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006428:	4a57      	ldr	r2, [pc, #348]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 800642a:	f023 0301 	bic.w	r3, r3, #1
 800642e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006430:	4b55      	ldr	r3, [pc, #340]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006434:	4a54      	ldr	r2, [pc, #336]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006436:	f023 0304 	bic.w	r3, r3, #4
 800643a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d015      	beq.n	8006470 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006444:	f7fa fefe 	bl	8001244 <HAL_GetTick>
 8006448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644a:	e00a      	b.n	8006462 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800644c:	f7fa fefa 	bl	8001244 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800645a:	4293      	cmp	r3, r2
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e0cb      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006462:	4b49      	ldr	r3, [pc, #292]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006466:	f003 0302 	and.w	r3, r3, #2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0ee      	beq.n	800644c <HAL_RCC_OscConfig+0x334>
 800646e:	e014      	b.n	800649a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006470:	f7fa fee8 	bl	8001244 <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006476:	e00a      	b.n	800648e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006478:	f7fa fee4 	bl	8001244 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006486:	4293      	cmp	r3, r2
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e0b5      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800648e:	4b3e      	ldr	r3, [pc, #248]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1ee      	bne.n	8006478 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800649a:	7dfb      	ldrb	r3, [r7, #23]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d105      	bne.n	80064ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064a0:	4b39      	ldr	r3, [pc, #228]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80064a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a4:	4a38      	ldr	r2, [pc, #224]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80064a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 80a1 	beq.w	80065f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064b6:	4b34      	ldr	r3, [pc, #208]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 030c 	and.w	r3, r3, #12
 80064be:	2b08      	cmp	r3, #8
 80064c0:	d05c      	beq.n	800657c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d141      	bne.n	800654e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064ca:	4b31      	ldr	r3, [pc, #196]	@ (8006590 <HAL_RCC_OscConfig+0x478>)
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d0:	f7fa feb8 	bl	8001244 <HAL_GetTick>
 80064d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064d6:	e008      	b.n	80064ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064d8:	f7fa feb4 	bl	8001244 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d901      	bls.n	80064ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80064e6:	2303      	movs	r3, #3
 80064e8:	e087      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ea:	4b27      	ldr	r3, [pc, #156]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1f0      	bne.n	80064d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69da      	ldr	r2, [r3, #28]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	431a      	orrs	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006504:	019b      	lsls	r3, r3, #6
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800650c:	085b      	lsrs	r3, r3, #1
 800650e:	3b01      	subs	r3, #1
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006518:	061b      	lsls	r3, r3, #24
 800651a:	491b      	ldr	r1, [pc, #108]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 800651c:	4313      	orrs	r3, r2
 800651e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006520:	4b1b      	ldr	r3, [pc, #108]	@ (8006590 <HAL_RCC_OscConfig+0x478>)
 8006522:	2201      	movs	r2, #1
 8006524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006526:	f7fa fe8d 	bl	8001244 <HAL_GetTick>
 800652a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800652c:	e008      	b.n	8006540 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800652e:	f7fa fe89 	bl	8001244 <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	2b02      	cmp	r3, #2
 800653a:	d901      	bls.n	8006540 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e05c      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006540:	4b11      	ldr	r3, [pc, #68]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d0f0      	beq.n	800652e <HAL_RCC_OscConfig+0x416>
 800654c:	e054      	b.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800654e:	4b10      	ldr	r3, [pc, #64]	@ (8006590 <HAL_RCC_OscConfig+0x478>)
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006554:	f7fa fe76 	bl	8001244 <HAL_GetTick>
 8006558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800655a:	e008      	b.n	800656e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800655c:	f7fa fe72 	bl	8001244 <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	2b02      	cmp	r3, #2
 8006568:	d901      	bls.n	800656e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e045      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800656e:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <HAL_RCC_OscConfig+0x470>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1f0      	bne.n	800655c <HAL_RCC_OscConfig+0x444>
 800657a:	e03d      	b.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d107      	bne.n	8006594 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e038      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
 8006588:	40023800 	.word	0x40023800
 800658c:	40007000 	.word	0x40007000
 8006590:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006594:	4b1b      	ldr	r3, [pc, #108]	@ (8006604 <HAL_RCC_OscConfig+0x4ec>)
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d028      	beq.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d121      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d11a      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80065c4:	4013      	ands	r3, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80065ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d111      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	3b01      	subs	r3, #1
 80065de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d107      	bne.n	80065f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d001      	beq.n	80065f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	40023800 	.word	0x40023800

08006608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e0cc      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800661c:	4b68      	ldr	r3, [pc, #416]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0307 	and.w	r3, r3, #7
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d90c      	bls.n	8006644 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800662a:	4b65      	ldr	r3, [pc, #404]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	b2d2      	uxtb	r2, r2
 8006630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006632:	4b63      	ldr	r3, [pc, #396]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0307 	and.w	r3, r3, #7
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d001      	beq.n	8006644 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	e0b8      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d020      	beq.n	8006692 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800665c:	4b59      	ldr	r3, [pc, #356]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	4a58      	ldr	r2, [pc, #352]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006662:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006666:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b00      	cmp	r3, #0
 8006672:	d005      	beq.n	8006680 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006674:	4b53      	ldr	r3, [pc, #332]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	4a52      	ldr	r2, [pc, #328]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800667a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800667e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006680:	4b50      	ldr	r3, [pc, #320]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	494d      	ldr	r1, [pc, #308]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800668e:	4313      	orrs	r3, r2
 8006690:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d044      	beq.n	8006728 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d107      	bne.n	80066b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066a6:	4b47      	ldr	r3, [pc, #284]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d119      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e07f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d003      	beq.n	80066c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066c2:	2b03      	cmp	r3, #3
 80066c4:	d107      	bne.n	80066d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066c6:	4b3f      	ldr	r3, [pc, #252]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d109      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e06f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066d6:	4b3b      	ldr	r3, [pc, #236]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e067      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066e6:	4b37      	ldr	r3, [pc, #220]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f023 0203 	bic.w	r2, r3, #3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	4934      	ldr	r1, [pc, #208]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 80066f4:	4313      	orrs	r3, r2
 80066f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066f8:	f7fa fda4 	bl	8001244 <HAL_GetTick>
 80066fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066fe:	e00a      	b.n	8006716 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006700:	f7fa fda0 	bl	8001244 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800670e:	4293      	cmp	r3, r2
 8006710:	d901      	bls.n	8006716 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e04f      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006716:	4b2b      	ldr	r3, [pc, #172]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f003 020c 	and.w	r2, r3, #12
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	429a      	cmp	r2, r3
 8006726:	d1eb      	bne.n	8006700 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006728:	4b25      	ldr	r3, [pc, #148]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0307 	and.w	r3, r3, #7
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d20c      	bcs.n	8006750 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006736:	4b22      	ldr	r3, [pc, #136]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	b2d2      	uxtb	r2, r2
 800673c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800673e:	4b20      	ldr	r3, [pc, #128]	@ (80067c0 <HAL_RCC_ClockConfig+0x1b8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0307 	and.w	r3, r3, #7
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	429a      	cmp	r2, r3
 800674a:	d001      	beq.n	8006750 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e032      	b.n	80067b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0304 	and.w	r3, r3, #4
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800675c:	4b19      	ldr	r3, [pc, #100]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	4916      	ldr	r1, [pc, #88]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800676a:	4313      	orrs	r3, r2
 800676c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0308 	and.w	r3, r3, #8
 8006776:	2b00      	cmp	r3, #0
 8006778:	d009      	beq.n	800678e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800677a:	4b12      	ldr	r3, [pc, #72]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	490e      	ldr	r1, [pc, #56]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 800678a:	4313      	orrs	r3, r2
 800678c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800678e:	f000 f821 	bl	80067d4 <HAL_RCC_GetSysClockFreq>
 8006792:	4602      	mov	r2, r0
 8006794:	4b0b      	ldr	r3, [pc, #44]	@ (80067c4 <HAL_RCC_ClockConfig+0x1bc>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	091b      	lsrs	r3, r3, #4
 800679a:	f003 030f 	and.w	r3, r3, #15
 800679e:	490a      	ldr	r1, [pc, #40]	@ (80067c8 <HAL_RCC_ClockConfig+0x1c0>)
 80067a0:	5ccb      	ldrb	r3, [r1, r3]
 80067a2:	fa22 f303 	lsr.w	r3, r2, r3
 80067a6:	4a09      	ldr	r2, [pc, #36]	@ (80067cc <HAL_RCC_ClockConfig+0x1c4>)
 80067a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80067aa:	4b09      	ldr	r3, [pc, #36]	@ (80067d0 <HAL_RCC_ClockConfig+0x1c8>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7fa fd04 	bl	80011bc <HAL_InitTick>

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3710      	adds	r7, #16
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	40023c00 	.word	0x40023c00
 80067c4:	40023800 	.word	0x40023800
 80067c8:	0800b18c 	.word	0x0800b18c
 80067cc:	20000000 	.word	0x20000000
 80067d0:	20000004 	.word	0x20000004

080067d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067d8:	b094      	sub	sp, #80	@ 0x50
 80067da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80067e8:	2300      	movs	r3, #0
 80067ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067ec:	4b79      	ldr	r3, [pc, #484]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f003 030c 	and.w	r3, r3, #12
 80067f4:	2b08      	cmp	r3, #8
 80067f6:	d00d      	beq.n	8006814 <HAL_RCC_GetSysClockFreq+0x40>
 80067f8:	2b08      	cmp	r3, #8
 80067fa:	f200 80e1 	bhi.w	80069c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <HAL_RCC_GetSysClockFreq+0x34>
 8006802:	2b04      	cmp	r3, #4
 8006804:	d003      	beq.n	800680e <HAL_RCC_GetSysClockFreq+0x3a>
 8006806:	e0db      	b.n	80069c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006808:	4b73      	ldr	r3, [pc, #460]	@ (80069d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800680a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800680c:	e0db      	b.n	80069c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800680e:	4b73      	ldr	r3, [pc, #460]	@ (80069dc <HAL_RCC_GetSysClockFreq+0x208>)
 8006810:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006812:	e0d8      	b.n	80069c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006814:	4b6f      	ldr	r3, [pc, #444]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800681c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800681e:	4b6d      	ldr	r3, [pc, #436]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d063      	beq.n	80068f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800682a:	4b6a      	ldr	r3, [pc, #424]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	099b      	lsrs	r3, r3, #6
 8006830:	2200      	movs	r2, #0
 8006832:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006834:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800683c:	633b      	str	r3, [r7, #48]	@ 0x30
 800683e:	2300      	movs	r3, #0
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
 8006842:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006846:	4622      	mov	r2, r4
 8006848:	462b      	mov	r3, r5
 800684a:	f04f 0000 	mov.w	r0, #0
 800684e:	f04f 0100 	mov.w	r1, #0
 8006852:	0159      	lsls	r1, r3, #5
 8006854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006858:	0150      	lsls	r0, r2, #5
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	4621      	mov	r1, r4
 8006860:	1a51      	subs	r1, r2, r1
 8006862:	6139      	str	r1, [r7, #16]
 8006864:	4629      	mov	r1, r5
 8006866:	eb63 0301 	sbc.w	r3, r3, r1
 800686a:	617b      	str	r3, [r7, #20]
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	f04f 0300 	mov.w	r3, #0
 8006874:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006878:	4659      	mov	r1, fp
 800687a:	018b      	lsls	r3, r1, #6
 800687c:	4651      	mov	r1, sl
 800687e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006882:	4651      	mov	r1, sl
 8006884:	018a      	lsls	r2, r1, #6
 8006886:	4651      	mov	r1, sl
 8006888:	ebb2 0801 	subs.w	r8, r2, r1
 800688c:	4659      	mov	r1, fp
 800688e:	eb63 0901 	sbc.w	r9, r3, r1
 8006892:	f04f 0200 	mov.w	r2, #0
 8006896:	f04f 0300 	mov.w	r3, #0
 800689a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800689e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068a6:	4690      	mov	r8, r2
 80068a8:	4699      	mov	r9, r3
 80068aa:	4623      	mov	r3, r4
 80068ac:	eb18 0303 	adds.w	r3, r8, r3
 80068b0:	60bb      	str	r3, [r7, #8]
 80068b2:	462b      	mov	r3, r5
 80068b4:	eb49 0303 	adc.w	r3, r9, r3
 80068b8:	60fb      	str	r3, [r7, #12]
 80068ba:	f04f 0200 	mov.w	r2, #0
 80068be:	f04f 0300 	mov.w	r3, #0
 80068c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80068c6:	4629      	mov	r1, r5
 80068c8:	024b      	lsls	r3, r1, #9
 80068ca:	4621      	mov	r1, r4
 80068cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80068d0:	4621      	mov	r1, r4
 80068d2:	024a      	lsls	r2, r1, #9
 80068d4:	4610      	mov	r0, r2
 80068d6:	4619      	mov	r1, r3
 80068d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068da:	2200      	movs	r2, #0
 80068dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068e4:	f7f9 fccc 	bl	8000280 <__aeabi_uldivmod>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4613      	mov	r3, r2
 80068ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068f0:	e058      	b.n	80069a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068f2:	4b38      	ldr	r3, [pc, #224]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	099b      	lsrs	r3, r3, #6
 80068f8:	2200      	movs	r2, #0
 80068fa:	4618      	mov	r0, r3
 80068fc:	4611      	mov	r1, r2
 80068fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006902:	623b      	str	r3, [r7, #32]
 8006904:	2300      	movs	r3, #0
 8006906:	627b      	str	r3, [r7, #36]	@ 0x24
 8006908:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800690c:	4642      	mov	r2, r8
 800690e:	464b      	mov	r3, r9
 8006910:	f04f 0000 	mov.w	r0, #0
 8006914:	f04f 0100 	mov.w	r1, #0
 8006918:	0159      	lsls	r1, r3, #5
 800691a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800691e:	0150      	lsls	r0, r2, #5
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	4641      	mov	r1, r8
 8006926:	ebb2 0a01 	subs.w	sl, r2, r1
 800692a:	4649      	mov	r1, r9
 800692c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006930:	f04f 0200 	mov.w	r2, #0
 8006934:	f04f 0300 	mov.w	r3, #0
 8006938:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800693c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006940:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006944:	ebb2 040a 	subs.w	r4, r2, sl
 8006948:	eb63 050b 	sbc.w	r5, r3, fp
 800694c:	f04f 0200 	mov.w	r2, #0
 8006950:	f04f 0300 	mov.w	r3, #0
 8006954:	00eb      	lsls	r3, r5, #3
 8006956:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800695a:	00e2      	lsls	r2, r4, #3
 800695c:	4614      	mov	r4, r2
 800695e:	461d      	mov	r5, r3
 8006960:	4643      	mov	r3, r8
 8006962:	18e3      	adds	r3, r4, r3
 8006964:	603b      	str	r3, [r7, #0]
 8006966:	464b      	mov	r3, r9
 8006968:	eb45 0303 	adc.w	r3, r5, r3
 800696c:	607b      	str	r3, [r7, #4]
 800696e:	f04f 0200 	mov.w	r2, #0
 8006972:	f04f 0300 	mov.w	r3, #0
 8006976:	e9d7 4500 	ldrd	r4, r5, [r7]
 800697a:	4629      	mov	r1, r5
 800697c:	028b      	lsls	r3, r1, #10
 800697e:	4621      	mov	r1, r4
 8006980:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006984:	4621      	mov	r1, r4
 8006986:	028a      	lsls	r2, r1, #10
 8006988:	4610      	mov	r0, r2
 800698a:	4619      	mov	r1, r3
 800698c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800698e:	2200      	movs	r2, #0
 8006990:	61bb      	str	r3, [r7, #24]
 8006992:	61fa      	str	r2, [r7, #28]
 8006994:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006998:	f7f9 fc72 	bl	8000280 <__aeabi_uldivmod>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	4613      	mov	r3, r2
 80069a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80069a4:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	0c1b      	lsrs	r3, r3, #16
 80069aa:	f003 0303 	and.w	r3, r3, #3
 80069ae:	3301      	adds	r3, #1
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80069b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80069be:	e002      	b.n	80069c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069c0:	4b05      	ldr	r3, [pc, #20]	@ (80069d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80069c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80069c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3750      	adds	r7, #80	@ 0x50
 80069cc:	46bd      	mov	sp, r7
 80069ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069d2:	bf00      	nop
 80069d4:	40023800 	.word	0x40023800
 80069d8:	00f42400 	.word	0x00f42400
 80069dc:	007a1200 	.word	0x007a1200

080069e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069e0:	b480      	push	{r7}
 80069e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069e4:	4b03      	ldr	r3, [pc, #12]	@ (80069f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80069e6:	681b      	ldr	r3, [r3, #0]
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	20000000 	.word	0x20000000

080069f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069fc:	f7ff fff0 	bl	80069e0 <HAL_RCC_GetHCLKFreq>
 8006a00:	4602      	mov	r2, r0
 8006a02:	4b05      	ldr	r3, [pc, #20]	@ (8006a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	0a9b      	lsrs	r3, r3, #10
 8006a08:	f003 0307 	and.w	r3, r3, #7
 8006a0c:	4903      	ldr	r1, [pc, #12]	@ (8006a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a0e:	5ccb      	ldrb	r3, [r1, r3]
 8006a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	40023800 	.word	0x40023800
 8006a1c:	0800b19c 	.word	0x0800b19c

08006a20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a20:	b084      	sub	sp, #16
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b084      	sub	sp, #16
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	f107 001c 	add.w	r0, r7, #28
 8006a2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d123      	bne.n	8006a82 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a52:	687a      	ldr	r2, [r7, #4]
 8006a54:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d105      	bne.n	8006a76 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f001 fae8 	bl	800804c <USB_CoreReset>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]
 8006a80:	e01b      	b.n	8006aba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f001 fadc 	bl	800804c <USB_CoreReset>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d106      	bne.n	8006aae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	639a      	str	r2, [r3, #56]	@ 0x38
 8006aac:	e005      	b.n	8006aba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006aba:	7fbb      	ldrb	r3, [r7, #30]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d10b      	bne.n	8006ad8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f043 0206 	orr.w	r2, r3, #6
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f043 0220 	orr.w	r2, r3, #32
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ae4:	b004      	add	sp, #16
 8006ae6:	4770      	bx	lr

08006ae8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	4613      	mov	r3, r2
 8006af4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006af6:	79fb      	ldrb	r3, [r7, #7]
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d165      	bne.n	8006bc8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4a41      	ldr	r2, [pc, #260]	@ (8006c04 <USB_SetTurnaroundTime+0x11c>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d906      	bls.n	8006b12 <USB_SetTurnaroundTime+0x2a>
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	4a40      	ldr	r2, [pc, #256]	@ (8006c08 <USB_SetTurnaroundTime+0x120>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d202      	bcs.n	8006b12 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006b0c:	230f      	movs	r3, #15
 8006b0e:	617b      	str	r3, [r7, #20]
 8006b10:	e062      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	4a3c      	ldr	r2, [pc, #240]	@ (8006c08 <USB_SetTurnaroundTime+0x120>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d306      	bcc.n	8006b28 <USB_SetTurnaroundTime+0x40>
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	4a3b      	ldr	r2, [pc, #236]	@ (8006c0c <USB_SetTurnaroundTime+0x124>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d202      	bcs.n	8006b28 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006b22:	230e      	movs	r3, #14
 8006b24:	617b      	str	r3, [r7, #20]
 8006b26:	e057      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4a38      	ldr	r2, [pc, #224]	@ (8006c0c <USB_SetTurnaroundTime+0x124>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d306      	bcc.n	8006b3e <USB_SetTurnaroundTime+0x56>
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	4a37      	ldr	r2, [pc, #220]	@ (8006c10 <USB_SetTurnaroundTime+0x128>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d202      	bcs.n	8006b3e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006b38:	230d      	movs	r3, #13
 8006b3a:	617b      	str	r3, [r7, #20]
 8006b3c:	e04c      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	4a33      	ldr	r2, [pc, #204]	@ (8006c10 <USB_SetTurnaroundTime+0x128>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d306      	bcc.n	8006b54 <USB_SetTurnaroundTime+0x6c>
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	4a32      	ldr	r2, [pc, #200]	@ (8006c14 <USB_SetTurnaroundTime+0x12c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d802      	bhi.n	8006b54 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006b4e:	230c      	movs	r3, #12
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	e041      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	4a2f      	ldr	r2, [pc, #188]	@ (8006c14 <USB_SetTurnaroundTime+0x12c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d906      	bls.n	8006b6a <USB_SetTurnaroundTime+0x82>
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4a2e      	ldr	r2, [pc, #184]	@ (8006c18 <USB_SetTurnaroundTime+0x130>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d802      	bhi.n	8006b6a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006b64:	230b      	movs	r3, #11
 8006b66:	617b      	str	r3, [r7, #20]
 8006b68:	e036      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006c18 <USB_SetTurnaroundTime+0x130>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d906      	bls.n	8006b80 <USB_SetTurnaroundTime+0x98>
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	4a29      	ldr	r2, [pc, #164]	@ (8006c1c <USB_SetTurnaroundTime+0x134>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d802      	bhi.n	8006b80 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006b7a:	230a      	movs	r3, #10
 8006b7c:	617b      	str	r3, [r7, #20]
 8006b7e:	e02b      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	4a26      	ldr	r2, [pc, #152]	@ (8006c1c <USB_SetTurnaroundTime+0x134>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d906      	bls.n	8006b96 <USB_SetTurnaroundTime+0xae>
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	4a25      	ldr	r2, [pc, #148]	@ (8006c20 <USB_SetTurnaroundTime+0x138>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d202      	bcs.n	8006b96 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006b90:	2309      	movs	r3, #9
 8006b92:	617b      	str	r3, [r7, #20]
 8006b94:	e020      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	4a21      	ldr	r2, [pc, #132]	@ (8006c20 <USB_SetTurnaroundTime+0x138>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d306      	bcc.n	8006bac <USB_SetTurnaroundTime+0xc4>
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	4a20      	ldr	r2, [pc, #128]	@ (8006c24 <USB_SetTurnaroundTime+0x13c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d802      	bhi.n	8006bac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006ba6:	2308      	movs	r3, #8
 8006ba8:	617b      	str	r3, [r7, #20]
 8006baa:	e015      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	4a1d      	ldr	r2, [pc, #116]	@ (8006c24 <USB_SetTurnaroundTime+0x13c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d906      	bls.n	8006bc2 <USB_SetTurnaroundTime+0xda>
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c28 <USB_SetTurnaroundTime+0x140>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d202      	bcs.n	8006bc2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006bbc:	2307      	movs	r3, #7
 8006bbe:	617b      	str	r3, [r7, #20]
 8006bc0:	e00a      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006bc2:	2306      	movs	r3, #6
 8006bc4:	617b      	str	r3, [r7, #20]
 8006bc6:	e007      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d102      	bne.n	8006bd4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006bce:	2309      	movs	r3, #9
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	e001      	b.n	8006bd8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006bd4:	2309      	movs	r3, #9
 8006bd6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	029b      	lsls	r3, r3, #10
 8006bec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006bf0:	431a      	orrs	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	00d8acbf 	.word	0x00d8acbf
 8006c08:	00e4e1c0 	.word	0x00e4e1c0
 8006c0c:	00f42400 	.word	0x00f42400
 8006c10:	01067380 	.word	0x01067380
 8006c14:	011a499f 	.word	0x011a499f
 8006c18:	01312cff 	.word	0x01312cff
 8006c1c:	014ca43f 	.word	0x014ca43f
 8006c20:	016e3600 	.word	0x016e3600
 8006c24:	01a6ab1f 	.word	0x01a6ab1f
 8006c28:	01e84800 	.word	0x01e84800

08006c2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f043 0201 	orr.w	r2, r3, #1
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b083      	sub	sp, #12
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f023 0201 	bic.w	r2, r3, #1
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	460b      	mov	r3, r1
 8006c7a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c8c:	78fb      	ldrb	r3, [r7, #3]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d115      	bne.n	8006cbe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c9e:	200a      	movs	r0, #10
 8006ca0:	f7fa fadc 	bl	800125c <HAL_Delay>
      ms += 10U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	330a      	adds	r3, #10
 8006ca8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f001 f93f 	bl	8007f2e <USB_GetMode>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d01e      	beq.n	8006cf4 <USB_SetCurrentMode+0x84>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2bc7      	cmp	r3, #199	@ 0xc7
 8006cba:	d9f0      	bls.n	8006c9e <USB_SetCurrentMode+0x2e>
 8006cbc:	e01a      	b.n	8006cf4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006cbe:	78fb      	ldrb	r3, [r7, #3]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d115      	bne.n	8006cf0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006cd0:	200a      	movs	r0, #10
 8006cd2:	f7fa fac3 	bl	800125c <HAL_Delay>
      ms += 10U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	330a      	adds	r3, #10
 8006cda:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f001 f926 	bl	8007f2e <USB_GetMode>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d005      	beq.n	8006cf4 <USB_SetCurrentMode+0x84>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2bc7      	cmp	r3, #199	@ 0xc7
 8006cec:	d9f0      	bls.n	8006cd0 <USB_SetCurrentMode+0x60>
 8006cee:	e001      	b.n	8006cf4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e005      	b.n	8006d00 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2bc8      	cmp	r3, #200	@ 0xc8
 8006cf8:	d101      	bne.n	8006cfe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e000      	b.n	8006d00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d08:	b084      	sub	sp, #16
 8006d0a:	b580      	push	{r7, lr}
 8006d0c:	b086      	sub	sp, #24
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
 8006d12:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006d22:	2300      	movs	r3, #0
 8006d24:	613b      	str	r3, [r7, #16]
 8006d26:	e009      	b.n	8006d3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	3340      	adds	r3, #64	@ 0x40
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	2200      	movs	r2, #0
 8006d34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	613b      	str	r3, [r7, #16]
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	2b0e      	cmp	r3, #14
 8006d40:	d9f2      	bls.n	8006d28 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006d42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d11c      	bne.n	8006d84 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d58:	f043 0302 	orr.w	r3, r3, #2
 8006d5c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d62:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d7a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	639a      	str	r2, [r3, #56]	@ 0x38
 8006d82:	e00b      	b.n	8006d9c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d88:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d94:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006da2:	461a      	mov	r2, r3
 8006da4:	2300      	movs	r3, #0
 8006da6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006da8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d10d      	bne.n	8006dcc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006db0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d104      	bne.n	8006dc2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006db8:	2100      	movs	r1, #0
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 f968 	bl	8007090 <USB_SetDevSpeed>
 8006dc0:	e008      	b.n	8006dd4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f963 	bl	8007090 <USB_SetDevSpeed>
 8006dca:	e003      	b.n	8006dd4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006dcc:	2103      	movs	r1, #3
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f95e 	bl	8007090 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006dd4:	2110      	movs	r1, #16
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f8fa 	bl	8006fd0 <USB_FlushTxFifo>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f924 	bl	8007034 <USB_FlushRxFifo>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d001      	beq.n	8006df6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	2300      	movs	r3, #0
 8006e00:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e08:	461a      	mov	r2, r3
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e14:	461a      	mov	r2, r3
 8006e16:	2300      	movs	r3, #0
 8006e18:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	e043      	b.n	8006ea8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e36:	d118      	bne.n	8006e6a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10a      	bne.n	8006e54 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	e013      	b.n	8006e7c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e60:	461a      	mov	r2, r3
 8006e62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	e008      	b.n	8006e7c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	015a      	lsls	r2, r3, #5
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	4413      	add	r3, r2
 8006e72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e76:	461a      	mov	r2, r3
 8006e78:	2300      	movs	r3, #0
 8006e7a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	015a      	lsls	r2, r3, #5
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	4413      	add	r3, r2
 8006e84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e88:	461a      	mov	r2, r3
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	015a      	lsls	r2, r3, #5
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4413      	add	r3, r2
 8006e96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ea0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	613b      	str	r3, [r7, #16]
 8006ea8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006eac:	461a      	mov	r2, r3
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d3b5      	bcc.n	8006e20 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	613b      	str	r3, [r7, #16]
 8006eb8:	e043      	b.n	8006f42 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	015a      	lsls	r2, r3, #5
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ecc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ed0:	d118      	bne.n	8006f04 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10a      	bne.n	8006eee <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	015a      	lsls	r2, r3, #5
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	4413      	add	r3, r2
 8006ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006eea:	6013      	str	r3, [r2, #0]
 8006eec:	e013      	b.n	8006f16 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	015a      	lsls	r2, r3, #5
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006efa:	461a      	mov	r2, r3
 8006efc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	e008      	b.n	8006f16 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	015a      	lsls	r2, r3, #5
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f10:	461a      	mov	r2, r3
 8006f12:	2300      	movs	r3, #0
 8006f14:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f22:	461a      	mov	r2, r3
 8006f24:	2300      	movs	r3, #0
 8006f26:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f34:	461a      	mov	r2, r3
 8006f36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	613b      	str	r3, [r7, #16]
 8006f42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f46:	461a      	mov	r2, r3
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d3b5      	bcc.n	8006eba <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f60:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006f6e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d105      	bne.n	8006f84 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	699b      	ldr	r3, [r3, #24]
 8006f7c:	f043 0210 	orr.w	r2, r3, #16
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	699a      	ldr	r2, [r3, #24]
 8006f88:	4b10      	ldr	r3, [pc, #64]	@ (8006fcc <USB_DevInit+0x2c4>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006f90:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d005      	beq.n	8006fa4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	f043 0208 	orr.w	r2, r3, #8
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006fa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d107      	bne.n	8006fbc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fb4:	f043 0304 	orr.w	r3, r3, #4
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3718      	adds	r7, #24
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fc8:	b004      	add	sp, #16
 8006fca:	4770      	bx	lr
 8006fcc:	803c3800 	.word	0x803c3800

08006fd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fea:	d901      	bls.n	8006ff0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e01b      	b.n	8007028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	daf2      	bge.n	8006fde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	019b      	lsls	r3, r3, #6
 8007000:	f043 0220 	orr.w	r2, r3, #32
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	3301      	adds	r3, #1
 800700c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007014:	d901      	bls.n	800701a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e006      	b.n	8007028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	f003 0320 	and.w	r3, r3, #32
 8007022:	2b20      	cmp	r3, #32
 8007024:	d0f0      	beq.n	8007008 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3301      	adds	r3, #1
 8007044:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800704c:	d901      	bls.n	8007052 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e018      	b.n	8007084 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	2b00      	cmp	r3, #0
 8007058:	daf2      	bge.n	8007040 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800705a:	2300      	movs	r3, #0
 800705c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2210      	movs	r2, #16
 8007062:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	3301      	adds	r3, #1
 8007068:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007070:	d901      	bls.n	8007076 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e006      	b.n	8007084 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b10      	cmp	r3, #16
 8007080:	d0f0      	beq.n	8007064 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	460b      	mov	r3, r1
 800709a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	78fb      	ldrb	r3, [r7, #3]
 80070aa:	68f9      	ldr	r1, [r7, #12]
 80070ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070b0:	4313      	orrs	r3, r2
 80070b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80070b4:	2300      	movs	r3, #0
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b087      	sub	sp, #28
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f003 0306 	and.w	r3, r3, #6
 80070da:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d102      	bne.n	80070e8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80070e2:	2300      	movs	r3, #0
 80070e4:	75fb      	strb	r3, [r7, #23]
 80070e6:	e00a      	b.n	80070fe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d002      	beq.n	80070f4 <USB_GetDevSpeed+0x32>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b06      	cmp	r3, #6
 80070f2:	d102      	bne.n	80070fa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80070f4:	2302      	movs	r3, #2
 80070f6:	75fb      	strb	r3, [r7, #23]
 80070f8:	e001      	b.n	80070fe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80070fa:	230f      	movs	r3, #15
 80070fc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80070fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007100:	4618      	mov	r0, r3
 8007102:	371c      	adds	r7, #28
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800710c:	b480      	push	{r7}
 800710e:	b085      	sub	sp, #20
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	785b      	ldrb	r3, [r3, #1]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d13a      	bne.n	800719e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800712e:	69da      	ldr	r2, [r3, #28]
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	f003 030f 	and.w	r3, r3, #15
 8007138:	2101      	movs	r1, #1
 800713a:	fa01 f303 	lsl.w	r3, r1, r3
 800713e:	b29b      	uxth	r3, r3
 8007140:	68f9      	ldr	r1, [r7, #12]
 8007142:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007146:	4313      	orrs	r3, r2
 8007148:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	015a      	lsls	r2, r3, #5
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	4413      	add	r3, r2
 8007152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d155      	bne.n	800720c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	4413      	add	r3, r2
 8007168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	791b      	ldrb	r3, [r3, #4]
 800717a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800717c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	059b      	lsls	r3, r3, #22
 8007182:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007184:	4313      	orrs	r3, r2
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	0151      	lsls	r1, r2, #5
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	440a      	add	r2, r1
 800718e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007196:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800719a:	6013      	str	r3, [r2, #0]
 800719c:	e036      	b.n	800720c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a4:	69da      	ldr	r2, [r3, #28]
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	f003 030f 	and.w	r3, r3, #15
 80071ae:	2101      	movs	r1, #1
 80071b0:	fa01 f303 	lsl.w	r3, r1, r3
 80071b4:	041b      	lsls	r3, r3, #16
 80071b6:	68f9      	ldr	r1, [r7, #12]
 80071b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071bc:	4313      	orrs	r3, r2
 80071be:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d11a      	bne.n	800720c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	791b      	ldrb	r3, [r3, #4]
 80071f0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80071f2:	430b      	orrs	r3, r1
 80071f4:	4313      	orrs	r3, r2
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	0151      	lsls	r1, r2, #5
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	440a      	add	r2, r1
 80071fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800720a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
	...

0800721c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800721c:	b480      	push	{r7}
 800721e:	b085      	sub	sp, #20
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	785b      	ldrb	r3, [r3, #1]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d161      	bne.n	80072fc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4413      	add	r3, r2
 8007240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800724a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800724e:	d11f      	bne.n	8007290 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	015a      	lsls	r2, r3, #5
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	4413      	add	r3, r2
 8007258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	0151      	lsls	r1, r2, #5
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	440a      	add	r2, r1
 8007266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800726a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800726e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	015a      	lsls	r2, r3, #5
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4413      	add	r3, r2
 8007278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	0151      	lsls	r1, r2, #5
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	440a      	add	r2, r1
 8007286:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800728a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800728e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	f003 030f 	and.w	r3, r3, #15
 80072a0:	2101      	movs	r1, #1
 80072a2:	fa01 f303 	lsl.w	r3, r1, r3
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	43db      	mvns	r3, r3
 80072aa:	68f9      	ldr	r1, [r7, #12]
 80072ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072b0:	4013      	ands	r3, r2
 80072b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072ba:	69da      	ldr	r2, [r3, #28]
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	f003 030f 	and.w	r3, r3, #15
 80072c4:	2101      	movs	r1, #1
 80072c6:	fa01 f303 	lsl.w	r3, r1, r3
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	43db      	mvns	r3, r3
 80072ce:	68f9      	ldr	r1, [r7, #12]
 80072d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072d4:	4013      	ands	r3, r2
 80072d6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	015a      	lsls	r2, r3, #5
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4413      	add	r3, r2
 80072e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	0159      	lsls	r1, r3, #5
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	440b      	add	r3, r1
 80072ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072f2:	4619      	mov	r1, r3
 80072f4:	4b35      	ldr	r3, [pc, #212]	@ (80073cc <USB_DeactivateEndpoint+0x1b0>)
 80072f6:	4013      	ands	r3, r2
 80072f8:	600b      	str	r3, [r1, #0]
 80072fa:	e060      	b.n	80073be <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800730e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007312:	d11f      	bne.n	8007354 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	015a      	lsls	r2, r3, #5
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	0151      	lsls	r1, r2, #5
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	440a      	add	r2, r1
 800732a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800732e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007332:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4413      	add	r3, r2
 800733c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	0151      	lsls	r1, r2, #5
 8007346:	68fa      	ldr	r2, [r7, #12]
 8007348:	440a      	add	r2, r1
 800734a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800734e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007352:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800735a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	f003 030f 	and.w	r3, r3, #15
 8007364:	2101      	movs	r1, #1
 8007366:	fa01 f303 	lsl.w	r3, r1, r3
 800736a:	041b      	lsls	r3, r3, #16
 800736c:	43db      	mvns	r3, r3
 800736e:	68f9      	ldr	r1, [r7, #12]
 8007370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007374:	4013      	ands	r3, r2
 8007376:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737e:	69da      	ldr	r2, [r3, #28]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	f003 030f 	and.w	r3, r3, #15
 8007388:	2101      	movs	r1, #1
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	041b      	lsls	r3, r3, #16
 8007390:	43db      	mvns	r3, r3
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007398:	4013      	ands	r3, r2
 800739a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	0159      	lsls	r1, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	440b      	add	r3, r1
 80073b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b6:	4619      	mov	r1, r3
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <USB_DeactivateEndpoint+0x1b4>)
 80073ba:	4013      	ands	r3, r2
 80073bc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	ec337800 	.word	0xec337800
 80073d0:	eff37800 	.word	0xeff37800

080073d4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08a      	sub	sp, #40	@ 0x28
 80073d8:	af02      	add	r7, sp, #8
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	4613      	mov	r3, r2
 80073e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	785b      	ldrb	r3, [r3, #1]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	f040 817f 	bne.w	80076f4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d132      	bne.n	8007464 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073fe:	69bb      	ldr	r3, [r7, #24]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	4413      	add	r3, r2
 8007406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	69ba      	ldr	r2, [r7, #24]
 800740e:	0151      	lsls	r1, r2, #5
 8007410:	69fa      	ldr	r2, [r7, #28]
 8007412:	440a      	add	r2, r1
 8007414:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007418:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800741c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007420:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	015a      	lsls	r2, r3, #5
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	4413      	add	r3, r2
 800742a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	0151      	lsls	r1, r2, #5
 8007434:	69fa      	ldr	r2, [r7, #28]
 8007436:	440a      	add	r2, r1
 8007438:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800743c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007440:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	015a      	lsls	r2, r3, #5
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	4413      	add	r3, r2
 800744a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	0151      	lsls	r1, r2, #5
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	440a      	add	r2, r1
 8007458:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800745c:	0cdb      	lsrs	r3, r3, #19
 800745e:	04db      	lsls	r3, r3, #19
 8007460:	6113      	str	r3, [r2, #16]
 8007462:	e097      	b.n	8007594 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	69ba      	ldr	r2, [r7, #24]
 8007474:	0151      	lsls	r1, r2, #5
 8007476:	69fa      	ldr	r2, [r7, #28]
 8007478:	440a      	add	r2, r1
 800747a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800747e:	0cdb      	lsrs	r3, r3, #19
 8007480:	04db      	lsls	r3, r3, #19
 8007482:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	69ba      	ldr	r2, [r7, #24]
 8007494:	0151      	lsls	r1, r2, #5
 8007496:	69fa      	ldr	r2, [r7, #28]
 8007498:	440a      	add	r2, r1
 800749a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800749e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80074a2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80074a6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d11a      	bne.n	80074e4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	691a      	ldr	r2, [r3, #16]
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d903      	bls.n	80074c2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	689a      	ldr	r2, [r3, #8]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	015a      	lsls	r2, r3, #5
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	4413      	add	r3, r2
 80074ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	69ba      	ldr	r2, [r7, #24]
 80074d2:	0151      	lsls	r1, r2, #5
 80074d4:	69fa      	ldr	r2, [r7, #28]
 80074d6:	440a      	add	r2, r1
 80074d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074e0:	6113      	str	r3, [r2, #16]
 80074e2:	e044      	b.n	800756e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	691a      	ldr	r2, [r3, #16]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	4413      	add	r3, r2
 80074ee:	1e5a      	subs	r2, r3, #1
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	015a      	lsls	r2, r3, #5
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	4413      	add	r3, r2
 8007502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007506:	691a      	ldr	r2, [r3, #16]
 8007508:	8afb      	ldrh	r3, [r7, #22]
 800750a:	04d9      	lsls	r1, r3, #19
 800750c:	4ba4      	ldr	r3, [pc, #656]	@ (80077a0 <USB_EPStartXfer+0x3cc>)
 800750e:	400b      	ands	r3, r1
 8007510:	69b9      	ldr	r1, [r7, #24]
 8007512:	0148      	lsls	r0, r1, #5
 8007514:	69f9      	ldr	r1, [r7, #28]
 8007516:	4401      	add	r1, r0
 8007518:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800751c:	4313      	orrs	r3, r2
 800751e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	791b      	ldrb	r3, [r3, #4]
 8007524:	2b01      	cmp	r3, #1
 8007526:	d122      	bne.n	800756e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	0151      	lsls	r1, r2, #5
 800753a:	69fa      	ldr	r2, [r7, #28]
 800753c:	440a      	add	r2, r1
 800753e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007542:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007546:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007554:	691a      	ldr	r2, [r3, #16]
 8007556:	8afb      	ldrh	r3, [r7, #22]
 8007558:	075b      	lsls	r3, r3, #29
 800755a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800755e:	69b9      	ldr	r1, [r7, #24]
 8007560:	0148      	lsls	r0, r1, #5
 8007562:	69f9      	ldr	r1, [r7, #28]
 8007564:	4401      	add	r1, r0
 8007566:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800756a:	4313      	orrs	r3, r2
 800756c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	015a      	lsls	r2, r3, #5
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	4413      	add	r3, r2
 8007576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800757a:	691a      	ldr	r2, [r3, #16]
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007584:	69b9      	ldr	r1, [r7, #24]
 8007586:	0148      	lsls	r0, r1, #5
 8007588:	69f9      	ldr	r1, [r7, #28]
 800758a:	4401      	add	r1, r0
 800758c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007590:	4313      	orrs	r3, r2
 8007592:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007594:	79fb      	ldrb	r3, [r7, #7]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d14b      	bne.n	8007632 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	69db      	ldr	r3, [r3, #28]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d009      	beq.n	80075b6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	015a      	lsls	r2, r3, #5
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	4413      	add	r3, r2
 80075aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ae:	461a      	mov	r2, r3
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	69db      	ldr	r3, [r3, #28]
 80075b4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	791b      	ldrb	r3, [r3, #4]
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d128      	bne.n	8007610 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d110      	bne.n	80075f0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	015a      	lsls	r2, r3, #5
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	4413      	add	r3, r2
 80075d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	69ba      	ldr	r2, [r7, #24]
 80075de:	0151      	lsls	r1, r2, #5
 80075e0:	69fa      	ldr	r2, [r7, #28]
 80075e2:	440a      	add	r2, r1
 80075e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	e00f      	b.n	8007610 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	69ba      	ldr	r2, [r7, #24]
 8007600:	0151      	lsls	r1, r2, #5
 8007602:	69fa      	ldr	r2, [r7, #28]
 8007604:	440a      	add	r2, r1
 8007606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800760a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800760e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	015a      	lsls	r2, r3, #5
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	4413      	add	r3, r2
 8007618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	0151      	lsls	r1, r2, #5
 8007622:	69fa      	ldr	r2, [r7, #28]
 8007624:	440a      	add	r2, r1
 8007626:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800762a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800762e:	6013      	str	r3, [r2, #0]
 8007630:	e166      	b.n	8007900 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	015a      	lsls	r2, r3, #5
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	4413      	add	r3, r2
 800763a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69ba      	ldr	r2, [r7, #24]
 8007642:	0151      	lsls	r1, r2, #5
 8007644:	69fa      	ldr	r2, [r7, #28]
 8007646:	440a      	add	r2, r1
 8007648:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800764c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007650:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	791b      	ldrb	r3, [r3, #4]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d015      	beq.n	8007686 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	2b00      	cmp	r3, #0
 8007660:	f000 814e 	beq.w	8007900 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800766a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	f003 030f 	and.w	r3, r3, #15
 8007674:	2101      	movs	r1, #1
 8007676:	fa01 f303 	lsl.w	r3, r1, r3
 800767a:	69f9      	ldr	r1, [r7, #28]
 800767c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007680:	4313      	orrs	r3, r2
 8007682:	634b      	str	r3, [r1, #52]	@ 0x34
 8007684:	e13c      	b.n	8007900 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007686:	69fb      	ldr	r3, [r7, #28]
 8007688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007692:	2b00      	cmp	r3, #0
 8007694:	d110      	bne.n	80076b8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	4413      	add	r3, r2
 800769e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69ba      	ldr	r2, [r7, #24]
 80076a6:	0151      	lsls	r1, r2, #5
 80076a8:	69fa      	ldr	r2, [r7, #28]
 80076aa:	440a      	add	r2, r1
 80076ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076b4:	6013      	str	r3, [r2, #0]
 80076b6:	e00f      	b.n	80076d8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	015a      	lsls	r2, r3, #5
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	4413      	add	r3, r2
 80076c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	69ba      	ldr	r2, [r7, #24]
 80076c8:	0151      	lsls	r1, r2, #5
 80076ca:	69fa      	ldr	r2, [r7, #28]
 80076cc:	440a      	add	r2, r1
 80076ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076d6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	68d9      	ldr	r1, [r3, #12]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	781a      	ldrb	r2, [r3, #0]
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	b298      	uxth	r0, r3
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	4603      	mov	r3, r0
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f000 f9b9 	bl	8007a64 <USB_WritePacket>
 80076f2:	e105      	b.n	8007900 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	015a      	lsls	r2, r3, #5
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	0151      	lsls	r1, r2, #5
 8007706:	69fa      	ldr	r2, [r7, #28]
 8007708:	440a      	add	r2, r1
 800770a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800770e:	0cdb      	lsrs	r3, r3, #19
 8007710:	04db      	lsls	r3, r3, #19
 8007712:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	015a      	lsls	r2, r3, #5
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	4413      	add	r3, r2
 800771c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	69ba      	ldr	r2, [r7, #24]
 8007724:	0151      	lsls	r1, r2, #5
 8007726:	69fa      	ldr	r2, [r7, #28]
 8007728:	440a      	add	r2, r1
 800772a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800772e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007732:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007736:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d132      	bne.n	80077a4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	689a      	ldr	r2, [r3, #8]
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	689a      	ldr	r2, [r3, #8]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	4413      	add	r3, r2
 800775e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800776c:	69b9      	ldr	r1, [r7, #24]
 800776e:	0148      	lsls	r0, r1, #5
 8007770:	69f9      	ldr	r1, [r7, #28]
 8007772:	4401      	add	r1, r0
 8007774:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007778:	4313      	orrs	r3, r2
 800777a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	015a      	lsls	r2, r3, #5
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	4413      	add	r3, r2
 8007784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	0151      	lsls	r1, r2, #5
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	440a      	add	r2, r1
 8007792:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007796:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800779a:	6113      	str	r3, [r2, #16]
 800779c:	e062      	b.n	8007864 <USB_EPStartXfer+0x490>
 800779e:	bf00      	nop
 80077a0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d123      	bne.n	80077f4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	015a      	lsls	r2, r3, #5
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b8:	691a      	ldr	r2, [r3, #16]
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077c2:	69b9      	ldr	r1, [r7, #24]
 80077c4:	0148      	lsls	r0, r1, #5
 80077c6:	69f9      	ldr	r1, [r7, #28]
 80077c8:	4401      	add	r1, r0
 80077ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80077ce:	4313      	orrs	r3, r2
 80077d0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	015a      	lsls	r2, r3, #5
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	4413      	add	r3, r2
 80077da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	0151      	lsls	r1, r2, #5
 80077e4:	69fa      	ldr	r2, [r7, #28]
 80077e6:	440a      	add	r2, r1
 80077e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077f0:	6113      	str	r3, [r2, #16]
 80077f2:	e037      	b.n	8007864 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	691a      	ldr	r2, [r3, #16]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	4413      	add	r3, r2
 80077fe:	1e5a      	subs	r2, r3, #1
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	fbb2 f3f3 	udiv	r3, r2, r3
 8007808:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	8afa      	ldrh	r2, [r7, #22]
 8007810:	fb03 f202 	mul.w	r2, r3, r2
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007824:	691a      	ldr	r2, [r3, #16]
 8007826:	8afb      	ldrh	r3, [r7, #22]
 8007828:	04d9      	lsls	r1, r3, #19
 800782a:	4b38      	ldr	r3, [pc, #224]	@ (800790c <USB_EPStartXfer+0x538>)
 800782c:	400b      	ands	r3, r1
 800782e:	69b9      	ldr	r1, [r7, #24]
 8007830:	0148      	lsls	r0, r1, #5
 8007832:	69f9      	ldr	r1, [r7, #28]
 8007834:	4401      	add	r1, r0
 8007836:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800783a:	4313      	orrs	r3, r2
 800783c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	015a      	lsls	r2, r3, #5
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	4413      	add	r3, r2
 8007846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800784a:	691a      	ldr	r2, [r3, #16]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007854:	69b9      	ldr	r1, [r7, #24]
 8007856:	0148      	lsls	r0, r1, #5
 8007858:	69f9      	ldr	r1, [r7, #28]
 800785a:	4401      	add	r1, r0
 800785c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007860:	4313      	orrs	r3, r2
 8007862:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d10d      	bne.n	8007886 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d009      	beq.n	8007886 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	68d9      	ldr	r1, [r3, #12]
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	015a      	lsls	r2, r3, #5
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	4413      	add	r3, r2
 800787e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007882:	460a      	mov	r2, r1
 8007884:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	791b      	ldrb	r3, [r3, #4]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d128      	bne.n	80078e0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800789a:	2b00      	cmp	r3, #0
 800789c:	d110      	bne.n	80078c0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	015a      	lsls	r2, r3, #5
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	69ba      	ldr	r2, [r7, #24]
 80078ae:	0151      	lsls	r1, r2, #5
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	440a      	add	r2, r1
 80078b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	e00f      	b.n	80078e0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69ba      	ldr	r2, [r7, #24]
 80078d0:	0151      	lsls	r1, r2, #5
 80078d2:	69fa      	ldr	r2, [r7, #28]
 80078d4:	440a      	add	r2, r1
 80078d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078de:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	015a      	lsls	r2, r3, #5
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	4413      	add	r3, r2
 80078e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	69ba      	ldr	r2, [r7, #24]
 80078f0:	0151      	lsls	r1, r2, #5
 80078f2:	69fa      	ldr	r2, [r7, #28]
 80078f4:	440a      	add	r2, r1
 80078f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3720      	adds	r7, #32
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	1ff80000 	.word	0x1ff80000

08007910 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800791a:	2300      	movs	r3, #0
 800791c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	785b      	ldrb	r3, [r3, #1]
 800792a:	2b01      	cmp	r3, #1
 800792c:	d14a      	bne.n	80079c4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	015a      	lsls	r2, r3, #5
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	4413      	add	r3, r2
 8007938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007942:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007946:	f040 8086 	bne.w	8007a56 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	7812      	ldrb	r2, [r2, #0]
 800795e:	0151      	lsls	r1, r2, #5
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	440a      	add	r2, r1
 8007964:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007968:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800796c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	7812      	ldrb	r2, [r2, #0]
 8007982:	0151      	lsls	r1, r2, #5
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	440a      	add	r2, r1
 8007988:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800798c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007990:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	3301      	adds	r3, #1
 8007996:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800799e:	4293      	cmp	r3, r2
 80079a0:	d902      	bls.n	80079a8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	75fb      	strb	r3, [r7, #23]
          break;
 80079a6:	e056      	b.n	8007a56 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	015a      	lsls	r2, r3, #5
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079c0:	d0e7      	beq.n	8007992 <USB_EPStopXfer+0x82>
 80079c2:	e048      	b.n	8007a56 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079dc:	d13b      	bne.n	8007a56 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	015a      	lsls	r2, r3, #5
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	4413      	add	r3, r2
 80079e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	7812      	ldrb	r2, [r2, #0]
 80079f2:	0151      	lsls	r1, r2, #5
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	440a      	add	r2, r1
 80079f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a00:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	015a      	lsls	r2, r3, #5
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	7812      	ldrb	r2, [r2, #0]
 8007a16:	0151      	lsls	r1, r2, #5
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	440a      	add	r2, r1
 8007a1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d902      	bls.n	8007a3c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	75fb      	strb	r3, [r7, #23]
          break;
 8007a3a:	e00c      	b.n	8007a56 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a54:	d0e7      	beq.n	8007a26 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	371c      	adds	r7, #28
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b089      	sub	sp, #36	@ 0x24
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	4611      	mov	r1, r2
 8007a70:	461a      	mov	r2, r3
 8007a72:	460b      	mov	r3, r1
 8007a74:	71fb      	strb	r3, [r7, #7]
 8007a76:	4613      	mov	r3, r2
 8007a78:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007a82:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d123      	bne.n	8007ad2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a8a:	88bb      	ldrh	r3, [r7, #4]
 8007a8c:	3303      	adds	r3, #3
 8007a8e:	089b      	lsrs	r3, r3, #2
 8007a90:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a92:	2300      	movs	r3, #0
 8007a94:	61bb      	str	r3, [r7, #24]
 8007a96:	e018      	b.n	8007aca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a98:	79fb      	ldrb	r3, [r7, #7]
 8007a9a:	031a      	lsls	r2, r3, #12
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	69fb      	ldr	r3, [r7, #28]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	3301      	adds	r3, #1
 8007abc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	61bb      	str	r3, [r7, #24]
 8007aca:	69ba      	ldr	r2, [r7, #24]
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d3e2      	bcc.n	8007a98 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3724      	adds	r7, #36	@ 0x24
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b08b      	sub	sp, #44	@ 0x2c
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	4613      	mov	r3, r2
 8007aec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007af6:	88fb      	ldrh	r3, [r7, #6]
 8007af8:	089b      	lsrs	r3, r3, #2
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007afe:	88fb      	ldrh	r3, [r7, #6]
 8007b00:	f003 0303 	and.w	r3, r3, #3
 8007b04:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b06:	2300      	movs	r3, #0
 8007b08:	623b      	str	r3, [r7, #32]
 8007b0a:	e014      	b.n	8007b36 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b16:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b20:	3301      	adds	r3, #1
 8007b22:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b26:	3301      	adds	r3, #1
 8007b28:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007b30:	6a3b      	ldr	r3, [r7, #32]
 8007b32:	3301      	adds	r3, #1
 8007b34:	623b      	str	r3, [r7, #32]
 8007b36:	6a3a      	ldr	r2, [r7, #32]
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d3e6      	bcc.n	8007b0c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007b3e:	8bfb      	ldrh	r3, [r7, #30]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d01e      	beq.n	8007b82 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b44:	2300      	movs	r3, #0
 8007b46:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b4e:	461a      	mov	r2, r3
 8007b50:	f107 0310 	add.w	r3, r7, #16
 8007b54:	6812      	ldr	r2, [r2, #0]
 8007b56:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007b58:	693a      	ldr	r2, [r7, #16]
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	fa22 f303 	lsr.w	r3, r2, r3
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	701a      	strb	r2, [r3, #0]
      i++;
 8007b6a:	6a3b      	ldr	r3, [r7, #32]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	3301      	adds	r3, #1
 8007b74:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007b76:	8bfb      	ldrh	r3, [r7, #30]
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007b7c:	8bfb      	ldrh	r3, [r7, #30]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1ea      	bne.n	8007b58 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	372c      	adds	r7, #44	@ 0x2c
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	785b      	ldrb	r3, [r3, #1]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d12c      	bne.n	8007c06 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	015a      	lsls	r2, r3, #5
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	db12      	blt.n	8007be4 <USB_EPSetStall+0x54>
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00f      	beq.n	8007be4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	0151      	lsls	r1, r2, #5
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	440a      	add	r2, r1
 8007bda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bde:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007be2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	015a      	lsls	r2, r3, #5
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4413      	add	r3, r2
 8007bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	0151      	lsls	r1, r2, #5
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	440a      	add	r2, r1
 8007bfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c02:	6013      	str	r3, [r2, #0]
 8007c04:	e02b      	b.n	8007c5e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	015a      	lsls	r2, r3, #5
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	db12      	blt.n	8007c3e <USB_EPSetStall+0xae>
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00f      	beq.n	8007c3e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	015a      	lsls	r2, r3, #5
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	4413      	add	r3, r2
 8007c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68ba      	ldr	r2, [r7, #8]
 8007c2e:	0151      	lsls	r1, r2, #5
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	440a      	add	r2, r1
 8007c34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c3c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	015a      	lsls	r2, r3, #5
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	0151      	lsls	r1, r2, #5
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	440a      	add	r2, r1
 8007c54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c5c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b085      	sub	sp, #20
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	785b      	ldrb	r3, [r3, #1]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d128      	bne.n	8007cda <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	0151      	lsls	r1, r2, #5
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	440a      	add	r2, r1
 8007c9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ca6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	791b      	ldrb	r3, [r3, #4]
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d003      	beq.n	8007cb8 <USB_EPClearStall+0x4c>
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	791b      	ldrb	r3, [r3, #4]
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d138      	bne.n	8007d2a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	015a      	lsls	r2, r3, #5
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68ba      	ldr	r2, [r7, #8]
 8007cc8:	0151      	lsls	r1, r2, #5
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	440a      	add	r2, r1
 8007cce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cd6:	6013      	str	r3, [r2, #0]
 8007cd8:	e027      	b.n	8007d2a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	015a      	lsls	r2, r3, #5
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68ba      	ldr	r2, [r7, #8]
 8007cea:	0151      	lsls	r1, r2, #5
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	440a      	add	r2, r1
 8007cf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cf4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007cf8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	791b      	ldrb	r3, [r3, #4]
 8007cfe:	2b03      	cmp	r3, #3
 8007d00:	d003      	beq.n	8007d0a <USB_EPClearStall+0x9e>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	791b      	ldrb	r3, [r3, #4]
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d10f      	bne.n	8007d2a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	015a      	lsls	r2, r3, #5
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	4413      	add	r3, r2
 8007d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	0151      	lsls	r1, r2, #5
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	440a      	add	r2, r1
 8007d20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d28:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d56:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007d5a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	78fb      	ldrb	r3, [r7, #3]
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007d6c:	68f9      	ldr	r1, [r7, #12]
 8007d6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d72:	4313      	orrs	r3, r2
 8007d74:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3714      	adds	r7, #20
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d9e:	f023 0303 	bic.w	r3, r3, #3
 8007da2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007db2:	f023 0302 	bic.w	r3, r3, #2
 8007db6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr

08007dc6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b085      	sub	sp, #20
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007de0:	f023 0303 	bic.w	r3, r3, #3
 8007de4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007df4:	f043 0302 	orr.w	r3, r3, #2
 8007df8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3714      	adds	r7, #20
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	699b      	ldr	r3, [r3, #24]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007e20:	68fb      	ldr	r3, [r7, #12]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3714      	adds	r7, #20
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr

08007e2e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e2e:	b480      	push	{r7}
 8007e30:	b085      	sub	sp, #20
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	68ba      	ldr	r2, [r7, #8]
 8007e4e:	4013      	ands	r3, r2
 8007e50:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	0c1b      	lsrs	r3, r3, #16
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr

08007e62 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e62:	b480      	push	{r7}
 8007e64:	b085      	sub	sp, #20
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e7e:	69db      	ldr	r3, [r3, #28]
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	4013      	ands	r3, r2
 8007e84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	b29b      	uxth	r3, r3
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3714      	adds	r7, #20
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b085      	sub	sp, #20
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007ea6:	78fb      	ldrb	r3, [r7, #3]
 8007ea8:	015a      	lsls	r2, r3, #5
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	4413      	add	r3, r2
 8007eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ebc:	695b      	ldr	r3, [r3, #20]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3714      	adds	r7, #20
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b087      	sub	sp, #28
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	460b      	mov	r3, r1
 8007edc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007ef6:	78fb      	ldrb	r3, [r7, #3]
 8007ef8:	f003 030f 	and.w	r3, r3, #15
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	fa22 f303 	lsr.w	r3, r2, r3
 8007f02:	01db      	lsls	r3, r3, #7
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007f0c:	78fb      	ldrb	r3, [r7, #3]
 8007f0e:	015a      	lsls	r2, r3, #5
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	4413      	add	r3, r2
 8007f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	693a      	ldr	r2, [r7, #16]
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f20:	68bb      	ldr	r3, [r7, #8]
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	695b      	ldr	r3, [r3, #20]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	370c      	adds	r7, #12
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b085      	sub	sp, #20
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f64:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007f68:	f023 0307 	bic.w	r3, r3, #7
 8007f6c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f80:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3714      	adds	r7, #20
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	460b      	mov	r3, r1
 8007f9a:	607a      	str	r2, [r7, #4]
 8007f9c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	333c      	adds	r3, #60	@ 0x3c
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	4a26      	ldr	r2, [pc, #152]	@ (8008048 <USB_EP0_OutStart+0xb8>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d90a      	bls.n	8007fca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fc4:	d101      	bne.n	8007fca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	e037      	b.n	800803a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	697a      	ldr	r2, [r7, #20]
 8007fe0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fe4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007fe8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ff8:	f043 0318 	orr.w	r3, r3, #24
 8007ffc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	697a      	ldr	r2, [r7, #20]
 8008008:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800800c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008010:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008012:	7afb      	ldrb	r3, [r7, #11]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d10f      	bne.n	8008038 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800801e:	461a      	mov	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008032:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008036:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	371c      	adds	r7, #28
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	4f54300a 	.word	0x4f54300a

0800804c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800804c:	b480      	push	{r7}
 800804e:	b085      	sub	sp, #20
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	3301      	adds	r3, #1
 800805c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008064:	d901      	bls.n	800806a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008066:	2303      	movs	r3, #3
 8008068:	e022      	b.n	80080b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	daf2      	bge.n	8008058 <USB_CoreReset+0xc>

  count = 10U;
 8008072:	230a      	movs	r3, #10
 8008074:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008076:	e002      	b.n	800807e <USB_CoreReset+0x32>
  {
    count--;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	3b01      	subs	r3, #1
 800807c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1f9      	bne.n	8008078 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	f043 0201 	orr.w	r2, r3, #1
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	3301      	adds	r3, #1
 8008094:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800809c:	d901      	bls.n	80080a2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800809e:	2303      	movs	r3, #3
 80080a0:	e006      	b.n	80080b0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d0f0      	beq.n	8008090 <USB_CoreReset+0x44>

  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3714      	adds	r7, #20
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	460b      	mov	r3, r1
 80080c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 80080c8:	201c      	movs	r0, #28
 80080ca:	f002 fb2d 	bl	800a728 <USBD_static_malloc>
 80080ce:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d109      	bne.n	80080ea <USBD_CUSTOM_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	32b0      	adds	r2, #176	@ 0xb0
 80080e0:	2100      	movs	r1, #0
 80080e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80080e6:	2302      	movs	r3, #2
 80080e8:	e08a      	b.n	8008200 <USBD_CUSTOM_HID_Init+0x144>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	32b0      	adds	r2, #176	@ 0xb0
 80080f4:	68f9      	ldr	r1, [r7, #12]
 80080f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	32b0      	adds	r2, #176	@ 0xb0
 8008104:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	7c1b      	ldrb	r3, [r3, #16]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d11b      	bne.n	800814e <USBD_CUSTOM_HID_Init+0x92>
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8008116:	4b3c      	ldr	r3, [pc, #240]	@ (8008208 <USBD_CUSTOM_HID_Init+0x14c>)
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	f003 020f 	and.w	r2, r3, #15
 800811e:	6879      	ldr	r1, [r7, #4]
 8008120:	4613      	mov	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	440b      	add	r3, r1
 800812a:	331c      	adds	r3, #28
 800812c:	2205      	movs	r2, #5
 800812e:	601a      	str	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8008130:	4b36      	ldr	r3, [pc, #216]	@ (800820c <USBD_CUSTOM_HID_Init+0x150>)
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	f003 020f 	and.w	r2, r3, #15
 8008138:	6879      	ldr	r1, [r7, #4]
 800813a:	4613      	mov	r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	4413      	add	r3, r2
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	440b      	add	r3, r1
 8008144:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8008148:	2205      	movs	r2, #5
 800814a:	601a      	str	r2, [r3, #0]
 800814c:	e01a      	b.n	8008184 <USBD_CUSTOM_HID_Init+0xc8>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800814e:	4b2e      	ldr	r3, [pc, #184]	@ (8008208 <USBD_CUSTOM_HID_Init+0x14c>)
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	f003 020f 	and.w	r2, r3, #15
 8008156:	6879      	ldr	r1, [r7, #4]
 8008158:	4613      	mov	r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	440b      	add	r3, r1
 8008162:	331c      	adds	r3, #28
 8008164:	2205      	movs	r2, #5
 8008166:	601a      	str	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 8008168:	4b28      	ldr	r3, [pc, #160]	@ (800820c <USBD_CUSTOM_HID_Init+0x150>)
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	f003 020f 	and.w	r2, r3, #15
 8008170:	6879      	ldr	r1, [r7, #4]
 8008172:	4613      	mov	r3, r2
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	4413      	add	r3, r2
 8008178:	009b      	lsls	r3, r3, #2
 800817a:	440b      	add	r3, r1
 800817c:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8008180:	2205      	movs	r2, #5
 8008182:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDInEpAdd, USBD_EP_TYPE_INTR,
 8008184:	4b20      	ldr	r3, [pc, #128]	@ (8008208 <USBD_CUSTOM_HID_Init+0x14c>)
 8008186:	7819      	ldrb	r1, [r3, #0]
 8008188:	2302      	movs	r3, #2
 800818a:	2203      	movs	r2, #3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f002 f9ba 	bl	800a506 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 1U;
 8008192:	4b1d      	ldr	r3, [pc, #116]	@ (8008208 <USBD_CUSTOM_HID_Init+0x14c>)
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	f003 020f 	and.w	r2, r3, #15
 800819a:	6879      	ldr	r1, [r7, #4]
 800819c:	4613      	mov	r3, r2
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	4413      	add	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	440b      	add	r3, r1
 80081a6:	3323      	adds	r3, #35	@ 0x23
 80081a8:	2201      	movs	r2, #1
 80081aa:	701a      	strb	r2, [r3, #0]
  {
    return (uint8_t)USBD_FAIL;
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDOutEpAdd, USBD_EP_TYPE_INTR,
 80081ac:	4b17      	ldr	r3, [pc, #92]	@ (800820c <USBD_CUSTOM_HID_Init+0x150>)
 80081ae:	7819      	ldrb	r1, [r3, #0]
 80081b0:	2302      	movs	r3, #2
 80081b2:	2203      	movs	r2, #3
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f002 f9a6 	bl	800a506 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 1U;
 80081ba:	4b14      	ldr	r3, [pc, #80]	@ (800820c <USBD_CUSTOM_HID_Init+0x150>)
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	f003 020f 	and.w	r2, r3, #15
 80081c2:	6879      	ldr	r1, [r7, #4]
 80081c4:	4613      	mov	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	440b      	add	r3, r1
 80081ce:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80081d2:	2201      	movs	r2, #1
 80081d4:	701a      	strb	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	761a      	strb	r2, [r3, #24]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	33b0      	adds	r3, #176	@ 0xb0
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	4798      	blx	r3

#ifndef USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED
  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 80081f0:	4b06      	ldr	r3, [pc, #24]	@ (800820c <USBD_CUSTOM_HID_Init+0x150>)
 80081f2:	7819      	ldrb	r1, [r3, #0]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	2306      	movs	r3, #6
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f002 fa73 	bl	800a6e4 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
#endif /* USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED */

  return (uint8_t)USBD_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3710      	adds	r7, #16
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	20000086 	.word	0x20000086
 800820c:	20000087 	.word	0x20000087

08008210 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	460b      	mov	r3, r1
 800821a:	70fb      	strb	r3, [r7, #3]
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDInEpAdd);
 800821c:	4b37      	ldr	r3, [pc, #220]	@ (80082fc <USBD_CUSTOM_HID_DeInit+0xec>)
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	4619      	mov	r1, r3
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f002 f995 	bl	800a552 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 0U;
 8008228:	4b34      	ldr	r3, [pc, #208]	@ (80082fc <USBD_CUSTOM_HID_DeInit+0xec>)
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	f003 020f 	and.w	r2, r3, #15
 8008230:	6879      	ldr	r1, [r7, #4]
 8008232:	4613      	mov	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	440b      	add	r3, r1
 800823c:	3323      	adds	r3, #35	@ 0x23
 800823e:	2200      	movs	r2, #0
 8008240:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = 0U;
 8008242:	4b2e      	ldr	r3, [pc, #184]	@ (80082fc <USBD_CUSTOM_HID_DeInit+0xec>)
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	f003 020f 	and.w	r2, r3, #15
 800824a:	6879      	ldr	r1, [r7, #4]
 800824c:	4613      	mov	r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	440b      	add	r3, r1
 8008256:	331c      	adds	r3, #28
 8008258:	2200      	movs	r2, #0
 800825a:	601a      	str	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDOutEpAdd);
 800825c:	4b28      	ldr	r3, [pc, #160]	@ (8008300 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	4619      	mov	r1, r3
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f002 f975 	bl	800a552 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 0U;
 8008268:	4b25      	ldr	r3, [pc, #148]	@ (8008300 <USBD_CUSTOM_HID_DeInit+0xf0>)
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	f003 020f 	and.w	r2, r3, #15
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008280:	2200      	movs	r2, #0
 8008282:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = 0U;
 8008284:	4b1e      	ldr	r3, [pc, #120]	@ (8008300 <USBD_CUSTOM_HID_DeInit+0xf0>)
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	f003 020f 	and.w	r2, r3, #15
 800828c:	6879      	ldr	r1, [r7, #4]
 800828e:	4613      	mov	r3, r2
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	440b      	add	r3, r1
 8008298:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800829c:	2200      	movs	r2, #0
 800829e:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	32b0      	adds	r2, #176	@ 0xb0
 80082aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d01f      	beq.n	80082f2 <USBD_CUSTOM_HID_DeInit+0xe2>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	33b0      	adds	r3, #176	@ 0xb0
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	4413      	add	r3, r2
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	4798      	blx	r3
    USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	32b0      	adds	r2, #176	@ 0xb0
 80082d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082d4:	4618      	mov	r0, r3
 80082d6:	f002 fa35 	bl	800a744 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	32b0      	adds	r2, #176	@ 0xb0
 80082e4:	2100      	movs	r1, #0
 80082e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3708      	adds	r7, #8
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	20000086 	.word	0x20000086
 8008300:	20000087 	.word	0x20000087

08008304 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b088      	sub	sp, #32
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	32b0      	adds	r2, #176	@ 0xb0
 8008318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800831c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	83fb      	strh	r3, [r7, #30]
#ifdef USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED
  uint16_t ReportLength = 0U;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */
  uint8_t  *pbuf = NULL;
 8008322:	2300      	movs	r3, #0
 8008324:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <USBD_CUSTOM_HID_Setup+0x34>
  {
    return (uint8_t)USBD_FAIL;
 8008334:	2303      	movs	r3, #3
 8008336:	e108      	b.n	800854a <USBD_CUSTOM_HID_Setup+0x246>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008340:	2b00      	cmp	r3, #0
 8008342:	d05c      	beq.n	80083fe <USBD_CUSTOM_HID_Setup+0xfa>
 8008344:	2b20      	cmp	r3, #32
 8008346:	f040 80f8 	bne.w	800853a <USBD_CUSTOM_HID_Setup+0x236>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	785b      	ldrb	r3, [r3, #1]
 800834e:	3b02      	subs	r3, #2
 8008350:	2b09      	cmp	r3, #9
 8008352:	d84c      	bhi.n	80083ee <USBD_CUSTOM_HID_Setup+0xea>
 8008354:	a201      	add	r2, pc, #4	@ (adr r2, 800835c <USBD_CUSTOM_HID_Setup+0x58>)
 8008356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835a:	bf00      	nop
 800835c:	080083b5 	.word	0x080083b5
 8008360:	08008393 	.word	0x08008393
 8008364:	080083ef 	.word	0x080083ef
 8008368:	080083ef 	.word	0x080083ef
 800836c:	080083ef 	.word	0x080083ef
 8008370:	080083ef 	.word	0x080083ef
 8008374:	080083ef 	.word	0x080083ef
 8008378:	080083c5 	.word	0x080083c5
 800837c:	080083a3 	.word	0x080083a3
 8008380:	08008385 	.word	0x08008385
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	885b      	ldrh	r3, [r3, #2]
 8008388:	b2db      	uxtb	r3, r3
 800838a:	461a      	mov	r2, r3
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	609a      	str	r2, [r3, #8]
          break;
 8008390:	e034      	b.n	80083fc <USBD_CUSTOM_HID_Setup+0xf8>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	3308      	adds	r3, #8
 8008396:	2201      	movs	r2, #1
 8008398:	4619      	mov	r1, r3
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 fcf6 	bl	8009d8c <USBD_CtlSendData>
          break;
 80083a0:	e02c      	b.n	80083fc <USBD_CUSTOM_HID_Setup+0xf8>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	885b      	ldrh	r3, [r3, #2]
 80083a6:	0a1b      	lsrs	r3, r3, #8
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	461a      	mov	r2, r3
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	60da      	str	r2, [r3, #12]
          break;
 80083b2:	e023      	b.n	80083fc <USBD_CUSTOM_HID_Setup+0xf8>

        case CUSTOM_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	330c      	adds	r3, #12
 80083b8:	2201      	movs	r2, #1
 80083ba:	4619      	mov	r1, r3
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f001 fce5 	bl	8009d8c <USBD_CtlSendData>
          break;
 80083c2:	e01b      	b.n	80083fc <USBD_CUSTOM_HID_Setup+0xf8>
                                                                                            req->wLength);
          }
#endif /* USBD_CUSTOMHID_CTRL_REQ_COMPLETE_CALLBACK_ENABLED */
#ifndef USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED

          if (req->wLength > USBD_CUSTOMHID_OUTREPORT_BUF_SIZE)
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	88db      	ldrh	r3, [r3, #6]
 80083c8:	2b06      	cmp	r3, #6
 80083ca:	d905      	bls.n	80083d8 <USBD_CUSTOM_HID_Setup+0xd4>
          {
            /* Stall EP0 */
            USBD_CtlError(pdev, req);
 80083cc:	6839      	ldr	r1, [r7, #0]
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f001 fc5f 	bl	8009c92 <USBD_CtlError>
            return USBD_FAIL;
 80083d4:	2303      	movs	r3, #3
 80083d6:	e0b8      	b.n	800854a <USBD_CUSTOM_HID_Setup+0x246>
          }

          hhid->IsReportAvailable = 1U;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2201      	movs	r2, #1
 80083dc:	615a      	str	r2, [r3, #20]

          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 80083de:	6939      	ldr	r1, [r7, #16]
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	88db      	ldrh	r3, [r3, #6]
 80083e4:	461a      	mov	r2, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f001 fcff 	bl	8009dea <USBD_CtlPrepareRx>
#endif /* USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED */
          break;
 80083ec:	e006      	b.n	80083fc <USBD_CUSTOM_HID_Setup+0xf8>
          }
          break;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */

        default:
          USBD_CtlError(pdev, req);
 80083ee:	6839      	ldr	r1, [r7, #0]
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f001 fc4e 	bl	8009c92 <USBD_CtlError>
          ret = USBD_FAIL;
 80083f6:	2303      	movs	r3, #3
 80083f8:	75fb      	strb	r3, [r7, #23]
          break;
 80083fa:	bf00      	nop
      }
      break;
 80083fc:	e0a4      	b.n	8008548 <USBD_CUSTOM_HID_Setup+0x244>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	785b      	ldrb	r3, [r3, #1]
 8008402:	2b0b      	cmp	r3, #11
 8008404:	f200 8090 	bhi.w	8008528 <USBD_CUSTOM_HID_Setup+0x224>
 8008408:	a201      	add	r2, pc, #4	@ (adr r2, 8008410 <USBD_CUSTOM_HID_Setup+0x10c>)
 800840a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840e:	bf00      	nop
 8008410:	08008441 	.word	0x08008441
 8008414:	08008537 	.word	0x08008537
 8008418:	08008529 	.word	0x08008529
 800841c:	08008529 	.word	0x08008529
 8008420:	08008529 	.word	0x08008529
 8008424:	08008529 	.word	0x08008529
 8008428:	0800846b 	.word	0x0800846b
 800842c:	08008529 	.word	0x08008529
 8008430:	08008529 	.word	0x08008529
 8008434:	08008529 	.word	0x08008529
 8008438:	080084d7 	.word	0x080084d7
 800843c:	08008501 	.word	0x08008501
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008446:	b2db      	uxtb	r3, r3
 8008448:	2b03      	cmp	r3, #3
 800844a:	d107      	bne.n	800845c <USBD_CUSTOM_HID_Setup+0x158>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800844c:	f107 030e 	add.w	r3, r7, #14
 8008450:	2202      	movs	r2, #2
 8008452:	4619      	mov	r1, r3
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f001 fc99 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800845a:	e06d      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>
            USBD_CtlError(pdev, req);
 800845c:	6839      	ldr	r1, [r7, #0]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f001 fc17 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 8008464:	2303      	movs	r3, #3
 8008466:	75fb      	strb	r3, [r7, #23]
          break;
 8008468:	e066      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	885b      	ldrh	r3, [r3, #2]
 800846e:	0a1b      	lsrs	r3, r3, #8
 8008470:	b29b      	uxth	r3, r3
 8008472:	2b22      	cmp	r3, #34	@ 0x22
 8008474:	d110      	bne.n	8008498 <USBD_CUSTOM_HID_Setup+0x194>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	88db      	ldrh	r3, [r3, #6]
 800847a:	2b27      	cmp	r3, #39	@ 0x27
 800847c:	bf28      	it	cs
 800847e:	2327      	movcs	r3, #39	@ 0x27
 8008480:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->pReport;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	33b0      	adds	r3, #176	@ 0xb0
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	61bb      	str	r3, [r7, #24]
 8008496:	e00d      	b.n	80084b4 <USBD_CUSTOM_HID_Setup+0x1b0>
          }
          else
          {
            if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	885b      	ldrh	r3, [r3, #2]
 800849c:	0a1b      	lsrs	r3, r3, #8
 800849e:	b29b      	uxth	r3, r3
 80084a0:	2b21      	cmp	r3, #33	@ 0x21
 80084a2:	d107      	bne.n	80084b4 <USBD_CUSTOM_HID_Setup+0x1b0>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 80084a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008554 <USBD_CUSTOM_HID_Setup+0x250>)
 80084a6:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	88db      	ldrh	r3, [r3, #6]
 80084ac:	2b09      	cmp	r3, #9
 80084ae:	bf28      	it	cs
 80084b0:	2309      	movcs	r3, #9
 80084b2:	83fb      	strh	r3, [r7, #30]
            }
          }

          if (pbuf != NULL)
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d006      	beq.n	80084c8 <USBD_CUSTOM_HID_Setup+0x1c4>
          {
            (void)USBD_CtlSendData(pdev, pbuf, len);
 80084ba:	8bfb      	ldrh	r3, [r7, #30]
 80084bc:	461a      	mov	r2, r3
 80084be:	69b9      	ldr	r1, [r7, #24]
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 fc63 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80084c6:	e037      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>
            USBD_CtlError(pdev, req);
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f001 fbe1 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 80084d0:	2303      	movs	r3, #3
 80084d2:	75fb      	strb	r3, [r7, #23]
          break;
 80084d4:	e030      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b03      	cmp	r3, #3
 80084e0:	d107      	bne.n	80084f2 <USBD_CUSTOM_HID_Setup+0x1ee>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	3310      	adds	r3, #16
 80084e6:	2201      	movs	r2, #1
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f001 fc4e 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80084f0:	e022      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>
            USBD_CtlError(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f001 fbcc 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 80084fa:	2303      	movs	r3, #3
 80084fc:	75fb      	strb	r3, [r7, #23]
          break;
 80084fe:	e01b      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008506:	b2db      	uxtb	r3, r3
 8008508:	2b03      	cmp	r3, #3
 800850a:	d106      	bne.n	800851a <USBD_CUSTOM_HID_Setup+0x216>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	885b      	ldrh	r3, [r3, #2]
 8008510:	b2db      	uxtb	r3, r3
 8008512:	461a      	mov	r2, r3
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	611a      	str	r2, [r3, #16]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008518:	e00e      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>
            USBD_CtlError(pdev, req);
 800851a:	6839      	ldr	r1, [r7, #0]
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 fbb8 	bl	8009c92 <USBD_CtlError>
            ret = USBD_FAIL;
 8008522:	2303      	movs	r3, #3
 8008524:	75fb      	strb	r3, [r7, #23]
          break;
 8008526:	e007      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008528:	6839      	ldr	r1, [r7, #0]
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f001 fbb1 	bl	8009c92 <USBD_CtlError>
          ret = USBD_FAIL;
 8008530:	2303      	movs	r3, #3
 8008532:	75fb      	strb	r3, [r7, #23]
          break;
 8008534:	e000      	b.n	8008538 <USBD_CUSTOM_HID_Setup+0x234>
          break;
 8008536:	bf00      	nop
      }
      break;
 8008538:	e006      	b.n	8008548 <USBD_CUSTOM_HID_Setup+0x244>

    default:
      USBD_CtlError(pdev, req);
 800853a:	6839      	ldr	r1, [r7, #0]
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f001 fba8 	bl	8009c92 <USBD_CtlError>
      ret = USBD_FAIL;
 8008542:	2303      	movs	r3, #3
 8008544:	75fb      	strb	r3, [r7, #23]
      break;
 8008546:	bf00      	nop
  }
  return (uint8_t)ret;
 8008548:	7dfb      	ldrb	r3, [r7, #23]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3720      	adds	r7, #32
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	20000070 	.word	0x20000070

08008558 <USBD_CUSTOM_HID_SendReport>:
{
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b086      	sub	sp, #24
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	4613      	mov	r3, r2
 8008564:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	32b0      	adds	r2, #176	@ 0xb0
 8008570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008574:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d101      	bne.n	8008580 <USBD_CUSTOM_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800857c:	2303      	movs	r3, #3
 800857e:	e017      	b.n	80085b0 <USBD_CUSTOM_HID_SendReport+0x58>
#ifdef USE_USBD_COMPOSITE
  /* Get Endpoint IN address allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b03      	cmp	r3, #3
 800858a:	d110      	bne.n	80085ae <USBD_CUSTOM_HID_SendReport+0x56>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	7e1b      	ldrb	r3, [r3, #24]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10a      	bne.n	80085aa <USBD_CUSTOM_HID_SendReport+0x52>
    {
      hhid->state = CUSTOM_HID_BUSY;
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	2201      	movs	r2, #1
 8008598:	761a      	strb	r2, [r3, #24]
      (void)USBD_LL_Transmit(pdev, CUSTOMHIDInEpAdd, report, len);
 800859a:	4b07      	ldr	r3, [pc, #28]	@ (80085b8 <USBD_CUSTOM_HID_SendReport+0x60>)
 800859c:	7819      	ldrb	r1, [r3, #0]
 800859e:	88fb      	ldrh	r3, [r7, #6]
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f002 f87d 	bl	800a6a2 <USBD_LL_Transmit>
 80085a8:	e001      	b.n	80085ae <USBD_CUSTOM_HID_SendReport+0x56>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e000      	b.n	80085b0 <USBD_CUSTOM_HID_SendReport+0x58>
    }
  }
  return (uint8_t)USBD_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3718      	adds	r7, #24
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	20000086 	.word	0x20000086

080085bc <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 80085c4:	2181      	movs	r1, #129	@ 0x81
 80085c6:	4815      	ldr	r0, [pc, #84]	@ (800861c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 80085c8:	f000 fd2a 	bl	8009020 <USBD_GetEpDesc>
 80085cc:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 80085ce:	2101      	movs	r1, #1
 80085d0:	4812      	ldr	r0, [pc, #72]	@ (800861c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 80085d2:	f000 fd25 	bl	8009020 <USBD_GetEpDesc>
 80085d6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d009      	beq.n	80085f2 <USBD_CUSTOM_HID_GetFSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f042 0202 	orr.w	r2, r2, #2
 80085e6:	711a      	strb	r2, [r3, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2205      	movs	r2, #5
 80085f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d009      	beq.n	800860c <USBD_CUSTOM_HID_GetFSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f042 0202 	orr.w	r2, r2, #2
 8008600:	711a      	strb	r2, [r3, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	2205      	movs	r2, #5
 800860a:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2229      	movs	r2, #41	@ 0x29
 8008610:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 8008612:	4b02      	ldr	r3, [pc, #8]	@ (800861c <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000044 	.word	0x20000044

08008620 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8008628:	2181      	movs	r1, #129	@ 0x81
 800862a:	4815      	ldr	r0, [pc, #84]	@ (8008680 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 800862c:	f000 fcf8 	bl	8009020 <USBD_GetEpDesc>
 8008630:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8008632:	2101      	movs	r1, #1
 8008634:	4812      	ldr	r0, [pc, #72]	@ (8008680 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 8008636:	f000 fcf3 	bl	8009020 <USBD_GetEpDesc>
 800863a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d009      	beq.n	8008656 <USBD_CUSTOM_HID_GetHSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	f042 0202 	orr.w	r2, r2, #2
 800864a:	711a      	strb	r2, [r3, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2205      	movs	r2, #5
 8008654:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d009      	beq.n	8008670 <USBD_CUSTOM_HID_GetHSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2200      	movs	r2, #0
 8008660:	f042 0202 	orr.w	r2, r2, #2
 8008664:	711a      	strb	r2, [r3, #4]
 8008666:	2200      	movs	r2, #0
 8008668:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2205      	movs	r2, #5
 800866e:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2229      	movs	r2, #41	@ 0x29
 8008674:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 8008676:	4b02      	ldr	r3, [pc, #8]	@ (8008680 <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20000044 	.word	0x20000044

08008684 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 800868c:	2181      	movs	r1, #129	@ 0x81
 800868e:	4815      	ldr	r0, [pc, #84]	@ (80086e4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 8008690:	f000 fcc6 	bl	8009020 <USBD_GetEpDesc>
 8008694:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8008696:	2101      	movs	r1, #1
 8008698:	4812      	ldr	r0, [pc, #72]	@ (80086e4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 800869a:	f000 fcc1 	bl	8009020 <USBD_GetEpDesc>
 800869e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d009      	beq.n	80086ba <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f042 0202 	orr.w	r2, r2, #2
 80086ae:	711a      	strb	r2, [r3, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2205      	movs	r2, #5
 80086b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d009      	beq.n	80086d4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f042 0202 	orr.w	r2, r2, #2
 80086c8:	711a      	strb	r2, [r3, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	2205      	movs	r2, #5
 80086d2:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2229      	movs	r2, #41	@ 0x29
 80086d8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 80086da:	4b02      	ldr	r3, [pc, #8]	@ (80086e4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3710      	adds	r7, #16
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	20000044 	.word	0x20000044

080086e8 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	460b      	mov	r3, r1
 80086f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = CUSTOM_HID_IDLE;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	32b0      	adds	r2, #176	@ 0xb0
 80086fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008702:	2200      	movs	r2, #0
 8008704:	761a      	strb	r2, [r3, #24]

  return (uint8_t)USBD_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	32b0      	adds	r2, #176	@ 0xb0
 800872a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <USBD_CUSTOM_HID_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008732:	2303      	movs	r3, #3
 8008734:	e014      	b.n	8008760 <USBD_CUSTOM_HID_DataOut+0x4c>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	32b0      	adds	r2, #176	@ 0xb0
 8008740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008744:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */

#ifdef USBD_CUSTOMHID_REPORT_BUFFER_EVENT_ENABLED
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	33b0      	adds	r3, #176	@ 0xb0
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	4610      	mov	r0, r2
 800875c:	4798      	blx	r3
#else
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
                                                                           hhid->Report_buf[1]);
#endif /* USBD_CUSTOMHID_REPORT_BUFFER_EVENT_ENABLED */

  return (uint8_t)USBD_OK;
 800875e:	2300      	movs	r3, #0
}
 8008760:	4618      	mov	r0, r3
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	32b0      	adds	r2, #176	@ 0xb0
 800877a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d101      	bne.n	8008786 <USBD_CUSTOM_HID_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008782:	2303      	movs	r3, #3
 8008784:	e00f      	b.n	80087a6 <USBD_CUSTOM_HID_ReceivePacket+0x3e>
#ifdef USE_USBD_COMPOSITE
  /* Get OUT Endpoint address allocated for this class instance */
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	32b0      	adds	r2, #176	@ 0xb0
 8008790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008794:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 8008796:	4b06      	ldr	r3, [pc, #24]	@ (80087b0 <USBD_CUSTOM_HID_ReceivePacket+0x48>)
 8008798:	7819      	ldrb	r1, [r3, #0]
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	2306      	movs	r3, #6
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f001 ffa0 	bl	800a6e4 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	20000087 	.word	0x20000087

080087b4 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	32b0      	adds	r2, #176	@ 0xb0
 80087c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ca:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <USBD_CUSTOM_HID_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e013      	b.n	80087fe <USBD_CUSTOM_HID_EP0_RxReady+0x4a>
  }

  if (hhid->IsReportAvailable == 1U)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d10e      	bne.n	80087fc <USBD_CUSTOM_HID_EP0_RxReady+0x48>
  {
#ifdef USBD_CUSTOMHID_REPORT_BUFFER_EVENT_ENABLED
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	33b0      	adds	r3, #176	@ 0xb0
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	4610      	mov	r0, r2
 80087f4:	4798      	blx	r3
#else
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
                                                                             hhid->Report_buf[1]);
#endif /* USBD_CUSTOMHID_REPORT_BUFFER_EVENT_ENABLED */
    hhid->IsReportAvailable = 0U;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	615a      	str	r2, [r3, #20]
  }

  return (uint8_t)USBD_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
	...

08008808 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	220a      	movs	r2, #10
 8008814:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8008816:	4b03      	ldr	r3, [pc, #12]	@ (8008824 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 8008818:	4618      	mov	r0, r3
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr
 8008824:	2000007c 	.word	0x2000007c

08008828 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d101      	bne.n	800883c <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008838:	2303      	movs	r3, #3
 800883a:	e009      	b.n	8008850 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	33b0      	adds	r3, #176	@ 0xb0
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b086      	sub	sp, #24
 8008860:	af00      	add	r7, sp, #0
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	4613      	mov	r3, r2
 8008868:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d101      	bne.n	8008874 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008870:	2303      	movs	r3, #3
 8008872:	e01f      	b.n	80088b4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d003      	beq.n	800889a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2201      	movs	r2, #1
 800889e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	79fa      	ldrb	r2, [r7, #7]
 80088a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f001 fdc5 	bl	800a438 <USBD_LL_Init>
 80088ae:	4603      	mov	r3, r0
 80088b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80088b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3718      	adds	r7, #24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80088c6:	2300      	movs	r3, #0
 80088c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d101      	bne.n	80088d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80088d0:	2303      	movs	r3, #3
 80088d2:	e025      	b.n	8008920 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	683a      	ldr	r2, [r7, #0]
 80088d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	32ae      	adds	r2, #174	@ 0xae
 80088e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00f      	beq.n	8008910 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	32ae      	adds	r2, #174	@ 0xae
 80088fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008900:	f107 020e 	add.w	r2, r7, #14
 8008904:	4610      	mov	r0, r2
 8008906:	4798      	blx	r3
 8008908:	4602      	mov	r2, r0
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800891e:	2300      	movs	r3, #0
}
 8008920:	4618      	mov	r0, r3
 8008922:	3710      	adds	r7, #16
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}

08008928 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f001 fdcd 	bl	800a4d0 <USBD_LL_Start>
 8008936:	4603      	mov	r3, r0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3708      	adds	r7, #8
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008948:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800894a:	4618      	mov	r0, r3
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b084      	sub	sp, #16
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	460b      	mov	r3, r1
 8008960:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800896c:	2b00      	cmp	r3, #0
 800896e:	d009      	beq.n	8008984 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	78fa      	ldrb	r2, [r7, #3]
 800897a:	4611      	mov	r1, r2
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	4798      	blx	r3
 8008980:	4603      	mov	r3, r0
 8008982:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008984:	7bfb      	ldrb	r3, [r7, #15]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b084      	sub	sp, #16
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	460b      	mov	r3, r1
 8008998:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800899a:	2300      	movs	r3, #0
 800899c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	78fa      	ldrb	r2, [r7, #3]
 80089a8:	4611      	mov	r1, r2
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	4798      	blx	r3
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d001      	beq.n	80089b8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b084      	sub	sp, #16
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
 80089ca:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80089d2:	6839      	ldr	r1, [r7, #0]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f001 f922 	bl	8009c1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2201      	movs	r2, #1
 80089de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80089e8:	461a      	mov	r2, r3
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80089f6:	f003 031f 	and.w	r3, r3, #31
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d01a      	beq.n	8008a34 <USBD_LL_SetupStage+0x72>
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d822      	bhi.n	8008a48 <USBD_LL_SetupStage+0x86>
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d002      	beq.n	8008a0c <USBD_LL_SetupStage+0x4a>
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d00a      	beq.n	8008a20 <USBD_LL_SetupStage+0x5e>
 8008a0a:	e01d      	b.n	8008a48 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a12:	4619      	mov	r1, r3
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 fb77 	bl	8009108 <USBD_StdDevReq>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8008a1e:	e020      	b.n	8008a62 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fbdf 	bl	80091ec <USBD_StdItfReq>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	73fb      	strb	r3, [r7, #15]
      break;
 8008a32:	e016      	b.n	8008a62 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fc41 	bl	80092c4 <USBD_StdEPReq>
 8008a42:	4603      	mov	r3, r0
 8008a44:	73fb      	strb	r3, [r7, #15]
      break;
 8008a46:	e00c      	b.n	8008a62 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008a4e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f001 fd9a 	bl	800a590 <USBD_LL_StallEP>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a60:	bf00      	nop
  }

  return ret;
 8008a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3710      	adds	r7, #16
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b086      	sub	sp, #24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	460b      	mov	r3, r1
 8008a76:	607a      	str	r2, [r7, #4]
 8008a78:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008a7e:	7afb      	ldrb	r3, [r7, #11]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d177      	bne.n	8008b74 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008a8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008a92:	2b03      	cmp	r3, #3
 8008a94:	f040 80a1 	bne.w	8008bda <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	693a      	ldr	r2, [r7, #16]
 8008a9e:	8992      	ldrh	r2, [r2, #12]
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d91c      	bls.n	8008ade <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	8992      	ldrh	r2, [r2, #12]
 8008aac:	1a9a      	subs	r2, r3, r2
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	693a      	ldr	r2, [r7, #16]
 8008ab8:	8992      	ldrh	r2, [r2, #12]
 8008aba:	441a      	add	r2, r3
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	6919      	ldr	r1, [r3, #16]
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	899b      	ldrh	r3, [r3, #12]
 8008ac8:	461a      	mov	r2, r3
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	bf38      	it	cc
 8008ad2:	4613      	movcc	r3, r2
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	68f8      	ldr	r0, [r7, #12]
 8008ad8:	f001 f9a8 	bl	8009e2c <USBD_CtlContinueRx>
 8008adc:	e07d      	b.n	8008bda <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ae4:	f003 031f 	and.w	r3, r3, #31
 8008ae8:	2b02      	cmp	r3, #2
 8008aea:	d014      	beq.n	8008b16 <USBD_LL_DataOutStage+0xaa>
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d81d      	bhi.n	8008b2c <USBD_LL_DataOutStage+0xc0>
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d002      	beq.n	8008afa <USBD_LL_DataOutStage+0x8e>
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d003      	beq.n	8008b00 <USBD_LL_DataOutStage+0x94>
 8008af8:	e018      	b.n	8008b2c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008afa:	2300      	movs	r3, #0
 8008afc:	75bb      	strb	r3, [r7, #22]
            break;
 8008afe:	e018      	b.n	8008b32 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	4619      	mov	r1, r3
 8008b0a:	68f8      	ldr	r0, [r7, #12]
 8008b0c:	f000 fa6e 	bl	8008fec <USBD_CoreFindIF>
 8008b10:	4603      	mov	r3, r0
 8008b12:	75bb      	strb	r3, [r7, #22]
            break;
 8008b14:	e00d      	b.n	8008b32 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	4619      	mov	r1, r3
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f000 fa70 	bl	8009006 <USBD_CoreFindEP>
 8008b26:	4603      	mov	r3, r0
 8008b28:	75bb      	strb	r3, [r7, #22]
            break;
 8008b2a:	e002      	b.n	8008b32 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	75bb      	strb	r3, [r7, #22]
            break;
 8008b30:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008b32:	7dbb      	ldrb	r3, [r7, #22]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d119      	bne.n	8008b6c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	2b03      	cmp	r3, #3
 8008b42:	d113      	bne.n	8008b6c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008b44:	7dba      	ldrb	r2, [r7, #22]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	32ae      	adds	r2, #174	@ 0xae
 8008b4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d00b      	beq.n	8008b6c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008b54:	7dba      	ldrb	r2, [r7, #22]
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008b5c:	7dba      	ldrb	r2, [r7, #22]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	32ae      	adds	r2, #174	@ 0xae
 8008b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f001 f96e 	bl	8009e4e <USBD_CtlSendStatus>
 8008b72:	e032      	b.n	8008bda <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008b74:	7afb      	ldrb	r3, [r7, #11]
 8008b76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f000 fa41 	bl	8009006 <USBD_CoreFindEP>
 8008b84:	4603      	mov	r3, r0
 8008b86:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b88:	7dbb      	ldrb	r3, [r7, #22]
 8008b8a:	2bff      	cmp	r3, #255	@ 0xff
 8008b8c:	d025      	beq.n	8008bda <USBD_LL_DataOutStage+0x16e>
 8008b8e:	7dbb      	ldrb	r3, [r7, #22]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d122      	bne.n	8008bda <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	2b03      	cmp	r3, #3
 8008b9e:	d117      	bne.n	8008bd0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008ba0:	7dba      	ldrb	r2, [r7, #22]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	32ae      	adds	r2, #174	@ 0xae
 8008ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00f      	beq.n	8008bd0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008bb0:	7dba      	ldrb	r2, [r7, #22]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008bb8:	7dba      	ldrb	r2, [r7, #22]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	32ae      	adds	r2, #174	@ 0xae
 8008bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc2:	699b      	ldr	r3, [r3, #24]
 8008bc4:	7afa      	ldrb	r2, [r7, #11]
 8008bc6:	4611      	mov	r1, r2
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	4798      	blx	r3
 8008bcc:	4603      	mov	r3, r0
 8008bce:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008bd6:	7dfb      	ldrb	r3, [r7, #23]
 8008bd8:	e000      	b.n	8008bdc <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	460b      	mov	r3, r1
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008bf2:	7afb      	ldrb	r3, [r7, #11]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d178      	bne.n	8008cea <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	3314      	adds	r3, #20
 8008bfc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d163      	bne.n	8008cd0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	693a      	ldr	r2, [r7, #16]
 8008c0e:	8992      	ldrh	r2, [r2, #12]
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d91c      	bls.n	8008c4e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	8992      	ldrh	r2, [r2, #12]
 8008c1c:	1a9a      	subs	r2, r3, r2
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	693a      	ldr	r2, [r7, #16]
 8008c28:	8992      	ldrh	r2, [r2, #12]
 8008c2a:	441a      	add	r2, r3
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	6919      	ldr	r1, [r3, #16]
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	461a      	mov	r2, r3
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f001 f8c4 	bl	8009dc8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c40:	2300      	movs	r3, #0
 8008c42:	2200      	movs	r2, #0
 8008c44:	2100      	movs	r1, #0
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f001 fd4c 	bl	800a6e4 <USBD_LL_PrepareReceive>
 8008c4c:	e040      	b.n	8008cd0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	899b      	ldrh	r3, [r3, #12]
 8008c52:	461a      	mov	r2, r3
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d11c      	bne.n	8008c96 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d316      	bcc.n	8008c96 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d20f      	bcs.n	8008c96 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008c76:	2200      	movs	r2, #0
 8008c78:	2100      	movs	r1, #0
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f001 f8a4 	bl	8009dc8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c88:	2300      	movs	r3, #0
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	2100      	movs	r1, #0
 8008c8e:	68f8      	ldr	r0, [r7, #12]
 8008c90:	f001 fd28 	bl	800a6e4 <USBD_LL_PrepareReceive>
 8008c94:	e01c      	b.n	8008cd0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	2b03      	cmp	r3, #3
 8008ca0:	d10f      	bne.n	8008cc2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d009      	beq.n	8008cc2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cbc:	68db      	ldr	r3, [r3, #12]
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cc2:	2180      	movs	r1, #128	@ 0x80
 8008cc4:	68f8      	ldr	r0, [r7, #12]
 8008cc6:	f001 fc63 	bl	800a590 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008cca:	68f8      	ldr	r0, [r7, #12]
 8008ccc:	f001 f8d2 	bl	8009e74 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d03a      	beq.n	8008d50 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008cda:	68f8      	ldr	r0, [r7, #12]
 8008cdc:	f7ff fe30 	bl	8008940 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008ce8:	e032      	b.n	8008d50 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f000 f986 	bl	8009006 <USBD_CoreFindEP>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008cfe:	7dfb      	ldrb	r3, [r7, #23]
 8008d00:	2bff      	cmp	r3, #255	@ 0xff
 8008d02:	d025      	beq.n	8008d50 <USBD_LL_DataInStage+0x16c>
 8008d04:	7dfb      	ldrb	r3, [r7, #23]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d122      	bne.n	8008d50 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	2b03      	cmp	r3, #3
 8008d14:	d11c      	bne.n	8008d50 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008d16:	7dfa      	ldrb	r2, [r7, #23]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	32ae      	adds	r2, #174	@ 0xae
 8008d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d20:	695b      	ldr	r3, [r3, #20]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d014      	beq.n	8008d50 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008d26:	7dfa      	ldrb	r2, [r7, #23]
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008d2e:	7dfa      	ldrb	r2, [r7, #23]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	32ae      	adds	r2, #174	@ 0xae
 8008d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	7afa      	ldrb	r2, [r7, #11]
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	4798      	blx	r3
 8008d42:	4603      	mov	r3, r0
 8008d44:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008d46:	7dbb      	ldrb	r3, [r7, #22]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008d4c:	7dbb      	ldrb	r3, [r7, #22]
 8008d4e:	e000      	b.n	8008d52 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b084      	sub	sp, #16
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d62:	2300      	movs	r3, #0
 8008d64:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d014      	beq.n	8008dc0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00e      	beq.n	8008dc0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008da8:	685b      	ldr	r3, [r3, #4]
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	6852      	ldr	r2, [r2, #4]
 8008dae:	b2d2      	uxtb	r2, r2
 8008db0:	4611      	mov	r1, r2
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	4798      	blx	r3
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008dc0:	2340      	movs	r3, #64	@ 0x40
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f001 fb9d 	bl	800a506 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2240      	movs	r2, #64	@ 0x40
 8008dd8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ddc:	2340      	movs	r3, #64	@ 0x40
 8008dde:	2200      	movs	r2, #0
 8008de0:	2180      	movs	r1, #128	@ 0x80
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f001 fb8f 	bl	800a506 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2240      	movs	r2, #64	@ 0x40
 8008df4:	841a      	strh	r2, [r3, #32]

  return ret;
 8008df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3710      	adds	r7, #16
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	460b      	mov	r3, r1
 8008e0a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	78fa      	ldrb	r2, [r7, #3]
 8008e10:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	d006      	beq.n	8008e42 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2204      	movs	r2, #4
 8008e46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b04      	cmp	r3, #4
 8008e6a:	d106      	bne.n	8008e7a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008e72:	b2da      	uxtb	r2, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	2b03      	cmp	r3, #3
 8008e9a:	d110      	bne.n	8008ebe <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00b      	beq.n	8008ebe <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d005      	beq.n	8008ebe <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008ebe:	2300      	movs	r3, #0
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3708      	adds	r7, #8
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	32ae      	adds	r2, #174	@ 0xae
 8008ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d101      	bne.n	8008eea <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	e01c      	b.n	8008f24 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	2b03      	cmp	r3, #3
 8008ef4:	d115      	bne.n	8008f22 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	32ae      	adds	r2, #174	@ 0xae
 8008f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00b      	beq.n	8008f22 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	32ae      	adds	r2, #174	@ 0xae
 8008f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f18:	6a1b      	ldr	r3, [r3, #32]
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	4611      	mov	r1, r2
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3708      	adds	r7, #8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	32ae      	adds	r2, #174	@ 0xae
 8008f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d101      	bne.n	8008f4e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e01c      	b.n	8008f88 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	2b03      	cmp	r3, #3
 8008f58:	d115      	bne.n	8008f86 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	32ae      	adds	r2, #174	@ 0xae
 8008f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00b      	beq.n	8008f86 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	32ae      	adds	r2, #174	@ 0xae
 8008f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f7e:	78fa      	ldrb	r2, [r7, #3]
 8008f80:	4611      	mov	r1, r2
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	370c      	adds	r7, #12
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr

08008fa6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b084      	sub	sp, #16
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00e      	beq.n	8008fe2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	6852      	ldr	r2, [r2, #4]
 8008fd0:	b2d2      	uxtb	r2, r2
 8008fd2:	4611      	mov	r1, r2
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	4798      	blx	r3
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d001      	beq.n	8008fe2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008ff8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	370c      	adds	r7, #12
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr

08009006 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009006:	b480      	push	{r7}
 8009008:	b083      	sub	sp, #12
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
 800900e:	460b      	mov	r3, r1
 8009010:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009012:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009014:	4618      	mov	r0, r3
 8009016:	370c      	adds	r7, #12
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr

08009020 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	460b      	mov	r3, r1
 800902a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009034:	2300      	movs	r3, #0
 8009036:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	885b      	ldrh	r3, [r3, #2]
 800903c:	b29b      	uxth	r3, r3
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	7812      	ldrb	r2, [r2, #0]
 8009042:	4293      	cmp	r3, r2
 8009044:	d91f      	bls.n	8009086 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800904c:	e013      	b.n	8009076 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800904e:	f107 030a 	add.w	r3, r7, #10
 8009052:	4619      	mov	r1, r3
 8009054:	6978      	ldr	r0, [r7, #20]
 8009056:	f000 f81b 	bl	8009090 <USBD_GetNextDesc>
 800905a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	785b      	ldrb	r3, [r3, #1]
 8009060:	2b05      	cmp	r3, #5
 8009062:	d108      	bne.n	8009076 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	789b      	ldrb	r3, [r3, #2]
 800906c:	78fa      	ldrb	r2, [r7, #3]
 800906e:	429a      	cmp	r2, r3
 8009070:	d008      	beq.n	8009084 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009072:	2300      	movs	r3, #0
 8009074:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	885b      	ldrh	r3, [r3, #2]
 800907a:	b29a      	uxth	r2, r3
 800907c:	897b      	ldrh	r3, [r7, #10]
 800907e:	429a      	cmp	r2, r3
 8009080:	d8e5      	bhi.n	800904e <USBD_GetEpDesc+0x2e>
 8009082:	e000      	b.n	8009086 <USBD_GetEpDesc+0x66>
          break;
 8009084:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009086:	693b      	ldr	r3, [r7, #16]
}
 8009088:	4618      	mov	r0, r3
 800908a:	3718      	adds	r7, #24
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	881b      	ldrh	r3, [r3, #0]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	7812      	ldrb	r2, [r2, #0]
 80090a6:	4413      	add	r3, r2
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	461a      	mov	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4413      	add	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80090ba:	68fb      	ldr	r3, [r7, #12]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b087      	sub	sp, #28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	781b      	ldrb	r3, [r3, #0]
 80090d8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	3301      	adds	r3, #1
 80090de:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80090e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80090ea:	021b      	lsls	r3, r3, #8
 80090ec:	b21a      	sxth	r2, r3
 80090ee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	b21b      	sxth	r3, r3
 80090f6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80090f8:	89fb      	ldrh	r3, [r7, #14]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	371c      	adds	r7, #28
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
	...

08009108 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800911e:	2b40      	cmp	r3, #64	@ 0x40
 8009120:	d005      	beq.n	800912e <USBD_StdDevReq+0x26>
 8009122:	2b40      	cmp	r3, #64	@ 0x40
 8009124:	d857      	bhi.n	80091d6 <USBD_StdDevReq+0xce>
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00f      	beq.n	800914a <USBD_StdDevReq+0x42>
 800912a:	2b20      	cmp	r3, #32
 800912c:	d153      	bne.n	80091d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	32ae      	adds	r2, #174	@ 0xae
 8009138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	4798      	blx	r3
 8009144:	4603      	mov	r3, r0
 8009146:	73fb      	strb	r3, [r7, #15]
      break;
 8009148:	e04a      	b.n	80091e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	785b      	ldrb	r3, [r3, #1]
 800914e:	2b09      	cmp	r3, #9
 8009150:	d83b      	bhi.n	80091ca <USBD_StdDevReq+0xc2>
 8009152:	a201      	add	r2, pc, #4	@ (adr r2, 8009158 <USBD_StdDevReq+0x50>)
 8009154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009158:	080091ad 	.word	0x080091ad
 800915c:	080091c1 	.word	0x080091c1
 8009160:	080091cb 	.word	0x080091cb
 8009164:	080091b7 	.word	0x080091b7
 8009168:	080091cb 	.word	0x080091cb
 800916c:	0800918b 	.word	0x0800918b
 8009170:	08009181 	.word	0x08009181
 8009174:	080091cb 	.word	0x080091cb
 8009178:	080091a3 	.word	0x080091a3
 800917c:	08009195 	.word	0x08009195
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fa3e 	bl	8009604 <USBD_GetDescriptor>
          break;
 8009188:	e024      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fba3 	bl	80098d8 <USBD_SetAddress>
          break;
 8009192:	e01f      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009194:	6839      	ldr	r1, [r7, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fbe2 	bl	8009960 <USBD_SetConfig>
 800919c:	4603      	mov	r3, r0
 800919e:	73fb      	strb	r3, [r7, #15]
          break;
 80091a0:	e018      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80091a2:	6839      	ldr	r1, [r7, #0]
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fc85 	bl	8009ab4 <USBD_GetConfig>
          break;
 80091aa:	e013      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 fcb6 	bl	8009b20 <USBD_GetStatus>
          break;
 80091b4:	e00e      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80091b6:	6839      	ldr	r1, [r7, #0]
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 fce5 	bl	8009b88 <USBD_SetFeature>
          break;
 80091be:	e009      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80091c0:	6839      	ldr	r1, [r7, #0]
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fd09 	bl	8009bda <USBD_ClrFeature>
          break;
 80091c8:	e004      	b.n	80091d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80091ca:	6839      	ldr	r1, [r7, #0]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 fd60 	bl	8009c92 <USBD_CtlError>
          break;
 80091d2:	bf00      	nop
      }
      break;
 80091d4:	e004      	b.n	80091e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80091d6:	6839      	ldr	r1, [r7, #0]
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fd5a 	bl	8009c92 <USBD_CtlError>
      break;
 80091de:	bf00      	nop
  }

  return ret;
 80091e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop

080091ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091f6:	2300      	movs	r3, #0
 80091f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009202:	2b40      	cmp	r3, #64	@ 0x40
 8009204:	d005      	beq.n	8009212 <USBD_StdItfReq+0x26>
 8009206:	2b40      	cmp	r3, #64	@ 0x40
 8009208:	d852      	bhi.n	80092b0 <USBD_StdItfReq+0xc4>
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <USBD_StdItfReq+0x26>
 800920e:	2b20      	cmp	r3, #32
 8009210:	d14e      	bne.n	80092b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009218:	b2db      	uxtb	r3, r3
 800921a:	3b01      	subs	r3, #1
 800921c:	2b02      	cmp	r3, #2
 800921e:	d840      	bhi.n	80092a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	889b      	ldrh	r3, [r3, #4]
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b01      	cmp	r3, #1
 8009228:	d836      	bhi.n	8009298 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	889b      	ldrh	r3, [r3, #4]
 800922e:	b2db      	uxtb	r3, r3
 8009230:	4619      	mov	r1, r3
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7ff feda 	bl	8008fec <USBD_CoreFindIF>
 8009238:	4603      	mov	r3, r0
 800923a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800923c:	7bbb      	ldrb	r3, [r7, #14]
 800923e:	2bff      	cmp	r3, #255	@ 0xff
 8009240:	d01d      	beq.n	800927e <USBD_StdItfReq+0x92>
 8009242:	7bbb      	ldrb	r3, [r7, #14]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d11a      	bne.n	800927e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009248:	7bba      	ldrb	r2, [r7, #14]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	32ae      	adds	r2, #174	@ 0xae
 800924e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d00f      	beq.n	8009278 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009258:	7bba      	ldrb	r2, [r7, #14]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009260:	7bba      	ldrb	r2, [r7, #14]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	32ae      	adds	r2, #174	@ 0xae
 8009266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	6839      	ldr	r1, [r7, #0]
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	4798      	blx	r3
 8009272:	4603      	mov	r3, r0
 8009274:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009276:	e004      	b.n	8009282 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009278:	2303      	movs	r3, #3
 800927a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800927c:	e001      	b.n	8009282 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800927e:	2303      	movs	r3, #3
 8009280:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	88db      	ldrh	r3, [r3, #6]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d110      	bne.n	80092ac <USBD_StdItfReq+0xc0>
 800928a:	7bfb      	ldrb	r3, [r7, #15]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10d      	bne.n	80092ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 fddc 	bl	8009e4e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009296:	e009      	b.n	80092ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009298:	6839      	ldr	r1, [r7, #0]
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 fcf9 	bl	8009c92 <USBD_CtlError>
          break;
 80092a0:	e004      	b.n	80092ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80092a2:	6839      	ldr	r1, [r7, #0]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 fcf4 	bl	8009c92 <USBD_CtlError>
          break;
 80092aa:	e000      	b.n	80092ae <USBD_StdItfReq+0xc2>
          break;
 80092ac:	bf00      	nop
      }
      break;
 80092ae:	e004      	b.n	80092ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80092b0:	6839      	ldr	r1, [r7, #0]
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 fced 	bl	8009c92 <USBD_CtlError>
      break;
 80092b8:	bf00      	nop
  }

  return ret;
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	889b      	ldrh	r3, [r3, #4]
 80092d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092e0:	2b40      	cmp	r3, #64	@ 0x40
 80092e2:	d007      	beq.n	80092f4 <USBD_StdEPReq+0x30>
 80092e4:	2b40      	cmp	r3, #64	@ 0x40
 80092e6:	f200 8181 	bhi.w	80095ec <USBD_StdEPReq+0x328>
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d02a      	beq.n	8009344 <USBD_StdEPReq+0x80>
 80092ee:	2b20      	cmp	r3, #32
 80092f0:	f040 817c 	bne.w	80095ec <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80092f4:	7bbb      	ldrb	r3, [r7, #14]
 80092f6:	4619      	mov	r1, r3
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f7ff fe84 	bl	8009006 <USBD_CoreFindEP>
 80092fe:	4603      	mov	r3, r0
 8009300:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009302:	7b7b      	ldrb	r3, [r7, #13]
 8009304:	2bff      	cmp	r3, #255	@ 0xff
 8009306:	f000 8176 	beq.w	80095f6 <USBD_StdEPReq+0x332>
 800930a:	7b7b      	ldrb	r3, [r7, #13]
 800930c:	2b00      	cmp	r3, #0
 800930e:	f040 8172 	bne.w	80095f6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009312:	7b7a      	ldrb	r2, [r7, #13]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800931a:	7b7a      	ldrb	r2, [r7, #13]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	32ae      	adds	r2, #174	@ 0xae
 8009320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	2b00      	cmp	r3, #0
 8009328:	f000 8165 	beq.w	80095f6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800932c:	7b7a      	ldrb	r2, [r7, #13]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	32ae      	adds	r2, #174	@ 0xae
 8009332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
 800933e:	4603      	mov	r3, r0
 8009340:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009342:	e158      	b.n	80095f6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	785b      	ldrb	r3, [r3, #1]
 8009348:	2b03      	cmp	r3, #3
 800934a:	d008      	beq.n	800935e <USBD_StdEPReq+0x9a>
 800934c:	2b03      	cmp	r3, #3
 800934e:	f300 8147 	bgt.w	80095e0 <USBD_StdEPReq+0x31c>
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 809b 	beq.w	800948e <USBD_StdEPReq+0x1ca>
 8009358:	2b01      	cmp	r3, #1
 800935a:	d03c      	beq.n	80093d6 <USBD_StdEPReq+0x112>
 800935c:	e140      	b.n	80095e0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009364:	b2db      	uxtb	r3, r3
 8009366:	2b02      	cmp	r3, #2
 8009368:	d002      	beq.n	8009370 <USBD_StdEPReq+0xac>
 800936a:	2b03      	cmp	r3, #3
 800936c:	d016      	beq.n	800939c <USBD_StdEPReq+0xd8>
 800936e:	e02c      	b.n	80093ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009370:	7bbb      	ldrb	r3, [r7, #14]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d00d      	beq.n	8009392 <USBD_StdEPReq+0xce>
 8009376:	7bbb      	ldrb	r3, [r7, #14]
 8009378:	2b80      	cmp	r3, #128	@ 0x80
 800937a:	d00a      	beq.n	8009392 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800937c:	7bbb      	ldrb	r3, [r7, #14]
 800937e:	4619      	mov	r1, r3
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f001 f905 	bl	800a590 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009386:	2180      	movs	r1, #128	@ 0x80
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f001 f901 	bl	800a590 <USBD_LL_StallEP>
 800938e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009390:	e020      	b.n	80093d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009392:	6839      	ldr	r1, [r7, #0]
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f000 fc7c 	bl	8009c92 <USBD_CtlError>
              break;
 800939a:	e01b      	b.n	80093d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	885b      	ldrh	r3, [r3, #2]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10e      	bne.n	80093c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80093a4:	7bbb      	ldrb	r3, [r7, #14]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00b      	beq.n	80093c2 <USBD_StdEPReq+0xfe>
 80093aa:	7bbb      	ldrb	r3, [r7, #14]
 80093ac:	2b80      	cmp	r3, #128	@ 0x80
 80093ae:	d008      	beq.n	80093c2 <USBD_StdEPReq+0xfe>
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	88db      	ldrh	r3, [r3, #6]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d104      	bne.n	80093c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80093b8:	7bbb      	ldrb	r3, [r7, #14]
 80093ba:	4619      	mov	r1, r3
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f001 f8e7 	bl	800a590 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 fd43 	bl	8009e4e <USBD_CtlSendStatus>

              break;
 80093c8:	e004      	b.n	80093d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 fc60 	bl	8009c92 <USBD_CtlError>
              break;
 80093d2:	bf00      	nop
          }
          break;
 80093d4:	e109      	b.n	80095ea <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d002      	beq.n	80093e8 <USBD_StdEPReq+0x124>
 80093e2:	2b03      	cmp	r3, #3
 80093e4:	d016      	beq.n	8009414 <USBD_StdEPReq+0x150>
 80093e6:	e04b      	b.n	8009480 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80093e8:	7bbb      	ldrb	r3, [r7, #14]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d00d      	beq.n	800940a <USBD_StdEPReq+0x146>
 80093ee:	7bbb      	ldrb	r3, [r7, #14]
 80093f0:	2b80      	cmp	r3, #128	@ 0x80
 80093f2:	d00a      	beq.n	800940a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80093f4:	7bbb      	ldrb	r3, [r7, #14]
 80093f6:	4619      	mov	r1, r3
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f001 f8c9 	bl	800a590 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80093fe:	2180      	movs	r1, #128	@ 0x80
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f001 f8c5 	bl	800a590 <USBD_LL_StallEP>
 8009406:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009408:	e040      	b.n	800948c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800940a:	6839      	ldr	r1, [r7, #0]
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 fc40 	bl	8009c92 <USBD_CtlError>
              break;
 8009412:	e03b      	b.n	800948c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	885b      	ldrh	r3, [r3, #2]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d136      	bne.n	800948a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800941c:	7bbb      	ldrb	r3, [r7, #14]
 800941e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009422:	2b00      	cmp	r3, #0
 8009424:	d004      	beq.n	8009430 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009426:	7bbb      	ldrb	r3, [r7, #14]
 8009428:	4619      	mov	r1, r3
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f001 f8cf 	bl	800a5ce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fd0c 	bl	8009e4e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009436:	7bbb      	ldrb	r3, [r7, #14]
 8009438:	4619      	mov	r1, r3
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7ff fde3 	bl	8009006 <USBD_CoreFindEP>
 8009440:	4603      	mov	r3, r0
 8009442:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009444:	7b7b      	ldrb	r3, [r7, #13]
 8009446:	2bff      	cmp	r3, #255	@ 0xff
 8009448:	d01f      	beq.n	800948a <USBD_StdEPReq+0x1c6>
 800944a:	7b7b      	ldrb	r3, [r7, #13]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d11c      	bne.n	800948a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009450:	7b7a      	ldrb	r2, [r7, #13]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009458:	7b7a      	ldrb	r2, [r7, #13]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	32ae      	adds	r2, #174	@ 0xae
 800945e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d010      	beq.n	800948a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009468:	7b7a      	ldrb	r2, [r7, #13]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	32ae      	adds	r2, #174	@ 0xae
 800946e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	6839      	ldr	r1, [r7, #0]
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	4798      	blx	r3
 800947a:	4603      	mov	r3, r0
 800947c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800947e:	e004      	b.n	800948a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009480:	6839      	ldr	r1, [r7, #0]
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 fc05 	bl	8009c92 <USBD_CtlError>
              break;
 8009488:	e000      	b.n	800948c <USBD_StdEPReq+0x1c8>
              break;
 800948a:	bf00      	nop
          }
          break;
 800948c:	e0ad      	b.n	80095ea <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009494:	b2db      	uxtb	r3, r3
 8009496:	2b02      	cmp	r3, #2
 8009498:	d002      	beq.n	80094a0 <USBD_StdEPReq+0x1dc>
 800949a:	2b03      	cmp	r3, #3
 800949c:	d033      	beq.n	8009506 <USBD_StdEPReq+0x242>
 800949e:	e099      	b.n	80095d4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d007      	beq.n	80094b6 <USBD_StdEPReq+0x1f2>
 80094a6:	7bbb      	ldrb	r3, [r7, #14]
 80094a8:	2b80      	cmp	r3, #128	@ 0x80
 80094aa:	d004      	beq.n	80094b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80094ac:	6839      	ldr	r1, [r7, #0]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 fbef 	bl	8009c92 <USBD_CtlError>
                break;
 80094b4:	e093      	b.n	80095de <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	da0b      	bge.n	80094d6 <USBD_StdEPReq+0x212>
 80094be:	7bbb      	ldrb	r3, [r7, #14]
 80094c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094c4:	4613      	mov	r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	4413      	add	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	3310      	adds	r3, #16
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	4413      	add	r3, r2
 80094d2:	3304      	adds	r3, #4
 80094d4:	e00b      	b.n	80094ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80094d6:	7bbb      	ldrb	r3, [r7, #14]
 80094d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094dc:	4613      	mov	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4413      	add	r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80094e8:	687a      	ldr	r2, [r7, #4]
 80094ea:	4413      	add	r3, r2
 80094ec:	3304      	adds	r3, #4
 80094ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	2200      	movs	r2, #0
 80094f4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	330e      	adds	r3, #14
 80094fa:	2202      	movs	r2, #2
 80094fc:	4619      	mov	r1, r3
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 fc44 	bl	8009d8c <USBD_CtlSendData>
              break;
 8009504:	e06b      	b.n	80095de <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009506:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800950a:	2b00      	cmp	r3, #0
 800950c:	da11      	bge.n	8009532 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800950e:	7bbb      	ldrb	r3, [r7, #14]
 8009510:	f003 020f 	and.w	r2, r3, #15
 8009514:	6879      	ldr	r1, [r7, #4]
 8009516:	4613      	mov	r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4413      	add	r3, r2
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	440b      	add	r3, r1
 8009520:	3323      	adds	r3, #35	@ 0x23
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d117      	bne.n	8009558 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009528:	6839      	ldr	r1, [r7, #0]
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fbb1 	bl	8009c92 <USBD_CtlError>
                  break;
 8009530:	e055      	b.n	80095de <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009532:	7bbb      	ldrb	r3, [r7, #14]
 8009534:	f003 020f 	and.w	r2, r3, #15
 8009538:	6879      	ldr	r1, [r7, #4]
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d104      	bne.n	8009558 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800954e:	6839      	ldr	r1, [r7, #0]
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 fb9e 	bl	8009c92 <USBD_CtlError>
                  break;
 8009556:	e042      	b.n	80095de <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009558:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800955c:	2b00      	cmp	r3, #0
 800955e:	da0b      	bge.n	8009578 <USBD_StdEPReq+0x2b4>
 8009560:	7bbb      	ldrb	r3, [r7, #14]
 8009562:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009566:	4613      	mov	r3, r2
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	4413      	add	r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	3310      	adds	r3, #16
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	4413      	add	r3, r2
 8009574:	3304      	adds	r3, #4
 8009576:	e00b      	b.n	8009590 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009578:	7bbb      	ldrb	r3, [r7, #14]
 800957a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800957e:	4613      	mov	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	4413      	add	r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	4413      	add	r3, r2
 800958e:	3304      	adds	r3, #4
 8009590:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009592:	7bbb      	ldrb	r3, [r7, #14]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d002      	beq.n	800959e <USBD_StdEPReq+0x2da>
 8009598:	7bbb      	ldrb	r3, [r7, #14]
 800959a:	2b80      	cmp	r3, #128	@ 0x80
 800959c:	d103      	bne.n	80095a6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	2200      	movs	r2, #0
 80095a2:	739a      	strb	r2, [r3, #14]
 80095a4:	e00e      	b.n	80095c4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80095a6:	7bbb      	ldrb	r3, [r7, #14]
 80095a8:	4619      	mov	r1, r3
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f001 f82e 	bl	800a60c <USBD_LL_IsStallEP>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d003      	beq.n	80095be <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	2201      	movs	r2, #1
 80095ba:	739a      	strb	r2, [r3, #14]
 80095bc:	e002      	b.n	80095c4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	2200      	movs	r2, #0
 80095c2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	330e      	adds	r3, #14
 80095c8:	2202      	movs	r2, #2
 80095ca:	4619      	mov	r1, r3
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fbdd 	bl	8009d8c <USBD_CtlSendData>
              break;
 80095d2:	e004      	b.n	80095de <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80095d4:	6839      	ldr	r1, [r7, #0]
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 fb5b 	bl	8009c92 <USBD_CtlError>
              break;
 80095dc:	bf00      	nop
          }
          break;
 80095de:	e004      	b.n	80095ea <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 fb55 	bl	8009c92 <USBD_CtlError>
          break;
 80095e8:	bf00      	nop
      }
      break;
 80095ea:	e005      	b.n	80095f8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80095ec:	6839      	ldr	r1, [r7, #0]
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 fb4f 	bl	8009c92 <USBD_CtlError>
      break;
 80095f4:	e000      	b.n	80095f8 <USBD_StdEPReq+0x334>
      break;
 80095f6:	bf00      	nop
  }

  return ret;
 80095f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3710      	adds	r7, #16
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}
	...

08009604 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800960e:	2300      	movs	r3, #0
 8009610:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009612:	2300      	movs	r3, #0
 8009614:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009616:	2300      	movs	r3, #0
 8009618:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	885b      	ldrh	r3, [r3, #2]
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	b29b      	uxth	r3, r3
 8009622:	3b01      	subs	r3, #1
 8009624:	2b06      	cmp	r3, #6
 8009626:	f200 8128 	bhi.w	800987a <USBD_GetDescriptor+0x276>
 800962a:	a201      	add	r2, pc, #4	@ (adr r2, 8009630 <USBD_GetDescriptor+0x2c>)
 800962c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009630:	0800964d 	.word	0x0800964d
 8009634:	08009665 	.word	0x08009665
 8009638:	080096a5 	.word	0x080096a5
 800963c:	0800987b 	.word	0x0800987b
 8009640:	0800987b 	.word	0x0800987b
 8009644:	0800981b 	.word	0x0800981b
 8009648:	08009847 	.word	0x08009847
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	7c12      	ldrb	r2, [r2, #16]
 8009658:	f107 0108 	add.w	r1, r7, #8
 800965c:	4610      	mov	r0, r2
 800965e:	4798      	blx	r3
 8009660:	60f8      	str	r0, [r7, #12]
      break;
 8009662:	e112      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	7c1b      	ldrb	r3, [r3, #16]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10d      	bne.n	8009688 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009674:	f107 0208 	add.w	r2, r7, #8
 8009678:	4610      	mov	r0, r2
 800967a:	4798      	blx	r3
 800967c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	3301      	adds	r3, #1
 8009682:	2202      	movs	r2, #2
 8009684:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009686:	e100      	b.n	800988a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	f107 0208 	add.w	r2, r7, #8
 8009694:	4610      	mov	r0, r2
 8009696:	4798      	blx	r3
 8009698:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	3301      	adds	r3, #1
 800969e:	2202      	movs	r2, #2
 80096a0:	701a      	strb	r2, [r3, #0]
      break;
 80096a2:	e0f2      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	885b      	ldrh	r3, [r3, #2]
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b05      	cmp	r3, #5
 80096ac:	f200 80ac 	bhi.w	8009808 <USBD_GetDescriptor+0x204>
 80096b0:	a201      	add	r2, pc, #4	@ (adr r2, 80096b8 <USBD_GetDescriptor+0xb4>)
 80096b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b6:	bf00      	nop
 80096b8:	080096d1 	.word	0x080096d1
 80096bc:	08009705 	.word	0x08009705
 80096c0:	08009739 	.word	0x08009739
 80096c4:	0800976d 	.word	0x0800976d
 80096c8:	080097a1 	.word	0x080097a1
 80096cc:	080097d5 	.word	0x080097d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00b      	beq.n	80096f4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	7c12      	ldrb	r2, [r2, #16]
 80096e8:	f107 0108 	add.w	r1, r7, #8
 80096ec:	4610      	mov	r0, r2
 80096ee:	4798      	blx	r3
 80096f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096f2:	e091      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80096f4:	6839      	ldr	r1, [r7, #0]
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 facb 	bl	8009c92 <USBD_CtlError>
            err++;
 80096fc:	7afb      	ldrb	r3, [r7, #11]
 80096fe:	3301      	adds	r3, #1
 8009700:	72fb      	strb	r3, [r7, #11]
          break;
 8009702:	e089      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00b      	beq.n	8009728 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	7c12      	ldrb	r2, [r2, #16]
 800971c:	f107 0108 	add.w	r1, r7, #8
 8009720:	4610      	mov	r0, r2
 8009722:	4798      	blx	r3
 8009724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009726:	e077      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fab1 	bl	8009c92 <USBD_CtlError>
            err++;
 8009730:	7afb      	ldrb	r3, [r7, #11]
 8009732:	3301      	adds	r3, #1
 8009734:	72fb      	strb	r3, [r7, #11]
          break;
 8009736:	e06f      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800973e:	68db      	ldr	r3, [r3, #12]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00b      	beq.n	800975c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800974a:	68db      	ldr	r3, [r3, #12]
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	7c12      	ldrb	r2, [r2, #16]
 8009750:	f107 0108 	add.w	r1, r7, #8
 8009754:	4610      	mov	r0, r2
 8009756:	4798      	blx	r3
 8009758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800975a:	e05d      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 fa97 	bl	8009c92 <USBD_CtlError>
            err++;
 8009764:	7afb      	ldrb	r3, [r7, #11]
 8009766:	3301      	adds	r3, #1
 8009768:	72fb      	strb	r3, [r7, #11]
          break;
 800976a:	e055      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00b      	beq.n	8009790 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800977e:	691b      	ldr	r3, [r3, #16]
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	7c12      	ldrb	r2, [r2, #16]
 8009784:	f107 0108 	add.w	r1, r7, #8
 8009788:	4610      	mov	r0, r2
 800978a:	4798      	blx	r3
 800978c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800978e:	e043      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fa7d 	bl	8009c92 <USBD_CtlError>
            err++;
 8009798:	7afb      	ldrb	r3, [r7, #11]
 800979a:	3301      	adds	r3, #1
 800979c:	72fb      	strb	r3, [r7, #11]
          break;
 800979e:	e03b      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00b      	beq.n	80097c4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	7c12      	ldrb	r2, [r2, #16]
 80097b8:	f107 0108 	add.w	r1, r7, #8
 80097bc:	4610      	mov	r0, r2
 80097be:	4798      	blx	r3
 80097c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097c2:	e029      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fa63 	bl	8009c92 <USBD_CtlError>
            err++;
 80097cc:	7afb      	ldrb	r3, [r7, #11]
 80097ce:	3301      	adds	r3, #1
 80097d0:	72fb      	strb	r3, [r7, #11]
          break;
 80097d2:	e021      	b.n	8009818 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097da:	699b      	ldr	r3, [r3, #24]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00b      	beq.n	80097f8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	7c12      	ldrb	r2, [r2, #16]
 80097ec:	f107 0108 	add.w	r1, r7, #8
 80097f0:	4610      	mov	r0, r2
 80097f2:	4798      	blx	r3
 80097f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097f6:	e00f      	b.n	8009818 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fa49 	bl	8009c92 <USBD_CtlError>
            err++;
 8009800:	7afb      	ldrb	r3, [r7, #11]
 8009802:	3301      	adds	r3, #1
 8009804:	72fb      	strb	r3, [r7, #11]
          break;
 8009806:	e007      	b.n	8009818 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009808:	6839      	ldr	r1, [r7, #0]
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 fa41 	bl	8009c92 <USBD_CtlError>
          err++;
 8009810:	7afb      	ldrb	r3, [r7, #11]
 8009812:	3301      	adds	r3, #1
 8009814:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009816:	bf00      	nop
      }
      break;
 8009818:	e037      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	7c1b      	ldrb	r3, [r3, #16]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d109      	bne.n	8009836 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800982a:	f107 0208 	add.w	r2, r7, #8
 800982e:	4610      	mov	r0, r2
 8009830:	4798      	blx	r3
 8009832:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009834:	e029      	b.n	800988a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009836:	6839      	ldr	r1, [r7, #0]
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 fa2a 	bl	8009c92 <USBD_CtlError>
        err++;
 800983e:	7afb      	ldrb	r3, [r7, #11]
 8009840:	3301      	adds	r3, #1
 8009842:	72fb      	strb	r3, [r7, #11]
      break;
 8009844:	e021      	b.n	800988a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	7c1b      	ldrb	r3, [r3, #16]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10d      	bne.n	800986a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009856:	f107 0208 	add.w	r2, r7, #8
 800985a:	4610      	mov	r0, r2
 800985c:	4798      	blx	r3
 800985e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	3301      	adds	r3, #1
 8009864:	2207      	movs	r2, #7
 8009866:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009868:	e00f      	b.n	800988a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fa10 	bl	8009c92 <USBD_CtlError>
        err++;
 8009872:	7afb      	ldrb	r3, [r7, #11]
 8009874:	3301      	adds	r3, #1
 8009876:	72fb      	strb	r3, [r7, #11]
      break;
 8009878:	e007      	b.n	800988a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800987a:	6839      	ldr	r1, [r7, #0]
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 fa08 	bl	8009c92 <USBD_CtlError>
      err++;
 8009882:	7afb      	ldrb	r3, [r7, #11]
 8009884:	3301      	adds	r3, #1
 8009886:	72fb      	strb	r3, [r7, #11]
      break;
 8009888:	bf00      	nop
  }

  if (err != 0U)
 800988a:	7afb      	ldrb	r3, [r7, #11]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d11e      	bne.n	80098ce <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	88db      	ldrh	r3, [r3, #6]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d016      	beq.n	80098c6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009898:	893b      	ldrh	r3, [r7, #8]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d00e      	beq.n	80098bc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	88da      	ldrh	r2, [r3, #6]
 80098a2:	893b      	ldrh	r3, [r7, #8]
 80098a4:	4293      	cmp	r3, r2
 80098a6:	bf28      	it	cs
 80098a8:	4613      	movcs	r3, r2
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80098ae:	893b      	ldrh	r3, [r7, #8]
 80098b0:	461a      	mov	r2, r3
 80098b2:	68f9      	ldr	r1, [r7, #12]
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 fa69 	bl	8009d8c <USBD_CtlSendData>
 80098ba:	e009      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f9e7 	bl	8009c92 <USBD_CtlError>
 80098c4:	e004      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 fac1 	bl	8009e4e <USBD_CtlSendStatus>
 80098cc:	e000      	b.n	80098d0 <USBD_GetDescriptor+0x2cc>
    return;
 80098ce:	bf00      	nop
  }
}
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop

080098d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	889b      	ldrh	r3, [r3, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d131      	bne.n	800994e <USBD_SetAddress+0x76>
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	88db      	ldrh	r3, [r3, #6]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d12d      	bne.n	800994e <USBD_SetAddress+0x76>
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	885b      	ldrh	r3, [r3, #2]
 80098f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80098f8:	d829      	bhi.n	800994e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	885b      	ldrh	r3, [r3, #2]
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009904:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b03      	cmp	r3, #3
 8009910:	d104      	bne.n	800991c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009912:	6839      	ldr	r1, [r7, #0]
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f9bc 	bl	8009c92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800991a:	e01d      	b.n	8009958 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	7bfa      	ldrb	r2, [r7, #15]
 8009920:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009924:	7bfb      	ldrb	r3, [r7, #15]
 8009926:	4619      	mov	r1, r3
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fe9b 	bl	800a664 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fa8d 	bl	8009e4e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009934:	7bfb      	ldrb	r3, [r7, #15]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d004      	beq.n	8009944 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2202      	movs	r2, #2
 800993e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009942:	e009      	b.n	8009958 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800994c:	e004      	b.n	8009958 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 f99e 	bl	8009c92 <USBD_CtlError>
  }
}
 8009956:	bf00      	nop
 8009958:	bf00      	nop
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	885b      	ldrh	r3, [r3, #2]
 8009972:	b2da      	uxtb	r2, r3
 8009974:	4b4e      	ldr	r3, [pc, #312]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009976:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009978:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab0 <USBD_SetConfig+0x150>)
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	2b01      	cmp	r3, #1
 800997e:	d905      	bls.n	800998c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f985 	bl	8009c92 <USBD_CtlError>
    return USBD_FAIL;
 8009988:	2303      	movs	r3, #3
 800998a:	e08c      	b.n	8009aa6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b02      	cmp	r3, #2
 8009996:	d002      	beq.n	800999e <USBD_SetConfig+0x3e>
 8009998:	2b03      	cmp	r3, #3
 800999a:	d029      	beq.n	80099f0 <USBD_SetConfig+0x90>
 800999c:	e075      	b.n	8009a8a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800999e:	4b44      	ldr	r3, [pc, #272]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d020      	beq.n	80099e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80099a6:	4b42      	ldr	r3, [pc, #264]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	461a      	mov	r2, r3
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80099b0:	4b3f      	ldr	r3, [pc, #252]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	4619      	mov	r1, r3
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f7fe ffcd 	bl	8008956 <USBD_SetClassConfig>
 80099bc:	4603      	mov	r3, r0
 80099be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80099c0:	7bfb      	ldrb	r3, [r7, #15]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d008      	beq.n	80099d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f962 	bl	8009c92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2202      	movs	r2, #2
 80099d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80099d6:	e065      	b.n	8009aa4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 fa38 	bl	8009e4e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2203      	movs	r2, #3
 80099e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80099e6:	e05d      	b.n	8009aa4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fa30 	bl	8009e4e <USBD_CtlSendStatus>
      break;
 80099ee:	e059      	b.n	8009aa4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80099f0:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab0 <USBD_SetConfig+0x150>)
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d112      	bne.n	8009a1e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2202      	movs	r2, #2
 80099fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009a00:	4b2b      	ldr	r3, [pc, #172]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	461a      	mov	r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009a0a:	4b29      	ldr	r3, [pc, #164]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	4619      	mov	r1, r3
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f7fe ffbc 	bl	800898e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f000 fa19 	bl	8009e4e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009a1c:	e042      	b.n	8009aa4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009a1e:	4b24      	ldr	r3, [pc, #144]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	461a      	mov	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d02a      	beq.n	8009a82 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	4619      	mov	r1, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f7fe ffaa 	bl	800898e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009a44:	4b1a      	ldr	r3, [pc, #104]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7fe ff83 	bl	8008956 <USBD_SetClassConfig>
 8009a50:	4603      	mov	r3, r0
 8009a52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009a54:	7bfb      	ldrb	r3, [r7, #15]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00f      	beq.n	8009a7a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009a5a:	6839      	ldr	r1, [r7, #0]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f918 	bl	8009c92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	4619      	mov	r1, r3
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fe ff8f 	bl	800898e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2202      	movs	r2, #2
 8009a74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009a78:	e014      	b.n	8009aa4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 f9e7 	bl	8009e4e <USBD_CtlSendStatus>
      break;
 8009a80:	e010      	b.n	8009aa4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 f9e3 	bl	8009e4e <USBD_CtlSendStatus>
      break;
 8009a88:	e00c      	b.n	8009aa4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009a8a:	6839      	ldr	r1, [r7, #0]
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 f900 	bl	8009c92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009a92:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <USBD_SetConfig+0x150>)
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	4619      	mov	r1, r3
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f7fe ff78 	bl	800898e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8009aa2:	bf00      	nop
  }

  return ret;
 8009aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	200002d8 	.word	0x200002d8

08009ab4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	88db      	ldrh	r3, [r3, #6]
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d004      	beq.n	8009ad0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009ac6:	6839      	ldr	r1, [r7, #0]
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 f8e2 	bl	8009c92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009ace:	e023      	b.n	8009b18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b02      	cmp	r3, #2
 8009ada:	dc02      	bgt.n	8009ae2 <USBD_GetConfig+0x2e>
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	dc03      	bgt.n	8009ae8 <USBD_GetConfig+0x34>
 8009ae0:	e015      	b.n	8009b0e <USBD_GetConfig+0x5a>
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d00b      	beq.n	8009afe <USBD_GetConfig+0x4a>
 8009ae6:	e012      	b.n	8009b0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	3308      	adds	r3, #8
 8009af2:	2201      	movs	r2, #1
 8009af4:	4619      	mov	r1, r3
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 f948 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009afc:	e00c      	b.n	8009b18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	3304      	adds	r3, #4
 8009b02:	2201      	movs	r2, #1
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f940 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009b0c:	e004      	b.n	8009b18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009b0e:	6839      	ldr	r1, [r7, #0]
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f8be 	bl	8009c92 <USBD_CtlError>
        break;
 8009b16:	bf00      	nop
}
 8009b18:	bf00      	nop
 8009b1a:	3708      	adds	r7, #8
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	3b01      	subs	r3, #1
 8009b34:	2b02      	cmp	r3, #2
 8009b36:	d81e      	bhi.n	8009b76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	88db      	ldrh	r3, [r3, #6]
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d004      	beq.n	8009b4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009b40:	6839      	ldr	r1, [r7, #0]
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 f8a5 	bl	8009c92 <USBD_CtlError>
        break;
 8009b48:	e01a      	b.n	8009b80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2201      	movs	r2, #1
 8009b4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d005      	beq.n	8009b66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	f043 0202 	orr.w	r2, r3, #2
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	330c      	adds	r3, #12
 8009b6a:	2202      	movs	r2, #2
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 f90c 	bl	8009d8c <USBD_CtlSendData>
      break;
 8009b74:	e004      	b.n	8009b80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 f88a 	bl	8009c92 <USBD_CtlError>
      break;
 8009b7e:	bf00      	nop
  }
}
 8009b80:	bf00      	nop
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b082      	sub	sp, #8
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	885b      	ldrh	r3, [r3, #2]
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d107      	bne.n	8009baa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 f953 	bl	8009e4e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ba8:	e013      	b.n	8009bd2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	885b      	ldrh	r3, [r3, #2]
 8009bae:	2b02      	cmp	r3, #2
 8009bb0:	d10b      	bne.n	8009bca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	889b      	ldrh	r3, [r3, #4]
 8009bb6:	0a1b      	lsrs	r3, r3, #8
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	b2da      	uxtb	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f943 	bl	8009e4e <USBD_CtlSendStatus>
}
 8009bc8:	e003      	b.n	8009bd2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f860 	bl	8009c92 <USBD_CtlError>
}
 8009bd2:	bf00      	nop
 8009bd4:	3708      	adds	r7, #8
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b082      	sub	sp, #8
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
 8009be2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	3b01      	subs	r3, #1
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	d80b      	bhi.n	8009c0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	885b      	ldrh	r3, [r3, #2]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d10c      	bne.n	8009c14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f923 	bl	8009e4e <USBD_CtlSendStatus>
      }
      break;
 8009c08:	e004      	b.n	8009c14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009c0a:	6839      	ldr	r1, [r7, #0]
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f840 	bl	8009c92 <USBD_CtlError>
      break;
 8009c12:	e000      	b.n	8009c16 <USBD_ClrFeature+0x3c>
      break;
 8009c14:	bf00      	nop
  }
}
 8009c16:	bf00      	nop
 8009c18:	3708      	adds	r7, #8
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b084      	sub	sp, #16
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	781a      	ldrb	r2, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	3301      	adds	r3, #1
 8009c38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	781a      	ldrb	r2, [r3, #0]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	3301      	adds	r3, #1
 8009c46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009c48:	68f8      	ldr	r0, [r7, #12]
 8009c4a:	f7ff fa3d 	bl	80090c8 <SWAPBYTE>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	461a      	mov	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009c62:	68f8      	ldr	r0, [r7, #12]
 8009c64:	f7ff fa30 	bl	80090c8 <SWAPBYTE>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	3301      	adds	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009c7c:	68f8      	ldr	r0, [r7, #12]
 8009c7e:	f7ff fa23 	bl	80090c8 <SWAPBYTE>
 8009c82:	4603      	mov	r3, r0
 8009c84:	461a      	mov	r2, r3
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	80da      	strh	r2, [r3, #6]
}
 8009c8a:	bf00      	nop
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}

08009c92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c92:	b580      	push	{r7, lr}
 8009c94:	b082      	sub	sp, #8
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
 8009c9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c9c:	2180      	movs	r1, #128	@ 0x80
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fc76 	bl	800a590 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fc72 	bl	800a590 <USBD_LL_StallEP>
}
 8009cac:	bf00      	nop
 8009cae:	3708      	adds	r7, #8
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b086      	sub	sp, #24
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d042      	beq.n	8009d50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009cce:	6938      	ldr	r0, [r7, #16]
 8009cd0:	f000 f842 	bl	8009d58 <USBD_GetLen>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	005b      	lsls	r3, r3, #1
 8009cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cde:	d808      	bhi.n	8009cf2 <USBD_GetString+0x3e>
 8009ce0:	6938      	ldr	r0, [r7, #16]
 8009ce2:	f000 f839 	bl	8009d58 <USBD_GetLen>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	3301      	adds	r3, #1
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	005b      	lsls	r3, r3, #1
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	e001      	b.n	8009cf6 <USBD_GetString+0x42>
 8009cf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009cfa:	7dfb      	ldrb	r3, [r7, #23]
 8009cfc:	68ba      	ldr	r2, [r7, #8]
 8009cfe:	4413      	add	r3, r2
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	7812      	ldrb	r2, [r2, #0]
 8009d04:	701a      	strb	r2, [r3, #0]
  idx++;
 8009d06:	7dfb      	ldrb	r3, [r7, #23]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	4413      	add	r3, r2
 8009d12:	2203      	movs	r2, #3
 8009d14:	701a      	strb	r2, [r3, #0]
  idx++;
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009d1c:	e013      	b.n	8009d46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009d1e:	7dfb      	ldrb	r3, [r7, #23]
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	4413      	add	r3, r2
 8009d24:	693a      	ldr	r2, [r7, #16]
 8009d26:	7812      	ldrb	r2, [r2, #0]
 8009d28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	613b      	str	r3, [r7, #16]
    idx++;
 8009d30:	7dfb      	ldrb	r3, [r7, #23]
 8009d32:	3301      	adds	r3, #1
 8009d34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009d36:	7dfb      	ldrb	r3, [r7, #23]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	4413      	add	r3, r2
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009d40:	7dfb      	ldrb	r3, [r7, #23]
 8009d42:	3301      	adds	r3, #1
 8009d44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1e7      	bne.n	8009d1e <USBD_GetString+0x6a>
 8009d4e:	e000      	b.n	8009d52 <USBD_GetString+0x9e>
    return;
 8009d50:	bf00      	nop
  }
}
 8009d52:	3718      	adds	r7, #24
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d60:	2300      	movs	r3, #0
 8009d62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009d68:	e005      	b.n	8009d76 <USBD_GetLen+0x1e>
  {
    len++;
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	3301      	adds	r3, #1
 8009d6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	3301      	adds	r3, #1
 8009d74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1f5      	bne.n	8009d6a <USBD_GetLen+0x12>
  }

  return len;
 8009d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3714      	adds	r7, #20
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	68ba      	ldr	r2, [r7, #8]
 8009db6:	2100      	movs	r1, #0
 8009db8:	68f8      	ldr	r0, [r7, #12]
 8009dba:	f000 fc72 	bl	800a6a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3710      	adds	r7, #16
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	2100      	movs	r1, #0
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	f000 fc61 	bl	800a6a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b084      	sub	sp, #16
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	60f8      	str	r0, [r7, #12]
 8009df2:	60b9      	str	r1, [r7, #8]
 8009df4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2203      	movs	r2, #3
 8009dfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	68ba      	ldr	r2, [r7, #8]
 8009e1a:	2100      	movs	r1, #0
 8009e1c:	68f8      	ldr	r0, [r7, #12]
 8009e1e:	f000 fc61 	bl	800a6e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f000 fc50 	bl	800a6e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b082      	sub	sp, #8
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2204      	movs	r2, #4
 8009e5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009e5e:	2300      	movs	r3, #0
 8009e60:	2200      	movs	r2, #0
 8009e62:	2100      	movs	r1, #0
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f000 fc1c 	bl	800a6a2 <USBD_LL_Transmit>

  return USBD_OK;
 8009e6a:	2300      	movs	r3, #0
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3708      	adds	r7, #8
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}

08009e74 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b082      	sub	sp, #8
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2205      	movs	r2, #5
 8009e80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e84:	2300      	movs	r3, #0
 8009e86:	2200      	movs	r2, #0
 8009e88:	2100      	movs	r1, #0
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 fc2a 	bl	800a6e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
	...

08009e9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	4912      	ldr	r1, [pc, #72]	@ (8009eec <MX_USB_DEVICE_Init+0x50>)
 8009ea4:	4812      	ldr	r0, [pc, #72]	@ (8009ef0 <MX_USB_DEVICE_Init+0x54>)
 8009ea6:	f7fe fcd9 	bl	800885c <USBD_Init>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d001      	beq.n	8009eb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009eb0:	f7f6 ff7a 	bl	8000da8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009eb4:	490f      	ldr	r1, [pc, #60]	@ (8009ef4 <MX_USB_DEVICE_Init+0x58>)
 8009eb6:	480e      	ldr	r0, [pc, #56]	@ (8009ef0 <MX_USB_DEVICE_Init+0x54>)
 8009eb8:	f7fe fd00 	bl	80088bc <USBD_RegisterClass>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d001      	beq.n	8009ec6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009ec2:	f7f6 ff71 	bl	8000da8 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009ec6:	490c      	ldr	r1, [pc, #48]	@ (8009ef8 <MX_USB_DEVICE_Init+0x5c>)
 8009ec8:	4809      	ldr	r0, [pc, #36]	@ (8009ef0 <MX_USB_DEVICE_Init+0x54>)
 8009eca:	f7fe fcad 	bl	8008828 <USBD_CUSTOM_HID_RegisterInterface>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009ed4:	f7f6 ff68 	bl	8000da8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009ed8:	4805      	ldr	r0, [pc, #20]	@ (8009ef0 <MX_USB_DEVICE_Init+0x54>)
 8009eda:	f7fe fd25 	bl	8008928 <USBD_Start>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d001      	beq.n	8009ee8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009ee4:	f7f6 ff60 	bl	8000da8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009ee8:	bf00      	nop
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	200000c0 	.word	0x200000c0
 8009ef0:	200002dc 	.word	0x200002dc
 8009ef4:	2000000c 	.word	0x2000000c
 8009ef8:	200000b0 	.word	0x200000b0

08009efc <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */

  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDeviceFS) != (uint8_t)USBD_OK)
 8009f00:	4806      	ldr	r0, [pc, #24]	@ (8009f1c <CUSTOM_HID_Init_FS+0x20>)
 8009f02:	f7fe fc31 	bl	8008768 <USBD_CUSTOM_HID_ReceivePacket>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d004      	beq.n	8009f16 <CUSTOM_HID_Init_FS+0x1a>
    {
	  GROVE_LCD_DisplayOFF();
 8009f0c:	f7f6 fc08 	bl	8000720 <GROVE_LCD_DisplayOFF>
      return -1;
 8009f10:	f04f 33ff 	mov.w	r3, #4294967295
 8009f14:	e000      	b.n	8009f18 <CUSTOM_HID_Init_FS+0x1c>
    }
  return (USBD_OK);
 8009f16:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	200002dc 	.word	0x200002dc

08009f20 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009f20:	b480      	push	{r7}
 8009f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8009f24:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t * report_buffer)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 6 */
	if(!hid1.isOut){
 8009f38:	4b17      	ldr	r3, [pc, #92]	@ (8009f98 <CUSTOM_HID_OutEvent_FS+0x68>)
 8009f3a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	b2db      	uxtb	r3, r3
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d119      	bne.n	8009f7c <CUSTOM_HID_OutEvent_FS+0x4c>
		for(int i=0; i<6; i++){
 8009f48:	2300      	movs	r3, #0
 8009f4a:	60fb      	str	r3, [r7, #12]
 8009f4c:	e00c      	b.n	8009f68 <CUSTOM_HID_OutEvent_FS+0x38>
			hid1.report_buffer[i] = report_buffer[i];
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	4413      	add	r3, r2
 8009f54:	7819      	ldrb	r1, [r3, #0]
 8009f56:	4a10      	ldr	r2, [pc, #64]	@ (8009f98 <CUSTOM_HID_OutEvent_FS+0x68>)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	3347      	adds	r3, #71	@ 0x47
 8009f5e:	460a      	mov	r2, r1
 8009f60:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<6; i++){
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	3301      	adds	r3, #1
 8009f66:	60fb      	str	r3, [r7, #12]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2b05      	cmp	r3, #5
 8009f6c:	ddef      	ble.n	8009f4e <CUSTOM_HID_OutEvent_FS+0x1e>

		}
		hid1.isOut = 1;
 8009f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8009f98 <CUSTOM_HID_OutEvent_FS+0x68>)
 8009f70:	f892 3046 	ldrb.w	r3, [r2, #70]	@ 0x46
 8009f74:	f043 0302 	orr.w	r3, r3, #2
 8009f78:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46




  /* Start next USB packet transfer once data processing is completed */
  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDeviceFS) != (uint8_t)USBD_OK)
 8009f7c:	4807      	ldr	r0, [pc, #28]	@ (8009f9c <CUSTOM_HID_OutEvent_FS+0x6c>)
 8009f7e:	f7fe fbf3 	bl	8008768 <USBD_CUSTOM_HID_ReceivePacket>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d002      	beq.n	8009f8e <CUSTOM_HID_OutEvent_FS+0x5e>
  {
    return -1;
 8009f88:	f04f 33ff 	mov.w	r3, #4294967295
 8009f8c:	e000      	b.n	8009f90 <CUSTOM_HID_OutEvent_FS+0x60>
  }

  return (USBD_OK);
 8009f8e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	20000280 	.word	0x20000280
 8009f9c:	200002dc 	.word	0x200002dc

08009fa0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	6039      	str	r1, [r7, #0]
 8009faa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	2212      	movs	r2, #18
 8009fb0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009fb2:	4b03      	ldr	r3, [pc, #12]	@ (8009fc0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	200000dc 	.word	0x200000dc

08009fc4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	4603      	mov	r3, r0
 8009fcc:	6039      	str	r1, [r7, #0]
 8009fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	2204      	movs	r2, #4
 8009fd4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009fd6:	4b03      	ldr	r3, [pc, #12]	@ (8009fe4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr
 8009fe4:	200000f0 	.word	0x200000f0

08009fe8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	4603      	mov	r3, r0
 8009ff0:	6039      	str	r1, [r7, #0]
 8009ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009ff4:	79fb      	ldrb	r3, [r7, #7]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d105      	bne.n	800a006 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009ffa:	683a      	ldr	r2, [r7, #0]
 8009ffc:	4907      	ldr	r1, [pc, #28]	@ (800a01c <USBD_FS_ProductStrDescriptor+0x34>)
 8009ffe:	4808      	ldr	r0, [pc, #32]	@ (800a020 <USBD_FS_ProductStrDescriptor+0x38>)
 800a000:	f7ff fe58 	bl	8009cb4 <USBD_GetString>
 800a004:	e004      	b.n	800a010 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a006:	683a      	ldr	r2, [r7, #0]
 800a008:	4904      	ldr	r1, [pc, #16]	@ (800a01c <USBD_FS_ProductStrDescriptor+0x34>)
 800a00a:	4805      	ldr	r0, [pc, #20]	@ (800a020 <USBD_FS_ProductStrDescriptor+0x38>)
 800a00c:	f7ff fe52 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a010:	4b02      	ldr	r3, [pc, #8]	@ (800a01c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a012:	4618      	mov	r0, r3
 800a014:	3708      	adds	r7, #8
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	200005b8 	.word	0x200005b8
 800a020:	0800b12c 	.word	0x0800b12c

0800a024 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	4603      	mov	r3, r0
 800a02c:	6039      	str	r1, [r7, #0]
 800a02e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a030:	683a      	ldr	r2, [r7, #0]
 800a032:	4904      	ldr	r1, [pc, #16]	@ (800a044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a034:	4804      	ldr	r0, [pc, #16]	@ (800a048 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a036:	f7ff fe3d 	bl	8009cb4 <USBD_GetString>
  return USBD_StrDesc;
 800a03a:	4b02      	ldr	r3, [pc, #8]	@ (800a044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3708      	adds	r7, #8
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}
 800a044:	200005b8 	.word	0x200005b8
 800a048:	0800b14c 	.word	0x0800b14c

0800a04c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
 800a052:	4603      	mov	r3, r0
 800a054:	6039      	str	r1, [r7, #0]
 800a056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	221a      	movs	r2, #26
 800a05c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a05e:	f000 f843 	bl	800a0e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a062:	4b02      	ldr	r3, [pc, #8]	@ (800a06c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a064:	4618      	mov	r0, r3
 800a066:	3708      	adds	r7, #8
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	200000f4 	.word	0x200000f4

0800a070 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b082      	sub	sp, #8
 800a074:	af00      	add	r7, sp, #0
 800a076:	4603      	mov	r3, r0
 800a078:	6039      	str	r1, [r7, #0]
 800a07a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a07c:	79fb      	ldrb	r3, [r7, #7]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d105      	bne.n	800a08e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a082:	683a      	ldr	r2, [r7, #0]
 800a084:	4907      	ldr	r1, [pc, #28]	@ (800a0a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a086:	4808      	ldr	r0, [pc, #32]	@ (800a0a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a088:	f7ff fe14 	bl	8009cb4 <USBD_GetString>
 800a08c:	e004      	b.n	800a098 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a08e:	683a      	ldr	r2, [r7, #0]
 800a090:	4904      	ldr	r1, [pc, #16]	@ (800a0a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a092:	4805      	ldr	r0, [pc, #20]	@ (800a0a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a094:	f7ff fe0e 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a098:	4b02      	ldr	r3, [pc, #8]	@ (800a0a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3708      	adds	r7, #8
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	200005b8 	.word	0x200005b8
 800a0a8:	0800b160 	.word	0x0800b160

0800a0ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	6039      	str	r1, [r7, #0]
 800a0b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a0b8:	79fb      	ldrb	r3, [r7, #7]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d105      	bne.n	800a0ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a0be:	683a      	ldr	r2, [r7, #0]
 800a0c0:	4907      	ldr	r1, [pc, #28]	@ (800a0e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a0c2:	4808      	ldr	r0, [pc, #32]	@ (800a0e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a0c4:	f7ff fdf6 	bl	8009cb4 <USBD_GetString>
 800a0c8:	e004      	b.n	800a0d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a0ca:	683a      	ldr	r2, [r7, #0]
 800a0cc:	4904      	ldr	r1, [pc, #16]	@ (800a0e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a0ce:	4805      	ldr	r0, [pc, #20]	@ (800a0e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a0d0:	f7ff fdf0 	bl	8009cb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0d4:	4b02      	ldr	r3, [pc, #8]	@ (800a0e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3708      	adds	r7, #8
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	200005b8 	.word	0x200005b8
 800a0e4:	0800b174 	.word	0x0800b174

0800a0e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a0ee:	4b0f      	ldr	r3, [pc, #60]	@ (800a12c <Get_SerialNum+0x44>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a0f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a130 <Get_SerialNum+0x48>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a0fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a134 <Get_SerialNum+0x4c>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4413      	add	r3, r2
 800a106:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d009      	beq.n	800a122 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a10e:	2208      	movs	r2, #8
 800a110:	4909      	ldr	r1, [pc, #36]	@ (800a138 <Get_SerialNum+0x50>)
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f000 f814 	bl	800a140 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a118:	2204      	movs	r2, #4
 800a11a:	4908      	ldr	r1, [pc, #32]	@ (800a13c <Get_SerialNum+0x54>)
 800a11c:	68b8      	ldr	r0, [r7, #8]
 800a11e:	f000 f80f 	bl	800a140 <IntToUnicode>
  }
}
 800a122:	bf00      	nop
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	1fff7a10 	.word	0x1fff7a10
 800a130:	1fff7a14 	.word	0x1fff7a14
 800a134:	1fff7a18 	.word	0x1fff7a18
 800a138:	200000f6 	.word	0x200000f6
 800a13c:	20000106 	.word	0x20000106

0800a140 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a140:	b480      	push	{r7}
 800a142:	b087      	sub	sp, #28
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	60b9      	str	r1, [r7, #8]
 800a14a:	4613      	mov	r3, r2
 800a14c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a152:	2300      	movs	r3, #0
 800a154:	75fb      	strb	r3, [r7, #23]
 800a156:	e027      	b.n	800a1a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	0f1b      	lsrs	r3, r3, #28
 800a15c:	2b09      	cmp	r3, #9
 800a15e:	d80b      	bhi.n	800a178 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	0f1b      	lsrs	r3, r3, #28
 800a164:	b2da      	uxtb	r2, r3
 800a166:	7dfb      	ldrb	r3, [r7, #23]
 800a168:	005b      	lsls	r3, r3, #1
 800a16a:	4619      	mov	r1, r3
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	440b      	add	r3, r1
 800a170:	3230      	adds	r2, #48	@ 0x30
 800a172:	b2d2      	uxtb	r2, r2
 800a174:	701a      	strb	r2, [r3, #0]
 800a176:	e00a      	b.n	800a18e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	0f1b      	lsrs	r3, r3, #28
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	7dfb      	ldrb	r3, [r7, #23]
 800a180:	005b      	lsls	r3, r3, #1
 800a182:	4619      	mov	r1, r3
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	440b      	add	r3, r1
 800a188:	3237      	adds	r2, #55	@ 0x37
 800a18a:	b2d2      	uxtb	r2, r2
 800a18c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	011b      	lsls	r3, r3, #4
 800a192:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	005b      	lsls	r3, r3, #1
 800a198:	3301      	adds	r3, #1
 800a19a:	68ba      	ldr	r2, [r7, #8]
 800a19c:	4413      	add	r3, r2
 800a19e:	2200      	movs	r2, #0
 800a1a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a1a2:	7dfb      	ldrb	r3, [r7, #23]
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	75fb      	strb	r3, [r7, #23]
 800a1a8:	7dfa      	ldrb	r2, [r7, #23]
 800a1aa:	79fb      	ldrb	r3, [r7, #7]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d3d3      	bcc.n	800a158 <IntToUnicode+0x18>
  }
}
 800a1b0:	bf00      	nop
 800a1b2:	bf00      	nop
 800a1b4:	371c      	adds	r7, #28
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
	...

0800a1c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b08a      	sub	sp, #40	@ 0x28
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a1c8:	f107 0314 	add.w	r3, r7, #20
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	601a      	str	r2, [r3, #0]
 800a1d0:	605a      	str	r2, [r3, #4]
 800a1d2:	609a      	str	r2, [r3, #8]
 800a1d4:	60da      	str	r2, [r3, #12]
 800a1d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1e0:	d13a      	bne.n	800a258 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	613b      	str	r3, [r7, #16]
 800a1e6:	4b1e      	ldr	r3, [pc, #120]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a1e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1ea:	4a1d      	ldr	r2, [pc, #116]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a1ec:	f043 0301 	orr.w	r3, r3, #1
 800a1f0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a1f2:	4b1b      	ldr	r3, [pc, #108]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a1f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	613b      	str	r3, [r7, #16]
 800a1fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a1fe:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a204:	2302      	movs	r3, #2
 800a206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a208:	2300      	movs	r3, #0
 800a20a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a20c:	2303      	movs	r3, #3
 800a20e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a210:	230a      	movs	r3, #10
 800a212:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a214:	f107 0314 	add.w	r3, r7, #20
 800a218:	4619      	mov	r1, r3
 800a21a:	4812      	ldr	r0, [pc, #72]	@ (800a264 <HAL_PCD_MspInit+0xa4>)
 800a21c:	f7f8 fa14 	bl	8002648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a220:	4b0f      	ldr	r3, [pc, #60]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a224:	4a0e      	ldr	r2, [pc, #56]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a22a:	6353      	str	r3, [r2, #52]	@ 0x34
 800a22c:	2300      	movs	r3, #0
 800a22e:	60fb      	str	r3, [r7, #12]
 800a230:	4b0b      	ldr	r3, [pc, #44]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a234:	4a0a      	ldr	r2, [pc, #40]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a236:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a23a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a23c:	4b08      	ldr	r3, [pc, #32]	@ (800a260 <HAL_PCD_MspInit+0xa0>)
 800a23e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a240:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a244:	60fb      	str	r3, [r7, #12]
 800a246:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a248:	2200      	movs	r2, #0
 800a24a:	2100      	movs	r1, #0
 800a24c:	2043      	movs	r0, #67	@ 0x43
 800a24e:	f7f7 fe24 	bl	8001e9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a252:	2043      	movs	r0, #67	@ 0x43
 800a254:	f7f7 fe3d 	bl	8001ed2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a258:	bf00      	nop
 800a25a:	3728      	adds	r7, #40	@ 0x28
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	40023800 	.word	0x40023800
 800a264:	40020000 	.word	0x40020000

0800a268 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a27c:	4619      	mov	r1, r3
 800a27e:	4610      	mov	r0, r2
 800a280:	f7fe fb9f 	bl	80089c2 <USBD_LL_SetupStage>
}
 800a284:	bf00      	nop
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	460b      	mov	r3, r1
 800a296:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a29e:	78fa      	ldrb	r2, [r7, #3]
 800a2a0:	6879      	ldr	r1, [r7, #4]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	00db      	lsls	r3, r3, #3
 800a2a6:	4413      	add	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	440b      	add	r3, r1
 800a2ac:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	78fb      	ldrb	r3, [r7, #3]
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	f7fe fbd9 	bl	8008a6c <USBD_LL_DataOutStage>
}
 800a2ba:	bf00      	nop
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b082      	sub	sp, #8
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	460b      	mov	r3, r1
 800a2cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a2d4:	78fa      	ldrb	r2, [r7, #3]
 800a2d6:	6879      	ldr	r1, [r7, #4]
 800a2d8:	4613      	mov	r3, r2
 800a2da:	00db      	lsls	r3, r3, #3
 800a2dc:	4413      	add	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	440b      	add	r3, r1
 800a2e2:	3320      	adds	r3, #32
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	78fb      	ldrb	r3, [r7, #3]
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	f7fe fc7b 	bl	8008be4 <USBD_LL_DataInStage>
}
 800a2ee:	bf00      	nop
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b082      	sub	sp, #8
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a304:	4618      	mov	r0, r3
 800a306:	f7fe fdbf 	bl	8008e88 <USBD_LL_SOF>
}
 800a30a:	bf00      	nop
 800a30c:	3708      	adds	r7, #8
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}

0800a312 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a312:	b580      	push	{r7, lr}
 800a314:	b084      	sub	sp, #16
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a31a:	2301      	movs	r3, #1
 800a31c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	79db      	ldrb	r3, [r3, #7]
 800a322:	2b02      	cmp	r3, #2
 800a324:	d001      	beq.n	800a32a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a326:	f7f6 fd3f 	bl	8000da8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a330:	7bfa      	ldrb	r2, [r7, #15]
 800a332:	4611      	mov	r1, r2
 800a334:	4618      	mov	r0, r3
 800a336:	f7fe fd63 	bl	8008e00 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a340:	4618      	mov	r0, r3
 800a342:	f7fe fd0a 	bl	8008d5a <USBD_LL_Reset>
}
 800a346:	bf00      	nop
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
	...

0800a350 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a35e:	4618      	mov	r0, r3
 800a360:	f7fe fd5e 	bl	8008e20 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	6812      	ldr	r2, [r2, #0]
 800a372:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a376:	f043 0301 	orr.w	r3, r3, #1
 800a37a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	7adb      	ldrb	r3, [r3, #11]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d005      	beq.n	800a390 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a384:	4b04      	ldr	r3, [pc, #16]	@ (800a398 <HAL_PCD_SuspendCallback+0x48>)
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	4a03      	ldr	r2, [pc, #12]	@ (800a398 <HAL_PCD_SuspendCallback+0x48>)
 800a38a:	f043 0306 	orr.w	r3, r3, #6
 800a38e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a390:	bf00      	nop
 800a392:	3708      	adds	r7, #8
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	e000ed00 	.word	0xe000ed00

0800a39c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe fd54 	bl	8008e58 <USBD_LL_Resume>
}
 800a3b0:	bf00      	nop
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a3ca:	78fa      	ldrb	r2, [r7, #3]
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fe fdac 	bl	8008f2c <USBD_LL_IsoOUTIncomplete>
}
 800a3d4:	bf00      	nop
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	460b      	mov	r3, r1
 800a3e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a3ee:	78fa      	ldrb	r2, [r7, #3]
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe fd68 	bl	8008ec8 <USBD_LL_IsoINIncomplete>
}
 800a3f8:	bf00      	nop
 800a3fa:	3708      	adds	r7, #8
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a40e:	4618      	mov	r0, r3
 800a410:	f7fe fdbe 	bl	8008f90 <USBD_LL_DevConnected>
}
 800a414:	bf00      	nop
 800a416:	3708      	adds	r7, #8
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7fe fdbb 	bl	8008fa6 <USBD_LL_DevDisconnected>
}
 800a430:	bf00      	nop
 800a432:	3708      	adds	r7, #8
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}

0800a438 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d13c      	bne.n	800a4c2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a448:	4a20      	ldr	r2, [pc, #128]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a1e      	ldr	r2, [pc, #120]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a454:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a458:	4b1c      	ldr	r3, [pc, #112]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a45a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a45e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a460:	4b1a      	ldr	r3, [pc, #104]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a462:	2204      	movs	r2, #4
 800a464:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a466:	4b19      	ldr	r3, [pc, #100]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a468:	2202      	movs	r2, #2
 800a46a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a46c:	4b17      	ldr	r3, [pc, #92]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a46e:	2200      	movs	r2, #0
 800a470:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a472:	4b16      	ldr	r3, [pc, #88]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a474:	2202      	movs	r2, #2
 800a476:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a478:	4b14      	ldr	r3, [pc, #80]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a47e:	4b13      	ldr	r3, [pc, #76]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a480:	2200      	movs	r2, #0
 800a482:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a484:	4b11      	ldr	r3, [pc, #68]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a486:	2200      	movs	r2, #0
 800a488:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a48a:	4b10      	ldr	r3, [pc, #64]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a48c:	2200      	movs	r2, #0
 800a48e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a490:	4b0e      	ldr	r3, [pc, #56]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a492:	2200      	movs	r2, #0
 800a494:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a496:	480d      	ldr	r0, [pc, #52]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a498:	f7fa fc04 	bl	8004ca4 <HAL_PCD_Init>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a4a2:	f7f6 fc81 	bl	8000da8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a4a6:	2180      	movs	r1, #128	@ 0x80
 800a4a8:	4808      	ldr	r0, [pc, #32]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a4aa:	f7fb fe18 	bl	80060de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a4ae:	2240      	movs	r2, #64	@ 0x40
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	4806      	ldr	r0, [pc, #24]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a4b4:	f7fb fdcc 	bl	8006050 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a4b8:	2280      	movs	r2, #128	@ 0x80
 800a4ba:	2101      	movs	r1, #1
 800a4bc:	4803      	ldr	r0, [pc, #12]	@ (800a4cc <USBD_LL_Init+0x94>)
 800a4be:	f7fb fdc7 	bl	8006050 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	200007b8 	.word	0x200007b8

0800a4d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b084      	sub	sp, #16
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7fa fceb 	bl	8004ec2 <HAL_PCD_Start>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 f930 	bl	800a758 <USBD_Get_USB_Status>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a506:	b580      	push	{r7, lr}
 800a508:	b084      	sub	sp, #16
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	4608      	mov	r0, r1
 800a510:	4611      	mov	r1, r2
 800a512:	461a      	mov	r2, r3
 800a514:	4603      	mov	r3, r0
 800a516:	70fb      	strb	r3, [r7, #3]
 800a518:	460b      	mov	r3, r1
 800a51a:	70bb      	strb	r3, [r7, #2]
 800a51c:	4613      	mov	r3, r2
 800a51e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a520:	2300      	movs	r3, #0
 800a522:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a524:	2300      	movs	r3, #0
 800a526:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a52e:	78bb      	ldrb	r3, [r7, #2]
 800a530:	883a      	ldrh	r2, [r7, #0]
 800a532:	78f9      	ldrb	r1, [r7, #3]
 800a534:	f7fb f9bf 	bl	80058b6 <HAL_PCD_EP_Open>
 800a538:	4603      	mov	r3, r0
 800a53a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a53c:	7bfb      	ldrb	r3, [r7, #15]
 800a53e:	4618      	mov	r0, r3
 800a540:	f000 f90a 	bl	800a758 <USBD_Get_USB_Status>
 800a544:	4603      	mov	r3, r0
 800a546:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a548:	7bbb      	ldrb	r3, [r7, #14]
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3710      	adds	r7, #16
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b084      	sub	sp, #16
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
 800a55a:	460b      	mov	r3, r1
 800a55c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a55e:	2300      	movs	r3, #0
 800a560:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a56c:	78fa      	ldrb	r2, [r7, #3]
 800a56e:	4611      	mov	r1, r2
 800a570:	4618      	mov	r0, r3
 800a572:	f7fb fa0a 	bl	800598a <HAL_PCD_EP_Close>
 800a576:	4603      	mov	r3, r0
 800a578:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
 800a57c:	4618      	mov	r0, r3
 800a57e:	f000 f8eb 	bl	800a758 <USBD_Get_USB_Status>
 800a582:	4603      	mov	r3, r0
 800a584:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a586:	7bbb      	ldrb	r3, [r7, #14]
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3710      	adds	r7, #16
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	460b      	mov	r3, r1
 800a59a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a59c:	2300      	movs	r3, #0
 800a59e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5aa:	78fa      	ldrb	r2, [r7, #3]
 800a5ac:	4611      	mov	r1, r2
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fb faaa 	bl	8005b08 <HAL_PCD_EP_SetStall>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5b8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f000 f8cc 	bl	800a758 <USBD_Get_USB_Status>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b084      	sub	sp, #16
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5e8:	78fa      	ldrb	r2, [r7, #3]
 800a5ea:	4611      	mov	r1, r2
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fb faee 	bl	8005bce <HAL_PCD_EP_ClrStall>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5f6:	7bfb      	ldrb	r3, [r7, #15]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 f8ad 	bl	800a758 <USBD_Get_USB_Status>
 800a5fe:	4603      	mov	r3, r0
 800a600:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a602:	7bbb      	ldrb	r3, [r7, #14]
}
 800a604:	4618      	mov	r0, r3
 800a606:	3710      	adds	r7, #16
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b085      	sub	sp, #20
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	460b      	mov	r3, r1
 800a616:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a61e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a620:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a624:	2b00      	cmp	r3, #0
 800a626:	da0b      	bge.n	800a640 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a628:	78fb      	ldrb	r3, [r7, #3]
 800a62a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a62e:	68f9      	ldr	r1, [r7, #12]
 800a630:	4613      	mov	r3, r2
 800a632:	00db      	lsls	r3, r3, #3
 800a634:	4413      	add	r3, r2
 800a636:	009b      	lsls	r3, r3, #2
 800a638:	440b      	add	r3, r1
 800a63a:	3316      	adds	r3, #22
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	e00b      	b.n	800a658 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a640:	78fb      	ldrb	r3, [r7, #3]
 800a642:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a646:	68f9      	ldr	r1, [r7, #12]
 800a648:	4613      	mov	r3, r2
 800a64a:	00db      	lsls	r3, r3, #3
 800a64c:	4413      	add	r3, r2
 800a64e:	009b      	lsls	r3, r3, #2
 800a650:	440b      	add	r3, r1
 800a652:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a656:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3714      	adds	r7, #20
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr

0800a664 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b084      	sub	sp, #16
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	460b      	mov	r3, r1
 800a66e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a670:	2300      	movs	r3, #0
 800a672:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a674:	2300      	movs	r3, #0
 800a676:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a67e:	78fa      	ldrb	r2, [r7, #3]
 800a680:	4611      	mov	r1, r2
 800a682:	4618      	mov	r0, r3
 800a684:	f7fb f8f3 	bl	800586e <HAL_PCD_SetAddress>
 800a688:	4603      	mov	r3, r0
 800a68a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	4618      	mov	r0, r3
 800a690:	f000 f862 	bl	800a758 <USBD_Get_USB_Status>
 800a694:	4603      	mov	r3, r0
 800a696:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a698:	7bbb      	ldrb	r3, [r7, #14]
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3710      	adds	r7, #16
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}

0800a6a2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b086      	sub	sp, #24
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	60f8      	str	r0, [r7, #12]
 800a6aa:	607a      	str	r2, [r7, #4]
 800a6ac:	603b      	str	r3, [r7, #0]
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a6c0:	7af9      	ldrb	r1, [r7, #11]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	f7fb f9e5 	bl	8005a94 <HAL_PCD_EP_Transmit>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6ce:	7dfb      	ldrb	r3, [r7, #23]
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f000 f841 	bl	800a758 <USBD_Get_USB_Status>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a6da:	7dbb      	ldrb	r3, [r7, #22]
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3718      	adds	r7, #24
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b086      	sub	sp, #24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	607a      	str	r2, [r7, #4]
 800a6ee:	603b      	str	r3, [r7, #0]
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a702:	7af9      	ldrb	r1, [r7, #11]
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	f7fb f989 	bl	8005a1e <HAL_PCD_EP_Receive>
 800a70c:	4603      	mov	r3, r0
 800a70e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a710:	7dfb      	ldrb	r3, [r7, #23]
 800a712:	4618      	mov	r0, r3
 800a714:	f000 f820 	bl	800a758 <USBD_Get_USB_Status>
 800a718:	4603      	mov	r3, r0
 800a71a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a71c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3718      	adds	r7, #24
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
	...

0800a728 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800a730:	4b03      	ldr	r3, [pc, #12]	@ (800a740 <USBD_static_malloc+0x18>)
}
 800a732:	4618      	mov	r0, r3
 800a734:	370c      	adds	r7, #12
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	20000c9c 	.word	0x20000c9c

0800a744 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a744:	b480      	push	{r7}
 800a746:	b083      	sub	sp, #12
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]

}
 800a74c:	bf00      	nop
 800a74e:	370c      	adds	r7, #12
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	4603      	mov	r3, r0
 800a760:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a766:	79fb      	ldrb	r3, [r7, #7]
 800a768:	2b03      	cmp	r3, #3
 800a76a:	d817      	bhi.n	800a79c <USBD_Get_USB_Status+0x44>
 800a76c:	a201      	add	r2, pc, #4	@ (adr r2, 800a774 <USBD_Get_USB_Status+0x1c>)
 800a76e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a772:	bf00      	nop
 800a774:	0800a785 	.word	0x0800a785
 800a778:	0800a78b 	.word	0x0800a78b
 800a77c:	0800a791 	.word	0x0800a791
 800a780:	0800a797 	.word	0x0800a797
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a784:	2300      	movs	r3, #0
 800a786:	73fb      	strb	r3, [r7, #15]
    break;
 800a788:	e00b      	b.n	800a7a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a78a:	2303      	movs	r3, #3
 800a78c:	73fb      	strb	r3, [r7, #15]
    break;
 800a78e:	e008      	b.n	800a7a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a790:	2301      	movs	r3, #1
 800a792:	73fb      	strb	r3, [r7, #15]
    break;
 800a794:	e005      	b.n	800a7a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a796:	2303      	movs	r3, #3
 800a798:	73fb      	strb	r3, [r7, #15]
    break;
 800a79a:	e002      	b.n	800a7a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a79c:	2303      	movs	r3, #3
 800a79e:	73fb      	strb	r3, [r7, #15]
    break;
 800a7a0:	bf00      	nop
  }
  return usb_status;
 800a7a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	3714      	adds	r7, #20
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr

0800a7b0 <siprintf>:
 800a7b0:	b40e      	push	{r1, r2, r3}
 800a7b2:	b510      	push	{r4, lr}
 800a7b4:	b09d      	sub	sp, #116	@ 0x74
 800a7b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a7b8:	9002      	str	r0, [sp, #8]
 800a7ba:	9006      	str	r0, [sp, #24]
 800a7bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a7c0:	480a      	ldr	r0, [pc, #40]	@ (800a7ec <siprintf+0x3c>)
 800a7c2:	9107      	str	r1, [sp, #28]
 800a7c4:	9104      	str	r1, [sp, #16]
 800a7c6:	490a      	ldr	r1, [pc, #40]	@ (800a7f0 <siprintf+0x40>)
 800a7c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7cc:	9105      	str	r1, [sp, #20]
 800a7ce:	2400      	movs	r4, #0
 800a7d0:	a902      	add	r1, sp, #8
 800a7d2:	6800      	ldr	r0, [r0, #0]
 800a7d4:	9301      	str	r3, [sp, #4]
 800a7d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a7d8:	f000 f994 	bl	800ab04 <_svfiprintf_r>
 800a7dc:	9b02      	ldr	r3, [sp, #8]
 800a7de:	701c      	strb	r4, [r3, #0]
 800a7e0:	b01d      	add	sp, #116	@ 0x74
 800a7e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7e6:	b003      	add	sp, #12
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	20000110 	.word	0x20000110
 800a7f0:	ffff0208 	.word	0xffff0208

0800a7f4 <memset>:
 800a7f4:	4402      	add	r2, r0
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d100      	bne.n	800a7fe <memset+0xa>
 800a7fc:	4770      	bx	lr
 800a7fe:	f803 1b01 	strb.w	r1, [r3], #1
 800a802:	e7f9      	b.n	800a7f8 <memset+0x4>

0800a804 <__errno>:
 800a804:	4b01      	ldr	r3, [pc, #4]	@ (800a80c <__errno+0x8>)
 800a806:	6818      	ldr	r0, [r3, #0]
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	20000110 	.word	0x20000110

0800a810 <__libc_init_array>:
 800a810:	b570      	push	{r4, r5, r6, lr}
 800a812:	4d0d      	ldr	r5, [pc, #52]	@ (800a848 <__libc_init_array+0x38>)
 800a814:	4c0d      	ldr	r4, [pc, #52]	@ (800a84c <__libc_init_array+0x3c>)
 800a816:	1b64      	subs	r4, r4, r5
 800a818:	10a4      	asrs	r4, r4, #2
 800a81a:	2600      	movs	r6, #0
 800a81c:	42a6      	cmp	r6, r4
 800a81e:	d109      	bne.n	800a834 <__libc_init_array+0x24>
 800a820:	4d0b      	ldr	r5, [pc, #44]	@ (800a850 <__libc_init_array+0x40>)
 800a822:	4c0c      	ldr	r4, [pc, #48]	@ (800a854 <__libc_init_array+0x44>)
 800a824:	f000 fc64 	bl	800b0f0 <_init>
 800a828:	1b64      	subs	r4, r4, r5
 800a82a:	10a4      	asrs	r4, r4, #2
 800a82c:	2600      	movs	r6, #0
 800a82e:	42a6      	cmp	r6, r4
 800a830:	d105      	bne.n	800a83e <__libc_init_array+0x2e>
 800a832:	bd70      	pop	{r4, r5, r6, pc}
 800a834:	f855 3b04 	ldr.w	r3, [r5], #4
 800a838:	4798      	blx	r3
 800a83a:	3601      	adds	r6, #1
 800a83c:	e7ee      	b.n	800a81c <__libc_init_array+0xc>
 800a83e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a842:	4798      	blx	r3
 800a844:	3601      	adds	r6, #1
 800a846:	e7f2      	b.n	800a82e <__libc_init_array+0x1e>
 800a848:	0800b1e8 	.word	0x0800b1e8
 800a84c:	0800b1e8 	.word	0x0800b1e8
 800a850:	0800b1e8 	.word	0x0800b1e8
 800a854:	0800b1ec 	.word	0x0800b1ec

0800a858 <__retarget_lock_acquire_recursive>:
 800a858:	4770      	bx	lr

0800a85a <__retarget_lock_release_recursive>:
 800a85a:	4770      	bx	lr

0800a85c <_free_r>:
 800a85c:	b538      	push	{r3, r4, r5, lr}
 800a85e:	4605      	mov	r5, r0
 800a860:	2900      	cmp	r1, #0
 800a862:	d041      	beq.n	800a8e8 <_free_r+0x8c>
 800a864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a868:	1f0c      	subs	r4, r1, #4
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	bfb8      	it	lt
 800a86e:	18e4      	addlt	r4, r4, r3
 800a870:	f000 f8e0 	bl	800aa34 <__malloc_lock>
 800a874:	4a1d      	ldr	r2, [pc, #116]	@ (800a8ec <_free_r+0x90>)
 800a876:	6813      	ldr	r3, [r2, #0]
 800a878:	b933      	cbnz	r3, 800a888 <_free_r+0x2c>
 800a87a:	6063      	str	r3, [r4, #4]
 800a87c:	6014      	str	r4, [r2, #0]
 800a87e:	4628      	mov	r0, r5
 800a880:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a884:	f000 b8dc 	b.w	800aa40 <__malloc_unlock>
 800a888:	42a3      	cmp	r3, r4
 800a88a:	d908      	bls.n	800a89e <_free_r+0x42>
 800a88c:	6820      	ldr	r0, [r4, #0]
 800a88e:	1821      	adds	r1, r4, r0
 800a890:	428b      	cmp	r3, r1
 800a892:	bf01      	itttt	eq
 800a894:	6819      	ldreq	r1, [r3, #0]
 800a896:	685b      	ldreq	r3, [r3, #4]
 800a898:	1809      	addeq	r1, r1, r0
 800a89a:	6021      	streq	r1, [r4, #0]
 800a89c:	e7ed      	b.n	800a87a <_free_r+0x1e>
 800a89e:	461a      	mov	r2, r3
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	b10b      	cbz	r3, 800a8a8 <_free_r+0x4c>
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	d9fa      	bls.n	800a89e <_free_r+0x42>
 800a8a8:	6811      	ldr	r1, [r2, #0]
 800a8aa:	1850      	adds	r0, r2, r1
 800a8ac:	42a0      	cmp	r0, r4
 800a8ae:	d10b      	bne.n	800a8c8 <_free_r+0x6c>
 800a8b0:	6820      	ldr	r0, [r4, #0]
 800a8b2:	4401      	add	r1, r0
 800a8b4:	1850      	adds	r0, r2, r1
 800a8b6:	4283      	cmp	r3, r0
 800a8b8:	6011      	str	r1, [r2, #0]
 800a8ba:	d1e0      	bne.n	800a87e <_free_r+0x22>
 800a8bc:	6818      	ldr	r0, [r3, #0]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	6053      	str	r3, [r2, #4]
 800a8c2:	4408      	add	r0, r1
 800a8c4:	6010      	str	r0, [r2, #0]
 800a8c6:	e7da      	b.n	800a87e <_free_r+0x22>
 800a8c8:	d902      	bls.n	800a8d0 <_free_r+0x74>
 800a8ca:	230c      	movs	r3, #12
 800a8cc:	602b      	str	r3, [r5, #0]
 800a8ce:	e7d6      	b.n	800a87e <_free_r+0x22>
 800a8d0:	6820      	ldr	r0, [r4, #0]
 800a8d2:	1821      	adds	r1, r4, r0
 800a8d4:	428b      	cmp	r3, r1
 800a8d6:	bf04      	itt	eq
 800a8d8:	6819      	ldreq	r1, [r3, #0]
 800a8da:	685b      	ldreq	r3, [r3, #4]
 800a8dc:	6063      	str	r3, [r4, #4]
 800a8de:	bf04      	itt	eq
 800a8e0:	1809      	addeq	r1, r1, r0
 800a8e2:	6021      	streq	r1, [r4, #0]
 800a8e4:	6054      	str	r4, [r2, #4]
 800a8e6:	e7ca      	b.n	800a87e <_free_r+0x22>
 800a8e8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ea:	bf00      	nop
 800a8ec:	20000e00 	.word	0x20000e00

0800a8f0 <sbrk_aligned>:
 800a8f0:	b570      	push	{r4, r5, r6, lr}
 800a8f2:	4e0f      	ldr	r6, [pc, #60]	@ (800a930 <sbrk_aligned+0x40>)
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	6831      	ldr	r1, [r6, #0]
 800a8f8:	4605      	mov	r5, r0
 800a8fa:	b911      	cbnz	r1, 800a902 <sbrk_aligned+0x12>
 800a8fc:	f000 fba4 	bl	800b048 <_sbrk_r>
 800a900:	6030      	str	r0, [r6, #0]
 800a902:	4621      	mov	r1, r4
 800a904:	4628      	mov	r0, r5
 800a906:	f000 fb9f 	bl	800b048 <_sbrk_r>
 800a90a:	1c43      	adds	r3, r0, #1
 800a90c:	d103      	bne.n	800a916 <sbrk_aligned+0x26>
 800a90e:	f04f 34ff 	mov.w	r4, #4294967295
 800a912:	4620      	mov	r0, r4
 800a914:	bd70      	pop	{r4, r5, r6, pc}
 800a916:	1cc4      	adds	r4, r0, #3
 800a918:	f024 0403 	bic.w	r4, r4, #3
 800a91c:	42a0      	cmp	r0, r4
 800a91e:	d0f8      	beq.n	800a912 <sbrk_aligned+0x22>
 800a920:	1a21      	subs	r1, r4, r0
 800a922:	4628      	mov	r0, r5
 800a924:	f000 fb90 	bl	800b048 <_sbrk_r>
 800a928:	3001      	adds	r0, #1
 800a92a:	d1f2      	bne.n	800a912 <sbrk_aligned+0x22>
 800a92c:	e7ef      	b.n	800a90e <sbrk_aligned+0x1e>
 800a92e:	bf00      	nop
 800a930:	20000dfc 	.word	0x20000dfc

0800a934 <_malloc_r>:
 800a934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a938:	1ccd      	adds	r5, r1, #3
 800a93a:	f025 0503 	bic.w	r5, r5, #3
 800a93e:	3508      	adds	r5, #8
 800a940:	2d0c      	cmp	r5, #12
 800a942:	bf38      	it	cc
 800a944:	250c      	movcc	r5, #12
 800a946:	2d00      	cmp	r5, #0
 800a948:	4606      	mov	r6, r0
 800a94a:	db01      	blt.n	800a950 <_malloc_r+0x1c>
 800a94c:	42a9      	cmp	r1, r5
 800a94e:	d904      	bls.n	800a95a <_malloc_r+0x26>
 800a950:	230c      	movs	r3, #12
 800a952:	6033      	str	r3, [r6, #0]
 800a954:	2000      	movs	r0, #0
 800a956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a95a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa30 <_malloc_r+0xfc>
 800a95e:	f000 f869 	bl	800aa34 <__malloc_lock>
 800a962:	f8d8 3000 	ldr.w	r3, [r8]
 800a966:	461c      	mov	r4, r3
 800a968:	bb44      	cbnz	r4, 800a9bc <_malloc_r+0x88>
 800a96a:	4629      	mov	r1, r5
 800a96c:	4630      	mov	r0, r6
 800a96e:	f7ff ffbf 	bl	800a8f0 <sbrk_aligned>
 800a972:	1c43      	adds	r3, r0, #1
 800a974:	4604      	mov	r4, r0
 800a976:	d158      	bne.n	800aa2a <_malloc_r+0xf6>
 800a978:	f8d8 4000 	ldr.w	r4, [r8]
 800a97c:	4627      	mov	r7, r4
 800a97e:	2f00      	cmp	r7, #0
 800a980:	d143      	bne.n	800aa0a <_malloc_r+0xd6>
 800a982:	2c00      	cmp	r4, #0
 800a984:	d04b      	beq.n	800aa1e <_malloc_r+0xea>
 800a986:	6823      	ldr	r3, [r4, #0]
 800a988:	4639      	mov	r1, r7
 800a98a:	4630      	mov	r0, r6
 800a98c:	eb04 0903 	add.w	r9, r4, r3
 800a990:	f000 fb5a 	bl	800b048 <_sbrk_r>
 800a994:	4581      	cmp	r9, r0
 800a996:	d142      	bne.n	800aa1e <_malloc_r+0xea>
 800a998:	6821      	ldr	r1, [r4, #0]
 800a99a:	1a6d      	subs	r5, r5, r1
 800a99c:	4629      	mov	r1, r5
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f7ff ffa6 	bl	800a8f0 <sbrk_aligned>
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	d03a      	beq.n	800aa1e <_malloc_r+0xea>
 800a9a8:	6823      	ldr	r3, [r4, #0]
 800a9aa:	442b      	add	r3, r5
 800a9ac:	6023      	str	r3, [r4, #0]
 800a9ae:	f8d8 3000 	ldr.w	r3, [r8]
 800a9b2:	685a      	ldr	r2, [r3, #4]
 800a9b4:	bb62      	cbnz	r2, 800aa10 <_malloc_r+0xdc>
 800a9b6:	f8c8 7000 	str.w	r7, [r8]
 800a9ba:	e00f      	b.n	800a9dc <_malloc_r+0xa8>
 800a9bc:	6822      	ldr	r2, [r4, #0]
 800a9be:	1b52      	subs	r2, r2, r5
 800a9c0:	d420      	bmi.n	800aa04 <_malloc_r+0xd0>
 800a9c2:	2a0b      	cmp	r2, #11
 800a9c4:	d917      	bls.n	800a9f6 <_malloc_r+0xc2>
 800a9c6:	1961      	adds	r1, r4, r5
 800a9c8:	42a3      	cmp	r3, r4
 800a9ca:	6025      	str	r5, [r4, #0]
 800a9cc:	bf18      	it	ne
 800a9ce:	6059      	strne	r1, [r3, #4]
 800a9d0:	6863      	ldr	r3, [r4, #4]
 800a9d2:	bf08      	it	eq
 800a9d4:	f8c8 1000 	streq.w	r1, [r8]
 800a9d8:	5162      	str	r2, [r4, r5]
 800a9da:	604b      	str	r3, [r1, #4]
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f000 f82f 	bl	800aa40 <__malloc_unlock>
 800a9e2:	f104 000b 	add.w	r0, r4, #11
 800a9e6:	1d23      	adds	r3, r4, #4
 800a9e8:	f020 0007 	bic.w	r0, r0, #7
 800a9ec:	1ac2      	subs	r2, r0, r3
 800a9ee:	bf1c      	itt	ne
 800a9f0:	1a1b      	subne	r3, r3, r0
 800a9f2:	50a3      	strne	r3, [r4, r2]
 800a9f4:	e7af      	b.n	800a956 <_malloc_r+0x22>
 800a9f6:	6862      	ldr	r2, [r4, #4]
 800a9f8:	42a3      	cmp	r3, r4
 800a9fa:	bf0c      	ite	eq
 800a9fc:	f8c8 2000 	streq.w	r2, [r8]
 800aa00:	605a      	strne	r2, [r3, #4]
 800aa02:	e7eb      	b.n	800a9dc <_malloc_r+0xa8>
 800aa04:	4623      	mov	r3, r4
 800aa06:	6864      	ldr	r4, [r4, #4]
 800aa08:	e7ae      	b.n	800a968 <_malloc_r+0x34>
 800aa0a:	463c      	mov	r4, r7
 800aa0c:	687f      	ldr	r7, [r7, #4]
 800aa0e:	e7b6      	b.n	800a97e <_malloc_r+0x4a>
 800aa10:	461a      	mov	r2, r3
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	d1fb      	bne.n	800aa10 <_malloc_r+0xdc>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	6053      	str	r3, [r2, #4]
 800aa1c:	e7de      	b.n	800a9dc <_malloc_r+0xa8>
 800aa1e:	230c      	movs	r3, #12
 800aa20:	6033      	str	r3, [r6, #0]
 800aa22:	4630      	mov	r0, r6
 800aa24:	f000 f80c 	bl	800aa40 <__malloc_unlock>
 800aa28:	e794      	b.n	800a954 <_malloc_r+0x20>
 800aa2a:	6005      	str	r5, [r0, #0]
 800aa2c:	e7d6      	b.n	800a9dc <_malloc_r+0xa8>
 800aa2e:	bf00      	nop
 800aa30:	20000e00 	.word	0x20000e00

0800aa34 <__malloc_lock>:
 800aa34:	4801      	ldr	r0, [pc, #4]	@ (800aa3c <__malloc_lock+0x8>)
 800aa36:	f7ff bf0f 	b.w	800a858 <__retarget_lock_acquire_recursive>
 800aa3a:	bf00      	nop
 800aa3c:	20000df8 	.word	0x20000df8

0800aa40 <__malloc_unlock>:
 800aa40:	4801      	ldr	r0, [pc, #4]	@ (800aa48 <__malloc_unlock+0x8>)
 800aa42:	f7ff bf0a 	b.w	800a85a <__retarget_lock_release_recursive>
 800aa46:	bf00      	nop
 800aa48:	20000df8 	.word	0x20000df8

0800aa4c <__ssputs_r>:
 800aa4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa50:	688e      	ldr	r6, [r1, #8]
 800aa52:	461f      	mov	r7, r3
 800aa54:	42be      	cmp	r6, r7
 800aa56:	680b      	ldr	r3, [r1, #0]
 800aa58:	4682      	mov	sl, r0
 800aa5a:	460c      	mov	r4, r1
 800aa5c:	4690      	mov	r8, r2
 800aa5e:	d82d      	bhi.n	800aabc <__ssputs_r+0x70>
 800aa60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa68:	d026      	beq.n	800aab8 <__ssputs_r+0x6c>
 800aa6a:	6965      	ldr	r5, [r4, #20]
 800aa6c:	6909      	ldr	r1, [r1, #16]
 800aa6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa72:	eba3 0901 	sub.w	r9, r3, r1
 800aa76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa7a:	1c7b      	adds	r3, r7, #1
 800aa7c:	444b      	add	r3, r9
 800aa7e:	106d      	asrs	r5, r5, #1
 800aa80:	429d      	cmp	r5, r3
 800aa82:	bf38      	it	cc
 800aa84:	461d      	movcc	r5, r3
 800aa86:	0553      	lsls	r3, r2, #21
 800aa88:	d527      	bpl.n	800aada <__ssputs_r+0x8e>
 800aa8a:	4629      	mov	r1, r5
 800aa8c:	f7ff ff52 	bl	800a934 <_malloc_r>
 800aa90:	4606      	mov	r6, r0
 800aa92:	b360      	cbz	r0, 800aaee <__ssputs_r+0xa2>
 800aa94:	6921      	ldr	r1, [r4, #16]
 800aa96:	464a      	mov	r2, r9
 800aa98:	f000 fae6 	bl	800b068 <memcpy>
 800aa9c:	89a3      	ldrh	r3, [r4, #12]
 800aa9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aaa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aaa6:	81a3      	strh	r3, [r4, #12]
 800aaa8:	6126      	str	r6, [r4, #16]
 800aaaa:	6165      	str	r5, [r4, #20]
 800aaac:	444e      	add	r6, r9
 800aaae:	eba5 0509 	sub.w	r5, r5, r9
 800aab2:	6026      	str	r6, [r4, #0]
 800aab4:	60a5      	str	r5, [r4, #8]
 800aab6:	463e      	mov	r6, r7
 800aab8:	42be      	cmp	r6, r7
 800aaba:	d900      	bls.n	800aabe <__ssputs_r+0x72>
 800aabc:	463e      	mov	r6, r7
 800aabe:	6820      	ldr	r0, [r4, #0]
 800aac0:	4632      	mov	r2, r6
 800aac2:	4641      	mov	r1, r8
 800aac4:	f000 faa6 	bl	800b014 <memmove>
 800aac8:	68a3      	ldr	r3, [r4, #8]
 800aaca:	1b9b      	subs	r3, r3, r6
 800aacc:	60a3      	str	r3, [r4, #8]
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	4433      	add	r3, r6
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	2000      	movs	r0, #0
 800aad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aada:	462a      	mov	r2, r5
 800aadc:	f000 fad2 	bl	800b084 <_realloc_r>
 800aae0:	4606      	mov	r6, r0
 800aae2:	2800      	cmp	r0, #0
 800aae4:	d1e0      	bne.n	800aaa8 <__ssputs_r+0x5c>
 800aae6:	6921      	ldr	r1, [r4, #16]
 800aae8:	4650      	mov	r0, sl
 800aaea:	f7ff feb7 	bl	800a85c <_free_r>
 800aaee:	230c      	movs	r3, #12
 800aaf0:	f8ca 3000 	str.w	r3, [sl]
 800aaf4:	89a3      	ldrh	r3, [r4, #12]
 800aaf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aafa:	81a3      	strh	r3, [r4, #12]
 800aafc:	f04f 30ff 	mov.w	r0, #4294967295
 800ab00:	e7e9      	b.n	800aad6 <__ssputs_r+0x8a>
	...

0800ab04 <_svfiprintf_r>:
 800ab04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab08:	4698      	mov	r8, r3
 800ab0a:	898b      	ldrh	r3, [r1, #12]
 800ab0c:	061b      	lsls	r3, r3, #24
 800ab0e:	b09d      	sub	sp, #116	@ 0x74
 800ab10:	4607      	mov	r7, r0
 800ab12:	460d      	mov	r5, r1
 800ab14:	4614      	mov	r4, r2
 800ab16:	d510      	bpl.n	800ab3a <_svfiprintf_r+0x36>
 800ab18:	690b      	ldr	r3, [r1, #16]
 800ab1a:	b973      	cbnz	r3, 800ab3a <_svfiprintf_r+0x36>
 800ab1c:	2140      	movs	r1, #64	@ 0x40
 800ab1e:	f7ff ff09 	bl	800a934 <_malloc_r>
 800ab22:	6028      	str	r0, [r5, #0]
 800ab24:	6128      	str	r0, [r5, #16]
 800ab26:	b930      	cbnz	r0, 800ab36 <_svfiprintf_r+0x32>
 800ab28:	230c      	movs	r3, #12
 800ab2a:	603b      	str	r3, [r7, #0]
 800ab2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab30:	b01d      	add	sp, #116	@ 0x74
 800ab32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab36:	2340      	movs	r3, #64	@ 0x40
 800ab38:	616b      	str	r3, [r5, #20]
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab3e:	2320      	movs	r3, #32
 800ab40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab44:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab48:	2330      	movs	r3, #48	@ 0x30
 800ab4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ace8 <_svfiprintf_r+0x1e4>
 800ab4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab52:	f04f 0901 	mov.w	r9, #1
 800ab56:	4623      	mov	r3, r4
 800ab58:	469a      	mov	sl, r3
 800ab5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab5e:	b10a      	cbz	r2, 800ab64 <_svfiprintf_r+0x60>
 800ab60:	2a25      	cmp	r2, #37	@ 0x25
 800ab62:	d1f9      	bne.n	800ab58 <_svfiprintf_r+0x54>
 800ab64:	ebba 0b04 	subs.w	fp, sl, r4
 800ab68:	d00b      	beq.n	800ab82 <_svfiprintf_r+0x7e>
 800ab6a:	465b      	mov	r3, fp
 800ab6c:	4622      	mov	r2, r4
 800ab6e:	4629      	mov	r1, r5
 800ab70:	4638      	mov	r0, r7
 800ab72:	f7ff ff6b 	bl	800aa4c <__ssputs_r>
 800ab76:	3001      	adds	r0, #1
 800ab78:	f000 80a7 	beq.w	800acca <_svfiprintf_r+0x1c6>
 800ab7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab7e:	445a      	add	r2, fp
 800ab80:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab82:	f89a 3000 	ldrb.w	r3, [sl]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	f000 809f 	beq.w	800acca <_svfiprintf_r+0x1c6>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ab92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab96:	f10a 0a01 	add.w	sl, sl, #1
 800ab9a:	9304      	str	r3, [sp, #16]
 800ab9c:	9307      	str	r3, [sp, #28]
 800ab9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aba2:	931a      	str	r3, [sp, #104]	@ 0x68
 800aba4:	4654      	mov	r4, sl
 800aba6:	2205      	movs	r2, #5
 800aba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abac:	484e      	ldr	r0, [pc, #312]	@ (800ace8 <_svfiprintf_r+0x1e4>)
 800abae:	f7f5 fb17 	bl	80001e0 <memchr>
 800abb2:	9a04      	ldr	r2, [sp, #16]
 800abb4:	b9d8      	cbnz	r0, 800abee <_svfiprintf_r+0xea>
 800abb6:	06d0      	lsls	r0, r2, #27
 800abb8:	bf44      	itt	mi
 800abba:	2320      	movmi	r3, #32
 800abbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abc0:	0711      	lsls	r1, r2, #28
 800abc2:	bf44      	itt	mi
 800abc4:	232b      	movmi	r3, #43	@ 0x2b
 800abc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abca:	f89a 3000 	ldrb.w	r3, [sl]
 800abce:	2b2a      	cmp	r3, #42	@ 0x2a
 800abd0:	d015      	beq.n	800abfe <_svfiprintf_r+0xfa>
 800abd2:	9a07      	ldr	r2, [sp, #28]
 800abd4:	4654      	mov	r4, sl
 800abd6:	2000      	movs	r0, #0
 800abd8:	f04f 0c0a 	mov.w	ip, #10
 800abdc:	4621      	mov	r1, r4
 800abde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abe2:	3b30      	subs	r3, #48	@ 0x30
 800abe4:	2b09      	cmp	r3, #9
 800abe6:	d94b      	bls.n	800ac80 <_svfiprintf_r+0x17c>
 800abe8:	b1b0      	cbz	r0, 800ac18 <_svfiprintf_r+0x114>
 800abea:	9207      	str	r2, [sp, #28]
 800abec:	e014      	b.n	800ac18 <_svfiprintf_r+0x114>
 800abee:	eba0 0308 	sub.w	r3, r0, r8
 800abf2:	fa09 f303 	lsl.w	r3, r9, r3
 800abf6:	4313      	orrs	r3, r2
 800abf8:	9304      	str	r3, [sp, #16]
 800abfa:	46a2      	mov	sl, r4
 800abfc:	e7d2      	b.n	800aba4 <_svfiprintf_r+0xa0>
 800abfe:	9b03      	ldr	r3, [sp, #12]
 800ac00:	1d19      	adds	r1, r3, #4
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	9103      	str	r1, [sp, #12]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	bfbb      	ittet	lt
 800ac0a:	425b      	neglt	r3, r3
 800ac0c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac10:	9307      	strge	r3, [sp, #28]
 800ac12:	9307      	strlt	r3, [sp, #28]
 800ac14:	bfb8      	it	lt
 800ac16:	9204      	strlt	r2, [sp, #16]
 800ac18:	7823      	ldrb	r3, [r4, #0]
 800ac1a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac1c:	d10a      	bne.n	800ac34 <_svfiprintf_r+0x130>
 800ac1e:	7863      	ldrb	r3, [r4, #1]
 800ac20:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac22:	d132      	bne.n	800ac8a <_svfiprintf_r+0x186>
 800ac24:	9b03      	ldr	r3, [sp, #12]
 800ac26:	1d1a      	adds	r2, r3, #4
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	9203      	str	r2, [sp, #12]
 800ac2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac30:	3402      	adds	r4, #2
 800ac32:	9305      	str	r3, [sp, #20]
 800ac34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800acf8 <_svfiprintf_r+0x1f4>
 800ac38:	7821      	ldrb	r1, [r4, #0]
 800ac3a:	2203      	movs	r2, #3
 800ac3c:	4650      	mov	r0, sl
 800ac3e:	f7f5 facf 	bl	80001e0 <memchr>
 800ac42:	b138      	cbz	r0, 800ac54 <_svfiprintf_r+0x150>
 800ac44:	9b04      	ldr	r3, [sp, #16]
 800ac46:	eba0 000a 	sub.w	r0, r0, sl
 800ac4a:	2240      	movs	r2, #64	@ 0x40
 800ac4c:	4082      	lsls	r2, r0
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	3401      	adds	r4, #1
 800ac52:	9304      	str	r3, [sp, #16]
 800ac54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac58:	4824      	ldr	r0, [pc, #144]	@ (800acec <_svfiprintf_r+0x1e8>)
 800ac5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac5e:	2206      	movs	r2, #6
 800ac60:	f7f5 fabe 	bl	80001e0 <memchr>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	d036      	beq.n	800acd6 <_svfiprintf_r+0x1d2>
 800ac68:	4b21      	ldr	r3, [pc, #132]	@ (800acf0 <_svfiprintf_r+0x1ec>)
 800ac6a:	bb1b      	cbnz	r3, 800acb4 <_svfiprintf_r+0x1b0>
 800ac6c:	9b03      	ldr	r3, [sp, #12]
 800ac6e:	3307      	adds	r3, #7
 800ac70:	f023 0307 	bic.w	r3, r3, #7
 800ac74:	3308      	adds	r3, #8
 800ac76:	9303      	str	r3, [sp, #12]
 800ac78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac7a:	4433      	add	r3, r6
 800ac7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac7e:	e76a      	b.n	800ab56 <_svfiprintf_r+0x52>
 800ac80:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac84:	460c      	mov	r4, r1
 800ac86:	2001      	movs	r0, #1
 800ac88:	e7a8      	b.n	800abdc <_svfiprintf_r+0xd8>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	3401      	adds	r4, #1
 800ac8e:	9305      	str	r3, [sp, #20]
 800ac90:	4619      	mov	r1, r3
 800ac92:	f04f 0c0a 	mov.w	ip, #10
 800ac96:	4620      	mov	r0, r4
 800ac98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac9c:	3a30      	subs	r2, #48	@ 0x30
 800ac9e:	2a09      	cmp	r2, #9
 800aca0:	d903      	bls.n	800acaa <_svfiprintf_r+0x1a6>
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d0c6      	beq.n	800ac34 <_svfiprintf_r+0x130>
 800aca6:	9105      	str	r1, [sp, #20]
 800aca8:	e7c4      	b.n	800ac34 <_svfiprintf_r+0x130>
 800acaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800acae:	4604      	mov	r4, r0
 800acb0:	2301      	movs	r3, #1
 800acb2:	e7f0      	b.n	800ac96 <_svfiprintf_r+0x192>
 800acb4:	ab03      	add	r3, sp, #12
 800acb6:	9300      	str	r3, [sp, #0]
 800acb8:	462a      	mov	r2, r5
 800acba:	4b0e      	ldr	r3, [pc, #56]	@ (800acf4 <_svfiprintf_r+0x1f0>)
 800acbc:	a904      	add	r1, sp, #16
 800acbe:	4638      	mov	r0, r7
 800acc0:	f3af 8000 	nop.w
 800acc4:	1c42      	adds	r2, r0, #1
 800acc6:	4606      	mov	r6, r0
 800acc8:	d1d6      	bne.n	800ac78 <_svfiprintf_r+0x174>
 800acca:	89ab      	ldrh	r3, [r5, #12]
 800accc:	065b      	lsls	r3, r3, #25
 800acce:	f53f af2d 	bmi.w	800ab2c <_svfiprintf_r+0x28>
 800acd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acd4:	e72c      	b.n	800ab30 <_svfiprintf_r+0x2c>
 800acd6:	ab03      	add	r3, sp, #12
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	462a      	mov	r2, r5
 800acdc:	4b05      	ldr	r3, [pc, #20]	@ (800acf4 <_svfiprintf_r+0x1f0>)
 800acde:	a904      	add	r1, sp, #16
 800ace0:	4638      	mov	r0, r7
 800ace2:	f000 f879 	bl	800add8 <_printf_i>
 800ace6:	e7ed      	b.n	800acc4 <_svfiprintf_r+0x1c0>
 800ace8:	0800b1ac 	.word	0x0800b1ac
 800acec:	0800b1b6 	.word	0x0800b1b6
 800acf0:	00000000 	.word	0x00000000
 800acf4:	0800aa4d 	.word	0x0800aa4d
 800acf8:	0800b1b2 	.word	0x0800b1b2

0800acfc <_printf_common>:
 800acfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad00:	4616      	mov	r6, r2
 800ad02:	4698      	mov	r8, r3
 800ad04:	688a      	ldr	r2, [r1, #8]
 800ad06:	690b      	ldr	r3, [r1, #16]
 800ad08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	bfb8      	it	lt
 800ad10:	4613      	movlt	r3, r2
 800ad12:	6033      	str	r3, [r6, #0]
 800ad14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad18:	4607      	mov	r7, r0
 800ad1a:	460c      	mov	r4, r1
 800ad1c:	b10a      	cbz	r2, 800ad22 <_printf_common+0x26>
 800ad1e:	3301      	adds	r3, #1
 800ad20:	6033      	str	r3, [r6, #0]
 800ad22:	6823      	ldr	r3, [r4, #0]
 800ad24:	0699      	lsls	r1, r3, #26
 800ad26:	bf42      	ittt	mi
 800ad28:	6833      	ldrmi	r3, [r6, #0]
 800ad2a:	3302      	addmi	r3, #2
 800ad2c:	6033      	strmi	r3, [r6, #0]
 800ad2e:	6825      	ldr	r5, [r4, #0]
 800ad30:	f015 0506 	ands.w	r5, r5, #6
 800ad34:	d106      	bne.n	800ad44 <_printf_common+0x48>
 800ad36:	f104 0a19 	add.w	sl, r4, #25
 800ad3a:	68e3      	ldr	r3, [r4, #12]
 800ad3c:	6832      	ldr	r2, [r6, #0]
 800ad3e:	1a9b      	subs	r3, r3, r2
 800ad40:	42ab      	cmp	r3, r5
 800ad42:	dc26      	bgt.n	800ad92 <_printf_common+0x96>
 800ad44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad48:	6822      	ldr	r2, [r4, #0]
 800ad4a:	3b00      	subs	r3, #0
 800ad4c:	bf18      	it	ne
 800ad4e:	2301      	movne	r3, #1
 800ad50:	0692      	lsls	r2, r2, #26
 800ad52:	d42b      	bmi.n	800adac <_printf_common+0xb0>
 800ad54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad58:	4641      	mov	r1, r8
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	47c8      	blx	r9
 800ad5e:	3001      	adds	r0, #1
 800ad60:	d01e      	beq.n	800ada0 <_printf_common+0xa4>
 800ad62:	6823      	ldr	r3, [r4, #0]
 800ad64:	6922      	ldr	r2, [r4, #16]
 800ad66:	f003 0306 	and.w	r3, r3, #6
 800ad6a:	2b04      	cmp	r3, #4
 800ad6c:	bf02      	ittt	eq
 800ad6e:	68e5      	ldreq	r5, [r4, #12]
 800ad70:	6833      	ldreq	r3, [r6, #0]
 800ad72:	1aed      	subeq	r5, r5, r3
 800ad74:	68a3      	ldr	r3, [r4, #8]
 800ad76:	bf0c      	ite	eq
 800ad78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad7c:	2500      	movne	r5, #0
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	bfc4      	itt	gt
 800ad82:	1a9b      	subgt	r3, r3, r2
 800ad84:	18ed      	addgt	r5, r5, r3
 800ad86:	2600      	movs	r6, #0
 800ad88:	341a      	adds	r4, #26
 800ad8a:	42b5      	cmp	r5, r6
 800ad8c:	d11a      	bne.n	800adc4 <_printf_common+0xc8>
 800ad8e:	2000      	movs	r0, #0
 800ad90:	e008      	b.n	800ada4 <_printf_common+0xa8>
 800ad92:	2301      	movs	r3, #1
 800ad94:	4652      	mov	r2, sl
 800ad96:	4641      	mov	r1, r8
 800ad98:	4638      	mov	r0, r7
 800ad9a:	47c8      	blx	r9
 800ad9c:	3001      	adds	r0, #1
 800ad9e:	d103      	bne.n	800ada8 <_printf_common+0xac>
 800ada0:	f04f 30ff 	mov.w	r0, #4294967295
 800ada4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ada8:	3501      	adds	r5, #1
 800adaa:	e7c6      	b.n	800ad3a <_printf_common+0x3e>
 800adac:	18e1      	adds	r1, r4, r3
 800adae:	1c5a      	adds	r2, r3, #1
 800adb0:	2030      	movs	r0, #48	@ 0x30
 800adb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adb6:	4422      	add	r2, r4
 800adb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800adbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adc0:	3302      	adds	r3, #2
 800adc2:	e7c7      	b.n	800ad54 <_printf_common+0x58>
 800adc4:	2301      	movs	r3, #1
 800adc6:	4622      	mov	r2, r4
 800adc8:	4641      	mov	r1, r8
 800adca:	4638      	mov	r0, r7
 800adcc:	47c8      	blx	r9
 800adce:	3001      	adds	r0, #1
 800add0:	d0e6      	beq.n	800ada0 <_printf_common+0xa4>
 800add2:	3601      	adds	r6, #1
 800add4:	e7d9      	b.n	800ad8a <_printf_common+0x8e>
	...

0800add8 <_printf_i>:
 800add8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800addc:	7e0f      	ldrb	r7, [r1, #24]
 800adde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ade0:	2f78      	cmp	r7, #120	@ 0x78
 800ade2:	4691      	mov	r9, r2
 800ade4:	4680      	mov	r8, r0
 800ade6:	460c      	mov	r4, r1
 800ade8:	469a      	mov	sl, r3
 800adea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adee:	d807      	bhi.n	800ae00 <_printf_i+0x28>
 800adf0:	2f62      	cmp	r7, #98	@ 0x62
 800adf2:	d80a      	bhi.n	800ae0a <_printf_i+0x32>
 800adf4:	2f00      	cmp	r7, #0
 800adf6:	f000 80d1 	beq.w	800af9c <_printf_i+0x1c4>
 800adfa:	2f58      	cmp	r7, #88	@ 0x58
 800adfc:	f000 80b8 	beq.w	800af70 <_printf_i+0x198>
 800ae00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae08:	e03a      	b.n	800ae80 <_printf_i+0xa8>
 800ae0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae0e:	2b15      	cmp	r3, #21
 800ae10:	d8f6      	bhi.n	800ae00 <_printf_i+0x28>
 800ae12:	a101      	add	r1, pc, #4	@ (adr r1, 800ae18 <_printf_i+0x40>)
 800ae14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae18:	0800ae71 	.word	0x0800ae71
 800ae1c:	0800ae85 	.word	0x0800ae85
 800ae20:	0800ae01 	.word	0x0800ae01
 800ae24:	0800ae01 	.word	0x0800ae01
 800ae28:	0800ae01 	.word	0x0800ae01
 800ae2c:	0800ae01 	.word	0x0800ae01
 800ae30:	0800ae85 	.word	0x0800ae85
 800ae34:	0800ae01 	.word	0x0800ae01
 800ae38:	0800ae01 	.word	0x0800ae01
 800ae3c:	0800ae01 	.word	0x0800ae01
 800ae40:	0800ae01 	.word	0x0800ae01
 800ae44:	0800af83 	.word	0x0800af83
 800ae48:	0800aeaf 	.word	0x0800aeaf
 800ae4c:	0800af3d 	.word	0x0800af3d
 800ae50:	0800ae01 	.word	0x0800ae01
 800ae54:	0800ae01 	.word	0x0800ae01
 800ae58:	0800afa5 	.word	0x0800afa5
 800ae5c:	0800ae01 	.word	0x0800ae01
 800ae60:	0800aeaf 	.word	0x0800aeaf
 800ae64:	0800ae01 	.word	0x0800ae01
 800ae68:	0800ae01 	.word	0x0800ae01
 800ae6c:	0800af45 	.word	0x0800af45
 800ae70:	6833      	ldr	r3, [r6, #0]
 800ae72:	1d1a      	adds	r2, r3, #4
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	6032      	str	r2, [r6, #0]
 800ae78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae80:	2301      	movs	r3, #1
 800ae82:	e09c      	b.n	800afbe <_printf_i+0x1e6>
 800ae84:	6833      	ldr	r3, [r6, #0]
 800ae86:	6820      	ldr	r0, [r4, #0]
 800ae88:	1d19      	adds	r1, r3, #4
 800ae8a:	6031      	str	r1, [r6, #0]
 800ae8c:	0606      	lsls	r6, r0, #24
 800ae8e:	d501      	bpl.n	800ae94 <_printf_i+0xbc>
 800ae90:	681d      	ldr	r5, [r3, #0]
 800ae92:	e003      	b.n	800ae9c <_printf_i+0xc4>
 800ae94:	0645      	lsls	r5, r0, #25
 800ae96:	d5fb      	bpl.n	800ae90 <_printf_i+0xb8>
 800ae98:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae9c:	2d00      	cmp	r5, #0
 800ae9e:	da03      	bge.n	800aea8 <_printf_i+0xd0>
 800aea0:	232d      	movs	r3, #45	@ 0x2d
 800aea2:	426d      	negs	r5, r5
 800aea4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aea8:	4858      	ldr	r0, [pc, #352]	@ (800b00c <_printf_i+0x234>)
 800aeaa:	230a      	movs	r3, #10
 800aeac:	e011      	b.n	800aed2 <_printf_i+0xfa>
 800aeae:	6821      	ldr	r1, [r4, #0]
 800aeb0:	6833      	ldr	r3, [r6, #0]
 800aeb2:	0608      	lsls	r0, r1, #24
 800aeb4:	f853 5b04 	ldr.w	r5, [r3], #4
 800aeb8:	d402      	bmi.n	800aec0 <_printf_i+0xe8>
 800aeba:	0649      	lsls	r1, r1, #25
 800aebc:	bf48      	it	mi
 800aebe:	b2ad      	uxthmi	r5, r5
 800aec0:	2f6f      	cmp	r7, #111	@ 0x6f
 800aec2:	4852      	ldr	r0, [pc, #328]	@ (800b00c <_printf_i+0x234>)
 800aec4:	6033      	str	r3, [r6, #0]
 800aec6:	bf14      	ite	ne
 800aec8:	230a      	movne	r3, #10
 800aeca:	2308      	moveq	r3, #8
 800aecc:	2100      	movs	r1, #0
 800aece:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aed2:	6866      	ldr	r6, [r4, #4]
 800aed4:	60a6      	str	r6, [r4, #8]
 800aed6:	2e00      	cmp	r6, #0
 800aed8:	db05      	blt.n	800aee6 <_printf_i+0x10e>
 800aeda:	6821      	ldr	r1, [r4, #0]
 800aedc:	432e      	orrs	r6, r5
 800aede:	f021 0104 	bic.w	r1, r1, #4
 800aee2:	6021      	str	r1, [r4, #0]
 800aee4:	d04b      	beq.n	800af7e <_printf_i+0x1a6>
 800aee6:	4616      	mov	r6, r2
 800aee8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aeec:	fb03 5711 	mls	r7, r3, r1, r5
 800aef0:	5dc7      	ldrb	r7, [r0, r7]
 800aef2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aef6:	462f      	mov	r7, r5
 800aef8:	42bb      	cmp	r3, r7
 800aefa:	460d      	mov	r5, r1
 800aefc:	d9f4      	bls.n	800aee8 <_printf_i+0x110>
 800aefe:	2b08      	cmp	r3, #8
 800af00:	d10b      	bne.n	800af1a <_printf_i+0x142>
 800af02:	6823      	ldr	r3, [r4, #0]
 800af04:	07df      	lsls	r7, r3, #31
 800af06:	d508      	bpl.n	800af1a <_printf_i+0x142>
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	6861      	ldr	r1, [r4, #4]
 800af0c:	4299      	cmp	r1, r3
 800af0e:	bfde      	ittt	le
 800af10:	2330      	movle	r3, #48	@ 0x30
 800af12:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af16:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af1a:	1b92      	subs	r2, r2, r6
 800af1c:	6122      	str	r2, [r4, #16]
 800af1e:	f8cd a000 	str.w	sl, [sp]
 800af22:	464b      	mov	r3, r9
 800af24:	aa03      	add	r2, sp, #12
 800af26:	4621      	mov	r1, r4
 800af28:	4640      	mov	r0, r8
 800af2a:	f7ff fee7 	bl	800acfc <_printf_common>
 800af2e:	3001      	adds	r0, #1
 800af30:	d14a      	bne.n	800afc8 <_printf_i+0x1f0>
 800af32:	f04f 30ff 	mov.w	r0, #4294967295
 800af36:	b004      	add	sp, #16
 800af38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af3c:	6823      	ldr	r3, [r4, #0]
 800af3e:	f043 0320 	orr.w	r3, r3, #32
 800af42:	6023      	str	r3, [r4, #0]
 800af44:	4832      	ldr	r0, [pc, #200]	@ (800b010 <_printf_i+0x238>)
 800af46:	2778      	movs	r7, #120	@ 0x78
 800af48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af4c:	6823      	ldr	r3, [r4, #0]
 800af4e:	6831      	ldr	r1, [r6, #0]
 800af50:	061f      	lsls	r7, r3, #24
 800af52:	f851 5b04 	ldr.w	r5, [r1], #4
 800af56:	d402      	bmi.n	800af5e <_printf_i+0x186>
 800af58:	065f      	lsls	r7, r3, #25
 800af5a:	bf48      	it	mi
 800af5c:	b2ad      	uxthmi	r5, r5
 800af5e:	6031      	str	r1, [r6, #0]
 800af60:	07d9      	lsls	r1, r3, #31
 800af62:	bf44      	itt	mi
 800af64:	f043 0320 	orrmi.w	r3, r3, #32
 800af68:	6023      	strmi	r3, [r4, #0]
 800af6a:	b11d      	cbz	r5, 800af74 <_printf_i+0x19c>
 800af6c:	2310      	movs	r3, #16
 800af6e:	e7ad      	b.n	800aecc <_printf_i+0xf4>
 800af70:	4826      	ldr	r0, [pc, #152]	@ (800b00c <_printf_i+0x234>)
 800af72:	e7e9      	b.n	800af48 <_printf_i+0x170>
 800af74:	6823      	ldr	r3, [r4, #0]
 800af76:	f023 0320 	bic.w	r3, r3, #32
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	e7f6      	b.n	800af6c <_printf_i+0x194>
 800af7e:	4616      	mov	r6, r2
 800af80:	e7bd      	b.n	800aefe <_printf_i+0x126>
 800af82:	6833      	ldr	r3, [r6, #0]
 800af84:	6825      	ldr	r5, [r4, #0]
 800af86:	6961      	ldr	r1, [r4, #20]
 800af88:	1d18      	adds	r0, r3, #4
 800af8a:	6030      	str	r0, [r6, #0]
 800af8c:	062e      	lsls	r6, r5, #24
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	d501      	bpl.n	800af96 <_printf_i+0x1be>
 800af92:	6019      	str	r1, [r3, #0]
 800af94:	e002      	b.n	800af9c <_printf_i+0x1c4>
 800af96:	0668      	lsls	r0, r5, #25
 800af98:	d5fb      	bpl.n	800af92 <_printf_i+0x1ba>
 800af9a:	8019      	strh	r1, [r3, #0]
 800af9c:	2300      	movs	r3, #0
 800af9e:	6123      	str	r3, [r4, #16]
 800afa0:	4616      	mov	r6, r2
 800afa2:	e7bc      	b.n	800af1e <_printf_i+0x146>
 800afa4:	6833      	ldr	r3, [r6, #0]
 800afa6:	1d1a      	adds	r2, r3, #4
 800afa8:	6032      	str	r2, [r6, #0]
 800afaa:	681e      	ldr	r6, [r3, #0]
 800afac:	6862      	ldr	r2, [r4, #4]
 800afae:	2100      	movs	r1, #0
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7f5 f915 	bl	80001e0 <memchr>
 800afb6:	b108      	cbz	r0, 800afbc <_printf_i+0x1e4>
 800afb8:	1b80      	subs	r0, r0, r6
 800afba:	6060      	str	r0, [r4, #4]
 800afbc:	6863      	ldr	r3, [r4, #4]
 800afbe:	6123      	str	r3, [r4, #16]
 800afc0:	2300      	movs	r3, #0
 800afc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afc6:	e7aa      	b.n	800af1e <_printf_i+0x146>
 800afc8:	6923      	ldr	r3, [r4, #16]
 800afca:	4632      	mov	r2, r6
 800afcc:	4649      	mov	r1, r9
 800afce:	4640      	mov	r0, r8
 800afd0:	47d0      	blx	sl
 800afd2:	3001      	adds	r0, #1
 800afd4:	d0ad      	beq.n	800af32 <_printf_i+0x15a>
 800afd6:	6823      	ldr	r3, [r4, #0]
 800afd8:	079b      	lsls	r3, r3, #30
 800afda:	d413      	bmi.n	800b004 <_printf_i+0x22c>
 800afdc:	68e0      	ldr	r0, [r4, #12]
 800afde:	9b03      	ldr	r3, [sp, #12]
 800afe0:	4298      	cmp	r0, r3
 800afe2:	bfb8      	it	lt
 800afe4:	4618      	movlt	r0, r3
 800afe6:	e7a6      	b.n	800af36 <_printf_i+0x15e>
 800afe8:	2301      	movs	r3, #1
 800afea:	4632      	mov	r2, r6
 800afec:	4649      	mov	r1, r9
 800afee:	4640      	mov	r0, r8
 800aff0:	47d0      	blx	sl
 800aff2:	3001      	adds	r0, #1
 800aff4:	d09d      	beq.n	800af32 <_printf_i+0x15a>
 800aff6:	3501      	adds	r5, #1
 800aff8:	68e3      	ldr	r3, [r4, #12]
 800affa:	9903      	ldr	r1, [sp, #12]
 800affc:	1a5b      	subs	r3, r3, r1
 800affe:	42ab      	cmp	r3, r5
 800b000:	dcf2      	bgt.n	800afe8 <_printf_i+0x210>
 800b002:	e7eb      	b.n	800afdc <_printf_i+0x204>
 800b004:	2500      	movs	r5, #0
 800b006:	f104 0619 	add.w	r6, r4, #25
 800b00a:	e7f5      	b.n	800aff8 <_printf_i+0x220>
 800b00c:	0800b1bd 	.word	0x0800b1bd
 800b010:	0800b1ce 	.word	0x0800b1ce

0800b014 <memmove>:
 800b014:	4288      	cmp	r0, r1
 800b016:	b510      	push	{r4, lr}
 800b018:	eb01 0402 	add.w	r4, r1, r2
 800b01c:	d902      	bls.n	800b024 <memmove+0x10>
 800b01e:	4284      	cmp	r4, r0
 800b020:	4623      	mov	r3, r4
 800b022:	d807      	bhi.n	800b034 <memmove+0x20>
 800b024:	1e43      	subs	r3, r0, #1
 800b026:	42a1      	cmp	r1, r4
 800b028:	d008      	beq.n	800b03c <memmove+0x28>
 800b02a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b02e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b032:	e7f8      	b.n	800b026 <memmove+0x12>
 800b034:	4402      	add	r2, r0
 800b036:	4601      	mov	r1, r0
 800b038:	428a      	cmp	r2, r1
 800b03a:	d100      	bne.n	800b03e <memmove+0x2a>
 800b03c:	bd10      	pop	{r4, pc}
 800b03e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b042:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b046:	e7f7      	b.n	800b038 <memmove+0x24>

0800b048 <_sbrk_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4d06      	ldr	r5, [pc, #24]	@ (800b064 <_sbrk_r+0x1c>)
 800b04c:	2300      	movs	r3, #0
 800b04e:	4604      	mov	r4, r0
 800b050:	4608      	mov	r0, r1
 800b052:	602b      	str	r3, [r5, #0]
 800b054:	f7f6 f81e 	bl	8001094 <_sbrk>
 800b058:	1c43      	adds	r3, r0, #1
 800b05a:	d102      	bne.n	800b062 <_sbrk_r+0x1a>
 800b05c:	682b      	ldr	r3, [r5, #0]
 800b05e:	b103      	cbz	r3, 800b062 <_sbrk_r+0x1a>
 800b060:	6023      	str	r3, [r4, #0]
 800b062:	bd38      	pop	{r3, r4, r5, pc}
 800b064:	20000df4 	.word	0x20000df4

0800b068 <memcpy>:
 800b068:	440a      	add	r2, r1
 800b06a:	4291      	cmp	r1, r2
 800b06c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b070:	d100      	bne.n	800b074 <memcpy+0xc>
 800b072:	4770      	bx	lr
 800b074:	b510      	push	{r4, lr}
 800b076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b07a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b07e:	4291      	cmp	r1, r2
 800b080:	d1f9      	bne.n	800b076 <memcpy+0xe>
 800b082:	bd10      	pop	{r4, pc}

0800b084 <_realloc_r>:
 800b084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b088:	4607      	mov	r7, r0
 800b08a:	4614      	mov	r4, r2
 800b08c:	460d      	mov	r5, r1
 800b08e:	b921      	cbnz	r1, 800b09a <_realloc_r+0x16>
 800b090:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b094:	4611      	mov	r1, r2
 800b096:	f7ff bc4d 	b.w	800a934 <_malloc_r>
 800b09a:	b92a      	cbnz	r2, 800b0a8 <_realloc_r+0x24>
 800b09c:	f7ff fbde 	bl	800a85c <_free_r>
 800b0a0:	4625      	mov	r5, r4
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a8:	f000 f81a 	bl	800b0e0 <_malloc_usable_size_r>
 800b0ac:	4284      	cmp	r4, r0
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	d802      	bhi.n	800b0b8 <_realloc_r+0x34>
 800b0b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0b6:	d8f4      	bhi.n	800b0a2 <_realloc_r+0x1e>
 800b0b8:	4621      	mov	r1, r4
 800b0ba:	4638      	mov	r0, r7
 800b0bc:	f7ff fc3a 	bl	800a934 <_malloc_r>
 800b0c0:	4680      	mov	r8, r0
 800b0c2:	b908      	cbnz	r0, 800b0c8 <_realloc_r+0x44>
 800b0c4:	4645      	mov	r5, r8
 800b0c6:	e7ec      	b.n	800b0a2 <_realloc_r+0x1e>
 800b0c8:	42b4      	cmp	r4, r6
 800b0ca:	4622      	mov	r2, r4
 800b0cc:	4629      	mov	r1, r5
 800b0ce:	bf28      	it	cs
 800b0d0:	4632      	movcs	r2, r6
 800b0d2:	f7ff ffc9 	bl	800b068 <memcpy>
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	4638      	mov	r0, r7
 800b0da:	f7ff fbbf 	bl	800a85c <_free_r>
 800b0de:	e7f1      	b.n	800b0c4 <_realloc_r+0x40>

0800b0e0 <_malloc_usable_size_r>:
 800b0e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0e4:	1f18      	subs	r0, r3, #4
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	bfbc      	itt	lt
 800b0ea:	580b      	ldrlt	r3, [r1, r0]
 800b0ec:	18c0      	addlt	r0, r0, r3
 800b0ee:	4770      	bx	lr

0800b0f0 <_init>:
 800b0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f2:	bf00      	nop
 800b0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f6:	bc08      	pop	{r3}
 800b0f8:	469e      	mov	lr, r3
 800b0fa:	4770      	bx	lr

0800b0fc <_fini>:
 800b0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fe:	bf00      	nop
 800b100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b102:	bc08      	pop	{r3}
 800b104:	469e      	mov	lr, r3
 800b106:	4770      	bx	lr
