Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 25 01:55:48 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Proyecto_TADSE_wrapper_timing_summary_routed.rpt -rpx Proyecto_TADSE_wrapper_timing_summary_routed.rpx
| Design       : Proyecto_TADSE_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.440      -36.304                     15                 6685        0.066        0.000                      0                 6685        1.167        0.000                       0                  2865  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 10.000}       20.000          50.000          
sys_clock                              {0.000 4.000}        8.000           125.000         
  clk_out1_Proyecto_TADSE_clk_wiz_0_0  {0.000 1.667}        3.333           300.000         
  clk_out2_Proyecto_TADSE_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_Proyecto_TADSE_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  10.410        0.000                      0                 6577        0.066        0.000                      0                 6577        7.500        0.000                       0                  2828  
sys_clock                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_Proyecto_TADSE_clk_wiz_0_0        2.023        0.000                      0                    2        0.214        0.000                      0                    2        1.167        0.000                       0                     5  
  clk_out2_Proyecto_TADSE_clk_wiz_0_0        0.331        0.000                      0                   39        0.270        0.000                      0                   39        2.000        0.000                       0                    28  
  clkfbout_Proyecto_TADSE_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Proyecto_TADSE_clk_wiz_0_0  clk_fpga_0                                -4.440      -20.512                      9                   19        0.122        0.000                      0                   19  
clk_fpga_0                           clk_out2_Proyecto_TADSE_clk_wiz_0_0       -3.085       -3.085                      1                    1        1.934        0.000                      0                    1  
clk_out1_Proyecto_TADSE_clk_wiz_0_0  clk_out2_Proyecto_TADSE_clk_wiz_0_0       -0.966       -0.966                      1                    1        0.264        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                    clk_fpga_0                           clk_fpga_0                                16.502        0.000                      0                   36        0.381        0.000                      0                   36  
**async_default**                    clk_fpga_0                           clk_out1_Proyecto_TADSE_clk_wiz_0_0       -3.760       -7.519                      2                    2        1.728        0.000                      0                    2  
**async_default**                    clk_out1_Proyecto_TADSE_clk_wiz_0_0  clk_out1_Proyecto_TADSE_clk_wiz_0_0        1.610        0.000                      0                    1        0.479        0.000                      0                    1  
**async_default**                    clk_fpga_0                           clk_out2_Proyecto_TADSE_clk_wiz_0_0       -2.111       -4.222                      2                    2        1.730        0.000                      0                    2  
**async_default**                    clk_out2_Proyecto_TADSE_clk_wiz_0_0  clk_out2_Proyecto_TADSE_clk_wiz_0_0        0.649        0.000                      0                   24        0.131        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 1.326ns (14.207%)  route 8.007ns (85.793%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.652     2.946    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=312, routed)         6.287     9.689    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/Q[1]
    SLICE_X39Y118        LUT6 (Prop_lut6_I2_O)        0.124     9.813 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_16/O
                         net (fo=1, routed)           0.000     9.813    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_16_n_0
    SLICE_X39Y118        MUXF7 (Prop_muxf7_I0_O)      0.212    10.025 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    10.025    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_9_n_0
    SLICE_X39Y118        MUXF8 (Prop_muxf8_I1_O)      0.094    10.119 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_5/O
                         net (fo=2, routed)           0.950    11.069    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[9]_i_5_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I3_O)        0.316    11.385 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_2/O
                         net (fo=1, routed)           0.770    12.155    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/data1[9]
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.279 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[9]_i_1/O
                         net (fo=1, routed)           0.000    12.279    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[7]
    SLICE_X40Y110        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.651    22.830    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y110        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.032    22.689    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.557ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.320ns (14.295%)  route 7.914ns (85.705%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.652     2.946    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=312, routed)         6.101     9.503    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/Q[1]
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.627 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[31]_i_22/O
                         net (fo=1, routed)           0.000     9.627    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[31]_i_22_n_0
    SLICE_X30Y115        MUXF7 (Prop_muxf7_I0_O)      0.209     9.836 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[31]_i_17/O
                         net (fo=1, routed)           0.000     9.836    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[31]_i_17_n_0
    SLICE_X30Y115        MUXF8 (Prop_muxf8_I1_O)      0.088     9.924 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[31]_i_11/O
                         net (fo=2, routed)           1.143    11.067    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[31]_i_11_n_0
    SLICE_X34Y112        LUT5 (Prop_lut5_I1_O)        0.319    11.386 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[31]_i_7/O
                         net (fo=1, routed)           0.670    12.056    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/data1[17]
    SLICE_X34Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[31]_i_2/O
                         net (fo=1, routed)           0.000    12.180    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[0]
    SLICE_X34Y112        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.650    22.829    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y112        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X34Y112        FDRE (Setup_fdre_C_D)        0.081    22.737    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 10.557    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.443ns (16.267%)  route 7.427ns (83.732%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.978     3.272    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.518     3.790 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=97, routed)          6.514    10.304    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X38Y115        MUXF7 (Prop_muxf7_S_O)       0.292    10.596 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]_i_8/O
                         net (fo=1, routed)           0.469    11.065    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]_i_8_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.297    11.362 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_4/O
                         net (fo=1, routed)           0.444    11.806    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_4_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.124    11.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_2/O
                         net (fo=1, routed)           0.000    11.930    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_2_n_0
    SLICE_X40Y114        MUXF7 (Prop_muxf7_I0_O)      0.212    12.142 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    12.142    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[10]
    SLICE_X40Y114        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.648    22.827    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X40Y114        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/C
                         clock pessimism              0.147    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)        0.064    22.736    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.641ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.443ns (16.357%)  route 7.379ns (83.643%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.978     3.272    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.518     3.790 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=97, routed)          6.362    10.152    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X42Y115        MUXF7 (Prop_muxf7_S_O)       0.292    10.444 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_8/O
                         net (fo=1, routed)           0.594    11.037    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_8_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.297    11.334 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_4/O
                         net (fo=1, routed)           0.423    11.758    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_4_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I0_O)        0.124    11.882 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_2/O
                         net (fo=1, routed)           0.000    11.882    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_2_n_0
    SLICE_X44Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    12.094 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.094    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[4]
    SLICE_X44Y113        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.647    22.826    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X44Y113        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/C
                         clock pessimism              0.147    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.064    22.735    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         22.735    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                 10.641    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[7]
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.450ns (17.478%)  route 6.846ns (82.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.737     3.031    Proyecto_TADSE_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=41, routed)          6.846    11.327    Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[7]
    XADC_X0Y0            XADC                                         r  Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.702    22.881    Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.129    23.010    
                         clock uncertainty           -0.302    22.708    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[7])
                                                     -0.648    22.060    Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 1.494ns (17.323%)  route 7.131ns (82.677%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.978     3.272    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.518     3.790 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=145, routed)         6.389    10.179    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X48Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.303 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_11/O
                         net (fo=1, routed)           0.000    10.303    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_11_n_0
    SLICE_X48Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    10.520 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_8/O
                         net (fo=1, routed)           0.582    11.103    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_8_n_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I0_O)        0.299    11.402 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_4/O
                         net (fo=1, routed)           0.159    11.561    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_4_n_0
    SLICE_X48Y115        LUT6 (Prop_lut6_I0_O)        0.124    11.685 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_2/O
                         net (fo=1, routed)           0.000    11.685    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_2_n_0
    SLICE_X48Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    11.897 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    11.897    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[12]
    SLICE_X48Y115        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.645    22.824    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X48Y115        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/C
                         clock pessimism              0.147    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.064    22.733    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.965ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.326ns (15.030%)  route 7.496ns (84.970%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.652     2.946    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=312, routed)         5.753     9.155    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/Q[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.279 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[21]_i_12/O
                         net (fo=1, routed)           0.000     9.279    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[21]_i_12_n_0
    SLICE_X27Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     9.491 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[21]_i_7/O
                         net (fo=1, routed)           0.000     9.491    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[21]_i_7_n_0
    SLICE_X27Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     9.585 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[21]_i_4/O
                         net (fo=2, routed)           1.224    10.808    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[21]_i_4_n_0
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.316    11.124 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[21]_i_2/O
                         net (fo=1, routed)           0.520    11.644    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/data0[7]
    SLICE_X34Y112        LUT6 (Prop_lut6_I2_O)        0.124    11.768 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[21]_i_1/O
                         net (fo=1, routed)           0.000    11.768    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[10]
    SLICE_X34Y112        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.650    22.829    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y112        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X34Y112        FDRE (Setup_fdre_C_D)        0.077    22.733    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         22.733    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                 10.965    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 1.107ns (13.174%)  route 7.296ns (86.826%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.978     3.272    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.518     3.790 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=145, routed)         6.080     9.870    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X45Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.994 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_9/O
                         net (fo=1, routed)           0.551    10.545    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_9_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.669 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_7/O
                         net (fo=1, routed)           0.665    11.334    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_7_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.458 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_3/O
                         net (fo=1, routed)           0.000    11.458    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[13]_i_3_n_0
    SLICE_X47Y119        MUXF7 (Prop_muxf7_I1_O)      0.217    11.675 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.675    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[13]
    SLICE_X47Y119        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.641    22.820    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X47Y119        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[13]/C
                         clock pessimism              0.147    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)        0.064    22.729    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[13]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.440ns (17.230%)  route 6.918ns (82.770%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.978     3.272    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_fdre_C_Q)         0.518     3.790 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[2]/Q
                         net (fo=97, routed)          6.179     9.969    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[2]
    SLICE_X38Y119        MUXF7 (Prop_muxf7_S_O)       0.292    10.261 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_8/O
                         net (fo=1, routed)           0.436    10.697    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_8_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.297    10.994 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_4/O
                         net (fo=1, routed)           0.303    11.297    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_4_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.421 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_2/O
                         net (fo=1, routed)           0.000    11.421    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_2_n_0
    SLICE_X38Y117        MUXF7 (Prop_muxf7_I0_O)      0.209    11.630 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.630    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[9]
    SLICE_X38Y117        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.645    22.824    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X38Y117        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/C
                         clock pessimism              0.147    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)        0.113    22.782    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]
  -------------------------------------------------------------------
                         required time                         22.782    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.241ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 1.602ns (18.847%)  route 6.898ns (81.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.737     3.031    Proyecto_TADSE_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=41, routed)          6.898    11.379    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[7]
    SLICE_X38Y114        LUT4 (Prop_lut4_I2_O)        0.152    11.531 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][7]_i_1/O
                         net (fo=1, routed)           0.000    11.531    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/bus2ip_addr_i_reg[8]_0[7]
    SLICE_X38Y114        FDSE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.648    22.827    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X38Y114        FDSE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/C
                         clock pessimism              0.129    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X38Y114        FDSE (Setup_fdse_C_D)        0.118    22.772    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]
  -------------------------------------------------------------------
                         required time                         22.772    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                 11.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.581%)  route 0.215ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.659     0.995    Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y101        FDRE                                         r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.215     1.351    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.845     1.211    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.162%)  route 0.171ns (54.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.573     0.909    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.171     1.221    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y87         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.839     1.205    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.157%)  route 0.283ns (68.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.659     0.995    Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y101        FDRE                                         r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.283     1.406    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.845     1.211    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.306    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.932%)  route 0.187ns (50.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.639     0.975    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=12, routed)          0.187     1.303    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.348 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.000     1.348    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.825     1.191    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.762%)  route 0.195ns (48.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y101        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.195     1.336    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/slv_reg1_reg[31][1]
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.381 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP[2]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.826     1.192    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDCE (Hold_fdce_C_D)         0.121     1.278    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.352%)  route 0.163ns (53.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.573     0.909    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.163     1.213    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.843     1.209    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.754%)  route 0.220ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.659     0.995    Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y101        FDRE                                         r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  Proyecto_TADSE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.220     1.343    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.845     1.211    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.238    Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.719     1.055    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X113Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/Q
                         net (fo=1, routed)           0.054     1.250    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_in[3]
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.045     1.295 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.295    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[3]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.995     1.361    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X112Y102       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR_reg[3]/C
                         clock pessimism             -0.293     1.068    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.121     1.189    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.719     1.055    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X113Y101       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[27]/Q
                         net (fo=1, routed)           0.054     1.250    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg_n_0_[27]
    SLICE_X112Y101       LUT5 (Prop_lut5_I2_O)        0.045     1.295 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[11]_i_1/O
                         net (fo=1, routed)           0.000     1.295    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[11]_i_1_n_0
    SLICE_X112Y101       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.995     1.361    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X112Y101       FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/C
                         clock pessimism             -0.293     1.068    
    SLICE_X112Y101       FDRE (Hold_fdre_C_D)         0.121     1.189    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/clk_wiz_0/inst/ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.639     0.975    Proyecto_TADSE_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Proyecto_TADSE_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/Q
                         net (fo=1, routed)           0.054     1.170    Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrack
    SLICE_X36Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.215 r  Proyecto_TADSE_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_1/O
                         net (fo=1, routed)           0.000     1.215    Proyecto_TADSE_i/clk_wiz_0/inst/ip2bus_wrack_int1
    SLICE_X36Y101        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.911     1.277    Proyecto_TADSE_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  Proyecto_TADSE_i/clk_wiz_0/inst/ip2bus_wrack_reg/C
                         clock pessimism             -0.289     0.988    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.121     1.109    Proyecto_TADSE_i/clk_wiz_0/inst/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         20.000      16.000     XADC_X0Y0        Proyecto_TADSE_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X29Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C           n/a            1.000         20.000      19.000     SLICE_X28Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X29Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X29Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X29Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X29Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         20.000      19.000     SLICE_X29Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X26Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X26Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X26Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X26Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X30Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X30Y87     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X30Y90     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X30Y90     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y96     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y96     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y97     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y96     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y97     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y97     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y97     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         10.000      9.020      SLICE_X34Y98     Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.759%)  route 0.614ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.669 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/Q
                         net (fo=1, routed)           0.614     0.093    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/p_0_in[1]
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     4.738 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.900    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.915 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.097    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.188 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.481     1.669    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.625     2.294    
                         clock uncertainty           -0.133     2.161    
    SLICE_X34Y99         FDPE (Setup_fdpe_C_D)       -0.045     2.116    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.580ns (65.263%)  route 0.309ns (34.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.669 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.583 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           0.309    -0.274    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.150 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     4.738 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.900    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.915 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.097    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.188 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.481     1.669    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.625     2.294    
                         clock uncertainty           -0.133     2.161    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.029     2.190    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  2.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.042%)  route 0.119ns (38.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.508 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           0.119    -0.389    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato
    SLICE_X35Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.344 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_i_1/O
                         net (fo=1, routed)           0.000    -0.344    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.241    -0.649    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.091    -0.558    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.053%)  route 0.200ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/Q
                         net (fo=1, routed)           0.200    -0.284    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/p_0_in[1]
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X34Y99         FDPE (Hold_fdpe_C_D)         0.052    -0.597    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Proyecto_TADSE_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         3.333       2.333      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         3.333       2.333      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X35Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X35Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X35Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X34Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X35Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X35Y99     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.812ns (39.972%)  route 2.721ns (60.028%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    -0.848    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    -0.330 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/Q
                         net (fo=3, routed)           1.778     1.448    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][4]
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.973 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.973    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.087    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.201    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.440 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.943     3.383    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__2_n_5
    SLICE_X35Y105        LUT6 (Prop_lut6_I5_O)        0.302     3.685 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[15]_i_2/O
                         net (fo=1, routed)           0.000     3.685    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[15]_i_2_n_0
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X35Y105        FDCE (Setup_fdce_C_D)        0.032     4.016    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.771ns  (logic 0.677ns (38.219%)  route 1.094ns (61.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.554     2.729    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X34Y106        LUT5 (Prop_lut5_I2_O)        0.153     2.882 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[0]_i_1/O
                         net (fo=1, routed)           0.541     3.423    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/D[0]
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                         clock pessimism              0.618     4.128    
                         clock uncertainty           -0.142     3.985    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)       -0.223     3.762    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.908ns (41.808%)  route 2.656ns (58.192%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    -0.848    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    -0.330 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/Q
                         net (fo=3, routed)           1.778     1.448    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][4]
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.973 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.973    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.087    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.201    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.535 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.878     3.413    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__2_n_6
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.303     3.716 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.716    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[14]_i_1__0_n_0
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                         clock pessimism              0.618     4.128    
                         clock uncertainty           -0.142     3.985    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.081     4.066    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.037ns  (logic 0.772ns (37.908%)  route 1.265ns (62.092%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.439     2.614    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X35Y106        LUT4 (Prop_lut4_I1_O)        0.124     2.738 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.826     3.564    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.124     3.688 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.688    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[13]_i_1__0_n_0
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                         clock pessimism              0.618     4.128    
                         clock uncertainty           -0.142     3.985    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.077     4.062    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.939ns  (logic 0.772ns (39.809%)  route 1.167ns (60.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.439     2.614    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X35Y106        LUT4 (Prop_lut4_I1_O)        0.124     2.738 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.729     3.467    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X34Y104        LUT6 (Prop_lut6_I4_O)        0.124     3.591 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.591    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[4]_i_1__0_n_0
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X34Y104        FDCE (Setup_fdce_C_D)        0.077     4.061    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.698ns (38.264%)  route 2.740ns (61.736%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    -0.848    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    -0.330 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/Q
                         net (fo=3, routed)           1.778     1.448    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][4]
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.973 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.973    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.087    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__0_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.326 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.962     3.287    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1_n_5
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.302     3.589 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.589    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[11]_i_1__0_n_0
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X34Y105        FDCE (Setup_fdce_C_D)        0.079     4.063    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.925ns  (logic 0.772ns (40.094%)  route 1.153ns (59.906%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.439     2.614    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X35Y106        LUT4 (Prop_lut4_I1_O)        0.124     2.738 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.715     3.453    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X34Y105        LUT6 (Prop_lut6_I4_O)        0.124     3.577 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.577    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[12]_i_1__0_n_0
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X34Y105        FDCE (Setup_fdce_C_D)        0.077     4.061    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.765%)  route 1.024ns (61.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.462     2.638    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124     2.762 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.562     3.323    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X34Y105        FDCE (Setup_fdce_C_CE)      -0.169     3.815    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.672ns  (logic 0.648ns (38.765%)  route 1.024ns (61.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.462     2.638    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124     2.762 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.562     3.323    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                         clock pessimism              0.618     4.127    
                         clock uncertainty           -0.142     3.984    
    SLICE_X34Y105        FDCE (Setup_fdce_C_CE)      -0.169     3.815    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]
  -------------------------------------------------------------------
                         required time                          3.815    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.652ns  (logic 0.648ns (39.214%)  route 1.004ns (60.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 1.652 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     3.975 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     5.260    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -2.499 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.293    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.192 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844     1.652    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.524     2.176 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/Q
                         net (fo=4, routed)           0.462     2.638    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/q_dff4
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124     2.762 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_1/O
                         net (fo=16, routed)          0.543     3.304    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/E[0]
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                         clock pessimism              0.618     4.128    
                         clock uncertainty           -0.142     3.985    
    SLICE_X34Y101        FDCE (Setup_fdce_C_CE)      -0.169     3.816    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.641    -0.566    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.232    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg_n_0_[0]
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.064    -0.502    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.283    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/p_0_in[1]
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X32Y98         FDPE (Hold_fdpe_C_D)         0.052    -0.597    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.562%)  route 0.257ns (63.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.641    -0.566    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.418 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/Q
                         net (fo=2, routed)           0.257    -0.161    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/C
                         clock pessimism              0.237    -0.566    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.010    -0.556    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.529ns  (logic 0.249ns (47.046%)  route 0.280ns (52.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 1.696 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 1.933 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     2.743 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.183    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.570 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.267    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.293 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640     1.933    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDCE (Prop_fdce_C_Q)         0.151     2.084 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/Q
                         net (fo=1, routed)           0.280     2.364    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3
    SLICE_X34Y106        LUT2 (Prop_lut2_I1_O)        0.098     2.462 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_i_1/O
                         net (fo=1, routed)           0.000     2.462    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_i_1_n_0
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     2.931 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.411    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     0.004 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.756    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.785 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911     1.696    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     1.933    
    SLICE_X34Y106        FDCE (Hold_fdce_C_D)         0.125     2.058    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.399ns (56.620%)  route 0.306ns (43.380%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/Q
                         net (fo=3, routed)           0.157    -0.269    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][9]
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.118 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.149     0.031    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/plusOp_carry__1_n_6
    SLICE_X34Y104        LUT6 (Prop_lut6_I5_O)        0.107     0.138 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.138    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[10]_i_1__0_n_0
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X34Y104        FDCE (Hold_fdce_C_D)         0.121    -0.430    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.187ns (31.664%)  route 0.404ns (68.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X35Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/Q
                         net (fo=6, routed)           0.208    -0.218    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[0]
    SLICE_X33Y104        LUT3 (Prop_lut3_I0_O)        0.046    -0.172 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[0]_i_1__2/O
                         net (fo=1, routed)           0.196     0.023    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EF[0]
    SLICE_X35Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X35Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X35Y104        FDCE (Hold_fdce_C_D)        -0.003    -0.570    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.254ns (34.548%)  route 0.481ns (65.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.192    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][6]
    SLICE_X34Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3/O
                         net (fo=16, routed)          0.270     0.123    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.168 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[8]_i_1__0_n_0
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X34Y104        FDCE (Hold_fdce_C_D)         0.121    -0.430    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.254ns (34.454%)  route 0.483ns (65.546%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.403 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/Q
                         net (fo=3, routed)           0.211    -0.192    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][6]
    SLICE_X34Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3/O
                         net (fo=16, routed)          0.272     0.125    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.170 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.170    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[4]_i_1__0_n_0
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X34Y104        FDCE (Hold_fdce_C_D)         0.120    -0.431    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.254ns (35.772%)  route 0.456ns (64.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.641    -0.566    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.402 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.126    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[1]
    SLICE_X35Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.180     0.099    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.144    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[2]_i_1__0_n_0
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X35Y105        FDCE (Hold_fdce_C_D)         0.092    -0.459    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.254ns (34.322%)  route 0.486ns (65.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.641    -0.566    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.402 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/Q
                         net (fo=6, routed)           0.276    -0.126    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[1]
    SLICE_X35Y106        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP[15]_i_3/O
                         net (fo=15, routed)          0.210     0.129    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Temp_reg[1]
    SLICE_X34Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.174 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.174    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP[11]_i_1__0_n_0
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X34Y105        FDCE (Hold_fdce_C_D)         0.121    -0.430    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Proyecto_TADSE_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X35Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y101    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X34Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X35Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X35Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X35Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X35Y104    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X32Y98     Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X34Y100    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clkfbout_Proyecto_TADSE_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Proyecto_TADSE_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            9  Failing Endpoints,  Worst Slack       -4.440ns,  Total Violation      -20.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.440ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        12.534ns  (logic 1.712ns (13.659%)  route 10.822ns (86.341%))
  Logic Levels:           5  (LDPE=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/Q
                         net (fo=3, routed)           1.514    16.183    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][3]
    SLICE_X34Y100        LUT4 (Prop_lut4_I2_O)        0.124    16.307 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4/O
                         net (fo=16, routed)          1.704    18.011    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I1_O)        0.124    18.135 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/O
                         net (fo=1, routed)           3.107    21.243    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/rco_contador_eventos
    SLICE_X33Y105        LDPE (SetClr_ldpe_PRE_Q)     0.698    21.941 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/desbordamiento_signal_reg/Q
                         net (fo=2, routed)           2.422    24.362    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/desbordamiento_signal
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.124    24.486 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/interrupcion_INST_0/O
                         net (fo=1, routed)           2.075    26.561    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/interrupcion
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.124    26.685 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    26.685    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X32Y103        FDRE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.668    22.165    
    SLICE_X32Y103        FDRE (Setup_fdre_C_D)        0.081    22.246    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -26.685    
  -------------------------------------------------------------------
                         slack                                 -4.440    

Slack (VIOLATED) :        -3.481ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        11.571ns  (logic 1.588ns (13.724%)  route 9.983ns (86.276%))
  Logic Levels:           4  (LDPE=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/Q
                         net (fo=3, routed)           1.514    16.183    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/axi_rdata_reg[15][3]
    SLICE_X34Y100        LUT4 (Prop_lut4_I2_O)        0.124    16.307 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4/O
                         net (fo=16, routed)          1.704    18.011    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I1_O)        0.124    18.135 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/O
                         net (fo=1, routed)           3.107    21.243    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/rco_contador_eventos
    SLICE_X33Y105        LDPE (SetClr_ldpe_PRE_Q)     0.698    21.941 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/desbordamiento_signal_reg/Q
                         net (fo=2, routed)           3.658    25.598    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/desbordamiento_signal
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    25.722 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    25.722    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X32Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.668    22.165    
    SLICE_X32Y103        FDRE (Setup_fdre_C_D)        0.077    22.242    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -25.723    
  -------------------------------------------------------------------
                         slack                                 -3.481    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        10.945ns  (logic 0.774ns (7.072%)  route 10.171ns (92.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 14.153 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.845    14.153    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.478    14.631 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/Q
                         net (fo=8, routed)          10.171    24.802    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/Temp_reg[1][0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.296    25.098 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    25.098    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.654    22.833    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    22.833    
                         clock uncertainty           -0.668    22.166    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.077    22.243    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -25.098    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        10.815ns  (logic 0.642ns (5.936%)  route 10.173ns (94.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/Q
                         net (fo=3, routed)          10.173    24.843    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][11]
    SLICE_X33Y103        LUT6 (Prop_lut6_I5_O)        0.124    24.967 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    24.967    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.668    22.165    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.031    22.196    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        10.739ns  (logic 0.642ns (5.978%)  route 10.097ns (94.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/Q
                         net (fo=3, routed)          10.097    24.766    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][3]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.124    24.890 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    24.890    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.655    22.834    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    22.834    
                         clock uncertainty           -0.668    22.167    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.077    22.244    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                         -24.890    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        9.460ns  (logic 0.642ns (6.786%)  route 8.818ns (93.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 14.153 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.845    14.153    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.518    14.671 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/Q
                         net (fo=3, routed)           8.818    23.489    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][13]
    SLICE_X33Y103        LUT6 (Prop_lut6_I5_O)        0.124    23.613 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    23.613    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    22.832    
                         clock uncertainty           -0.668    22.165    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.031    22.196    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -23.613    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        9.231ns  (logic 0.580ns (6.283%)  route 8.651ns (93.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.456    14.608 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/Q
                         net (fo=3, routed)           8.651    23.259    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][1]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.124    23.383 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    23.383    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.654    22.833    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.833    
                         clock uncertainty           -0.668    22.166    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.029    22.195    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.195    
                         arrival time                         -23.383    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        9.283ns  (logic 0.642ns (6.916%)  route 8.641ns (93.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/Q
                         net (fo=3, routed)           8.641    23.311    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][4]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.124    23.435 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    23.435    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.655    22.834    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.834    
                         clock uncertainty           -0.668    22.167    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.081    22.248    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -23.435    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -0.525ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        8.617ns  (logic 0.773ns (8.971%)  route 7.844ns (91.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 14.153 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.845    14.153    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478    14.631 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/Q
                         net (fo=4, routed)           7.844    22.475    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.295    22.770 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    22.770    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.654    22.833    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.833    
                         clock uncertainty           -0.668    22.166    
    SLICE_X32Y102        FDRE (Setup_fdre_C_D)        0.079    22.245    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -22.770    
  -------------------------------------------------------------------
                         slack                                 -0.525    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        8.002ns  (logic 0.642ns (8.023%)  route 7.360ns (91.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 14.152 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    16.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    10.001 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    12.207    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.308 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.844    14.152    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.518    14.670 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/Q
                         net (fo=3, routed)           7.360    22.030    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][7]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.154 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    22.154    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.655    22.834    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    22.834    
                         clock uncertainty           -0.668    22.167    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.079    22.246    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -22.154    
  -------------------------------------------------------------------
                         slack                                  0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.467ns (8.119%)  route 5.285ns (91.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.236    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654    -1.491    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.367    -1.124 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/Q
                         net (fo=3, routed)           5.285     4.161    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][9]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.100     4.261 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.261    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.668     3.807    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.333     4.140    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 0.518ns (9.055%)  route 5.202ns (90.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    -1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.236    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654    -1.491    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.418    -1.073 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/Q
                         net (fo=3, routed)           5.202     4.130    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][5]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.100     4.230 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.230    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.668     3.807    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.270     4.077    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.209ns (7.463%)  route 2.592ns (92.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[8]/Q
                         net (fo=3, routed)           2.592     2.188    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][8]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.233 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.233    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.911     1.277    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.668     1.945    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.121     2.066    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.186ns (6.659%)  route 2.607ns (93.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/Q
                         net (fo=3, routed)           2.607     2.181    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][2]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.226 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.226    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.912     1.278    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.668     1.946    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092     2.038    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.518ns (8.875%)  route 5.319ns (91.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.236    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655    -1.490    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.418    -1.072 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/Q
                         net (fo=3, routed)           5.319     4.247    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][14]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.100     4.347 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.347    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.844     3.138    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty            0.668     3.806    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.333     4.139    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.186ns (6.508%)  route 2.672ns (93.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/Q
                         net (fo=3, routed)           2.672     2.246    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][15]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.291 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.291    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.911     1.277    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.668     1.945    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.121     2.066    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.209ns (7.251%)  route 2.674ns (92.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/Q
                         net (fo=3, routed)           2.674     2.270    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][12]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.315 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.315    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.911     1.277    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y104        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.668     1.945    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.120     2.065    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.209ns (7.294%)  route 2.656ns (92.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[10]/Q
                         net (fo=3, routed)           2.656     2.253    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][10]
    SLICE_X33Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.298 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.298    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.911     1.277    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y103        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.668     1.945    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.091     2.036    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.209ns (6.486%)  route 3.013ns (93.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/Q
                         net (fo=3, routed)           3.013     2.610    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][7]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.655 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.655    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.912     1.278    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.668     1.946    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.121     2.067    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.209ns (6.388%)  route 3.063ns (93.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.640    -0.567    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/Q
                         net (fo=3, routed)           3.063     2.660    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/EP_reg[15][6]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.705 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.705    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.912     1.278    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y102        FDRE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.668     1.946    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.121     2.067    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.085ns,  Total Violation       -3.085ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.085ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.472ns (53.656%)  route 1.271ns (46.344%))
  Logic Levels:           2  (LDPE=1 LUT2=1)
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.478     3.617 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/Q
                         net (fo=6, routed)           0.384     4.001    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP[1]
    SLICE_X33Y100        LUT2 (Prop_lut2_I0_O)        0.296     4.297 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/en_contador_tiempo_reg_i_2/O
                         net (fo=1, routed)           0.387     4.684    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/pulso_inicio
    SLICE_X33Y100        LDPE (SetClr_ldpe_PRE_Q)     0.698     5.382 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/en_contador_tiempo_reg/Q
                         net (fo=35, routed)          0.501     5.882    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/D[0]
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism              0.000     3.510    
                         clock uncertainty           -0.668     2.843    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)       -0.045     2.798    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 -3.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.934ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.402ns (46.057%)  route 0.471ns (53.943%))
  Logic Levels:           2  (LDPE=1 LUT2=1)
  Clock Path Skew:        -1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.164     1.141 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/Q
                         net (fo=6, routed)           0.159     1.300    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP[0]
    SLICE_X33Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/en_contador_tiempo_reg_i_2/O
                         net (fo=1, routed)           0.119     1.464    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/pulso_inicio
    SLICE_X33Y100        LDPE (SetClr_ldpe_PRE_Q)     0.193     1.657 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/en_contador_tiempo_reg/Q
                         net (fo=35, routed)          0.193     1.850    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/D[0]
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism              0.000    -0.803    
                         clock uncertainty            0.668    -0.136    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.052    -0.084    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  1.934    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.966ns,  Total Violation       -0.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.966ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        2.152ns  (logic 0.456ns (21.187%)  route 1.696ns (78.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns = ( 2.294 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     4.808 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.093    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.666 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.540    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.641 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.653     2.294    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456     2.750 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           1.696     4.446    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/dato
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.655     3.510    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism              0.249     3.759    
                         clock uncertainty           -0.262     3.497    
    SLICE_X34Y100        FDCE (Setup_fdce_C_D)       -0.016     3.481    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                          3.481    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 -0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Proyecto_TADSE_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.125%)  route 0.857ns (85.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/Q
                         net (fo=2, routed)           0.857     0.350    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/dato
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism              0.567    -0.237    
                         clock uncertainty            0.262     0.026    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.060     0.086    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.502ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.580ns (20.546%)  route 2.243ns (79.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         1.915     5.962    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/AS[0]
    SLICE_X28Y104        FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.699    22.878    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X28Y104        FDPE (Recov_fdpe_C_PRE)     -0.359    22.464    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 16.502    

Slack (MET) :             16.502ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.580ns (20.546%)  route 2.243ns (79.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         1.915     5.962    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/AS[0]
    SLICE_X28Y104        FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.699    22.878    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X28Y104        FDPE (Recov_fdpe_C_PRE)     -0.359    22.464    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 16.502    

Slack (MET) :             17.278ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.450%)  route 1.205ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.205     4.846    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.480    22.659    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.361    22.125    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 17.278    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.450%)  route 1.205ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.205     4.846    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.480    22.659    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.319    22.167    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.450%)  route 1.205ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.205     4.846    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.480    22.659    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.319    22.167    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[2]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.450%)  route 1.205ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.205     4.846    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.480    22.659    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.319    22.167    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[3]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.368ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.456ns (24.470%)  route 1.407ns (75.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.407     5.048    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/Q[0]
    SLICE_X32Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.654    22.833    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C
                         clock pessimism              0.247    23.080    
                         clock uncertainty           -0.302    22.778    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.361    22.417    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 17.368    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.456ns (24.470%)  route 1.407ns (75.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.407     5.048    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/Q[0]
    SLICE_X32Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.654    22.833    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]/C
                         clock pessimism              0.247    23.080    
                         clock uncertainty           -0.302    22.778    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.319    22.459    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[0]
  -------------------------------------------------------------------
                         required time                         22.459    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.703ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.055%)  route 1.113ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.113     4.754    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y106        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]/C
                         clock pessimism              0.247    23.079    
                         clock uncertainty           -0.302    22.777    
    SLICE_X32Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.458    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[29]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 17.703    

Slack (MET) :             17.703ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.055%)  route 1.113ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.891     3.185    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.641 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          1.113     4.754    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X32Y106        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.653    22.832    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X32Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]/C
                         clock pessimism              0.247    23.079    
                         clock uncertainty           -0.302    22.777    
    SLICE_X32Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.458    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[30]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 17.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.355     1.490    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.845     1.211    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.109    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.435%)  route 0.355ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.355     1.490    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.845     1.211    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.109    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.199     1.334    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.930     1.296    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]/C
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.199     1.334    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.930     1.296    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]/C
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.199     1.334    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.930     1.296    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]/C
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.199     1.334    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.930     1.296    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]/C
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.111%)  route 0.202ns (58.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.202     1.337    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y102        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.931     1.297    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y102        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]/C
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.944    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.111%)  route 0.202ns (58.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.202     1.337    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y102        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.931     1.297    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y102        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]/C
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.944    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.111%)  route 0.202ns (58.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.202     1.337    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y102        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.931     1.297    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y102        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]/C
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.944    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.277%)  route 0.209ns (59.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.658     0.994    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/s00_axi_aclk
    SLICE_X28Y104        FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/EP_reg[1]/Q
                         net (fo=35, routed)          0.209     1.344    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[1]_0[0]
    SLICE_X30Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.930     1.296    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/s00_axi_aclk
    SLICE_X30Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]/C
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y105        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/EP_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.760ns,  Total Violation       -7.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.760ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.580ns (45.851%)  route 0.685ns (54.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.669 - 3.333 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.357     4.404    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X34Y99         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     4.738 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.900    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.915 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.097    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.188 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.481     1.669    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                         clock pessimism              0.000     1.669    
                         clock uncertainty           -0.664     1.005    
    SLICE_X34Y99         FDPE (Recov_fdpe_C_PRE)     -0.361     0.644    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 -3.760    

Slack (VIOLATED) :        -3.760ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.580ns (45.851%)  route 0.685ns (54.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.669 - 3.333 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.357     4.404    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X34Y99         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     4.738 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.900    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.915 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.097    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.188 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.481     1.669    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.000     1.669    
                         clock uncertainty           -0.664     1.005    
    SLICE_X34Y99         FDPE (Recov_fdpe_C_PRE)     -0.361     0.644    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 -3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.972%)  route 0.268ns (59.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.136     1.254    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.299 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.132     1.431    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X34Y99         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.664    -0.226    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.297    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.972%)  route 0.268ns (59.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.136     1.254    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.299 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.132     1.431    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/AS[0]
    SLICE_X34Y99         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.664    -0.226    
    SLICE_X34Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.297    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.728    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_out1_Proyecto_TADSE_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@3.333ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.558%)  route 0.645ns (55.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 1.669 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/Q
                         net (fo=1, routed)           0.645     0.123    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/reset_sinc_generador_dato
    SLICE_X35Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    K17                                               0.000     3.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.333    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     4.738 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.900    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.915 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.097    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.188 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           1.481     1.669    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.603     2.272    
                         clock uncertainty           -0.133     2.139    
    SLICE_X35Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.734    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          1.734    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/CLR
                            (removal check against rising-edge clock clk_out1_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.048%)  route 0.236ns (58.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/clk_generador_dato
    SLICE_X34Y99         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/EP_reg[1]/Q
                         net (fo=1, routed)           0.236    -0.249    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/reset_sinc_generador_dato
    SLICE_X35Y99         FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3, routed)           0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/clk_generador_dato
    SLICE_X35Y99         FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg/C
                         clock pessimism              0.254    -0.636    
    SLICE_X35Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/dato_asincronico_reg
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.111ns,  Total Violation       -4.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.378%)  route 0.698ns (54.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.370     4.417    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X32Y98         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.480     3.335    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                         clock pessimism              0.000     3.335    
                         clock uncertainty           -0.668     2.667    
    SLICE_X32Y98         FDPE (Recov_fdpe_C_PRE)     -0.361     2.306    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                 -2.111    

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.378%)  route 0.698ns (54.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        1.845     3.139    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.328     3.923    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.047 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.370     4.417    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X32Y98         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.480     3.335    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism              0.000     3.335    
                         clock uncertainty           -0.668     2.667    
    SLICE_X32Y98         FDPE (Recov_fdpe_C_PRE)     -0.361     2.306    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                 -2.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.420%)  route 0.274ns (59.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.136     1.254    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.299 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.138     1.437    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X32Y98         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.668    -0.222    
    SLICE_X32Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.293    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.420%)  route 0.274ns (59.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.668ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.335ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2828, routed)        0.641     0.977    Proyecto_TADSE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y101        FDRE                                         r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Proyecto_TADSE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.136     1.254    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.299 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=111, routed)         0.138     1.437    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/AS[0]
    SLICE_X32Y98         FDPE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.826    -0.889    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.668    -0.222    
    SLICE_X32Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.293    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  1.730    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0
  To Clock:  clk_out2_Proyecto_TADSE_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.518ns (37.881%)  route 0.849ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 1.009 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.849     0.328    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X34Y106        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.748 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.736    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.645 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     1.009    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg/C  (IS_INVERTED)
                         clock pessimism              0.467     1.476    
                         clock uncertainty           -0.142     1.334    
    SLICE_X34Y106        FDCE (Recov_fdce_C_CLR)     -0.356     0.978    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff3_reg
  -------------------------------------------------------------------
                         required time                          0.978    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall@2.500ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.518ns (37.881%)  route 0.849ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 1.009 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.849     0.328    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X34Y106        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -2.748 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.736    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.645 f  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     1.009    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y106        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg/C  (IS_INVERTED)
                         clock pessimism              0.467     1.476    
                         clock uncertainty           -0.142     1.334    
    SLICE_X34Y106        FDCE (Recov_fdce_C_CLR)     -0.314     1.020    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff4_reg
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.518ns (27.707%)  route 1.352ns (72.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.352     0.830    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X34Y103        FDCE (Recov_fdce_C_CLR)     -0.319     3.515    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[5]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.518ns (27.707%)  route 1.352ns (72.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.352     0.830    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X34Y103        FDCE (Recov_fdce_C_CLR)     -0.319     3.515    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[6]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.518ns (27.707%)  route 1.352ns (72.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.352     0.830    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y103        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y103        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X34Y103        FDCE (Recov_fdce_C_CLR)     -0.319     3.515    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[7]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.518ns (32.229%)  route 1.089ns (67.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.089     0.568    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]_1[0]
    SLICE_X35Y104        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X35Y104        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X35Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.429    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.590%)  route 1.024ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.024     0.503    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X35Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.405     3.429    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[15]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.590%)  route 1.024ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.024     0.503    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X35Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.405     3.429    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.590%)  route 1.024ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.024     0.503    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X35Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.405     3.429    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[2]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@5.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.590%)  route 1.024ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.653    -1.039    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.518    -0.521 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          1.024     0.503    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X35Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.855 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          1.654     3.509    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X35Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]/C
                         clock pessimism              0.467     3.976    
                         clock uncertainty           -0.142     3.834    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.405     3.429    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[9]
  -------------------------------------------------------------------
                         required time                          3.429    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.797%)  route 0.248ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.248    -0.236    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X34Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff1_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.797%)  route 0.248ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.248    -0.236    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Q[0]
    SLICE_X34Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/q_dff2_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.797%)  route 0.248ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.248    -0.236    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]_1[0]
    SLICE_X34Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/EP_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.797%)  route 0.248ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.248    -0.236    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/AR[0]
    SLICE_X34Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.797%)  route 0.248ns (60.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.248    -0.236    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/AR[0]
    SLICE_X34Y100        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/clk_circuito_test
    SLICE_X34Y100        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.317%)  route 0.314ns (65.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.314    -0.171    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y101        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.317%)  route 0.314ns (65.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.314    -0.171    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y101        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.317%)  route 0.314ns (65.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.314    -0.171    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y101        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.912    -0.803    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y101        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]/C
                         clock pessimism              0.503    -0.300    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[14]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.077%)  route 0.420ns (71.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.420    -0.064    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C
                         clock pessimism              0.503    -0.301    
    SLICE_X34Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_Proyecto_TADSE_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns - clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.077%)  route 0.420ns (71.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.559    -0.649    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/clk_circuito_test
    SLICE_X32Y98         FDPE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.485 f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/EP_reg[1]/Q
                         net (fo=25, routed)          0.420    -0.064    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/Q[0]
    SLICE_X34Y105        FDCE                                         f  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Proyecto_TADSE_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_Proyecto_TADSE_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=26, routed)          0.911    -0.804    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/clk_circuito_test
    SLICE_X34Y105        FDCE                                         r  Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]/C
                         clock pessimism              0.503    -0.301    
    SLICE_X34Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.368    Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[12]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.304    





