## Description 
# Layout of a standard cell design project using Synopsys Deisgn Tool "Custom_Compiler" 

* Technology used : 14nm PDK FinFET
  
* Gates done : Inverter , NAND , XOR
  
* Circuits done using those STDCells
  
 ![Circuit Diagram](https://github.com/MohamedNabil95/CC_STDCells_Layout/assets/90795738/33e54206-315e-49f7-bc5d-abb77c345bd3)

