###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:43:41 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_cts
###############################################################
Path 1: MET (2.380 ns) Clock Gating Setup Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.620
            Slack:=          2.380
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.000   0.000       -    5.000  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX3            1  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_398                           -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q   -      A->Q    F     BUX12          64  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_397                           -      -       -     (net)          64      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.000   0.239   2.381    7.620  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.102   0.000       -    7.620  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000      -   10.000  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.000   0.000      -   10.000  
  minimips_core_instance/CTS_401                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A    -      A       R     AND2X4         41  0.000   0.000      -   10.000  
#-----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (2.590 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.410
            Slack:=          2.590
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.000   0.000       -    5.000  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX3            1  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_398                           -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q   -      A->Q    F     BUX12          64  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_397                           -      -       -     (net)          64      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.000   0.237   2.173    7.410  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B      -      B       F     AND2X4          1  0.099   0.000       -    7.410  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000      -   10.000  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.000   0.000      -   10.000  
  minimips_core_instance/CTS_401                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A    -      A       R     AND2X4         41  0.000   0.000      -   10.000  
#-----------------------------------------------------------------------------------------------------------------------------
Path 3: MET (2.644 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          2.356
            Slack:=          2.644
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000       -    5.000  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.000   0.000       -    5.000  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX3            1  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_398                           -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q   -      A->Q    F     BUX12          64  0.000   0.000       -    5.000  
  minimips_core_instance/CTS_397                           -      -       -     (net)          64      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.000   0.239   2.117    7.356  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B      -      B       F     AND2X4          1  0.101   0.000       -    7.356  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000      -   10.000  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000      -   10.000  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.000   0.000      -   10.000  
  minimips_core_instance/CTS_401                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A    -      A       R     AND2X4         41  0.000   0.000      -   10.000  
#-----------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.651 ns) Clock Gating Setup Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.349
            Slack:=          4.651
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.349    5.349  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B      -      B       F     AND2X4          1  0.164   0.001    5.349  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A  -      A       R     AND2X4          3  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.653 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.347
            Slack:=          4.653
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.347    5.347  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.347  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.654 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.346
            Slack:=          4.654
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.347    5.346  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B      -      B       F     AND2X4          1  0.161   0.001    5.346  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (4.654 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.346
            Slack:=          4.654
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.346    5.346  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B      -      B       F     AND2X4          1  0.160   0.001    5.346  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.655 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.345
            Slack:=          4.655
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.345    5.345  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B      -      B       F     AND2X4          1  0.159   0.002    5.345  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.659 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.341
            Slack:=          4.659
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.341    5.341  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B      -      B       F     AND2X4          1  0.154   0.001    5.341  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (4.667 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.333
            Slack:=          4.667
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.333    5.333  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B      -      B       F     AND2X4          1  0.146   0.001    5.333  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (4.669 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.331
            Slack:=          4.669
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.331    5.331  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B      -      B       F     AND2X4          1  0.144   0.001    5.331  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (4.671 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.329
            Slack:=          4.671
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.329    5.329  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B      -      B       F     AND2X4          1  0.142   0.001    5.329  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (4.672 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.328
            Slack:=          4.672
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.328    5.328  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X4          1  0.141   0.001    5.328  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (4.672 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.328
            Slack:=          4.672
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.328    5.328  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X4          1  0.141   0.001    5.328  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (4.672 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.328
            Slack:=          4.672
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.328    5.328  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B      -      B       F     AND2X4          1  0.141   0.001    5.328  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (4.673 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.327
            Slack:=          4.673
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.327    5.327  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B      -      B       F     AND2X4          1  0.139   0.001    5.327  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (4.674 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.326
            Slack:=          4.674
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q      -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q     -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                             -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.326    5.326  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B      -      B       F     AND2X4          1  0.139   0.001    5.326  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                         -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (4.674 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.326
            Slack:=          4.674
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.326    5.326  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B      -      B       F     AND2X4          1  0.139   0.001    5.326  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (4.675 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.325
            Slack:=          4.675
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.325    5.325  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X4          1  0.138   0.001    5.325  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (4.676 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.324
            Slack:=          4.676
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.324    5.324  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B      -      B       F     AND2X4          1  0.136   0.001    5.324  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (4.681 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.319
            Slack:=          4.681
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.319    5.319  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B      -      B       F     AND2X2          1  0.131   0.001    5.319  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X2         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (4.696 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.304
            Slack:=          4.696
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.304    5.304  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B      -      B       F     AND2X4          1  0.116   0.000    5.304  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (4.698 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.302
            Slack:=          4.698
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.302    5.302  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B      -      B       F     AND2X4          1  0.114   0.001    5.302  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (4.699 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.301
            Slack:=          4.699
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.301    5.301  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B      -      B       F     AND2X4          1  0.113   0.001    5.301  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (4.701 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.299
            Slack:=          4.701
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.299    5.299  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B      -      B       F     AND2X4          1  0.111   0.000    5.299  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (4.701 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.299
            Slack:=          4.701
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.299    5.299  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B      -      B       F     AND2X4          1  0.111   0.000    5.299  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (4.701 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.299
            Slack:=          4.701
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.298    5.299  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B      -      B       F     AND2X4          1  0.110   0.000    5.299  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (4.703 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.297
            Slack:=          4.703
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q          -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                                  -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.297    5.297  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B       F     AND2X4          1  0.109   0.000    5.297  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 29: MET (4.703 ns) Clock Gating Setup Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.297
            Slack:=          4.703
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q   -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                           -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.297    5.297  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B      -      B       F     AND2X4          1  0.109   0.000    5.297  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X4          3  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 30: MET (4.703 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.297
            Slack:=          4.703
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.297    5.297  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B      -      B       F     AND2X4          1  0.109   0.000    5.297  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 31: MET (4.704 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.296
            Slack:=          4.704
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.296    5.296  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B      -      B       F     AND2X4          1  0.108   0.000    5.296  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (4.705 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.295
            Slack:=          4.705
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.295    5.295  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B      -      B       F     AND2X4          1  0.107   0.000    5.295  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (4.705 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.295
            Slack:=          4.705
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.295    5.295  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B      -      B       F     AND2X4          1  0.107   0.000    5.295  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 34: MET (4.705 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.295
            Slack:=          4.705
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.295    5.295  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B      -      B       F     AND2X4          1  0.106   0.000    5.295  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (4.705 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.295
            Slack:=          4.705
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.295    5.295  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B      -      B       F     AND2X4          1  0.106   0.000    5.295  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (4.706 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.294
            Slack:=          4.706
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q          -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                                  -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.294    5.294  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B       F     AND2X4          1  0.106   0.000    5.294  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 37: MET (4.706 ns) Clock Gating Setup Check with Pin minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.294
            Slack:=          4.706
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q          -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                                  -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.294    5.294  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X4          1  0.106   0.000    5.294  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 38: MET (4.707 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.293
            Slack:=          4.707
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.293    5.293  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X4          1  0.105   0.000    5.293  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.708 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.292
            Slack:=          4.708
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q       -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q      -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                              -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.292    5.292  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B      -      B       F     AND2X4          1  0.104   0.000    5.292  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.708 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.292
            Slack:=          4.708
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q         -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                                -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q        -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                                -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.292    5.292  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B      -      B       F     AND2X4          1  0.103   0.000    5.292  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.710 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.290
            Slack:=          4.710
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L2_7/Q         -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_400                                -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_43/Q        -      A->Q    F     BUX6           46  0.000   0.000    5.000  
  minimips_core_instance/CTS_399                                -      -       -     (net)          46      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.290    5.290  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B      -      B       F     AND2X4          1  0.102   0.000    5.290  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X4         41  0.000   0.000   10.000  
#-------------------------------------------------------------------------------------------------------------------------

