Classic Timing Analyzer report for CPU
Tue Mar 23 13:35:19 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                           ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.600 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]         ; AluResult[31]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 46.31 MHz ( period = 21.592 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]         ; Controle:Controle|PCWrite               ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:registrador_instrucoes|Instr15_0[14] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; 163          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                ;                                         ;            ;          ; 163          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.31 MHz ( period = 21.592 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 47.18 MHz ( period = 21.194 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 47.25 MHz ( period = 21.162 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.640 ns                ;
; N/A                                     ; 47.35 MHz ( period = 21.120 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 47.54 MHz ( period = 21.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 47.54 MHz ( period = 21.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 47.80 MHz ( period = 20.922 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 48.03 MHz ( period = 20.820 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.481 ns                ;
; N/A                                     ; 48.03 MHz ( period = 20.820 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.481 ns                ;
; N/A                                     ; 48.03 MHz ( period = 20.820 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 48.16 MHz ( period = 20.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.422 ns                ;
; N/A                                     ; 48.41 MHz ( period = 20.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.662 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 48.51 MHz ( period = 20.616 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.643 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 48.63 MHz ( period = 20.564 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 48.63 MHz ( period = 20.564 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 48.64 MHz ( period = 20.558 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 48.65 MHz ( period = 20.554 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.337 ns                ;
; N/A                                     ; 48.68 MHz ( period = 20.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.334 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.332 ns                ;
; N/A                                     ; 48.80 MHz ( period = 20.492 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.309 ns                ;
; N/A                                     ; 48.85 MHz ( period = 20.470 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 48.90 MHz ( period = 20.450 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.422 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 49.04 MHz ( period = 20.390 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 49.04 MHz ( period = 20.390 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.348 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.348 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 49.16 MHz ( period = 20.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.332 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 49.22 MHz ( period = 20.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 49.27 MHz ( period = 20.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 49.30 MHz ( period = 20.286 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.216 ns                ;
; N/A                                     ; 49.33 MHz ( period = 20.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 49.35 MHz ( period = 20.264 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 49.35 MHz ( period = 20.264 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 49.39 MHz ( period = 20.246 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 49.40 MHz ( period = 20.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 49.47 MHz ( period = 20.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.179 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.202 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 49.64 MHz ( period = 20.146 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 49.66 MHz ( period = 20.138 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 49.69 MHz ( period = 20.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.136 ns                ;
; N/A                                     ; 49.69 MHz ( period = 20.124 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.122 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 49.71 MHz ( period = 20.118 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 6.133 ns                ;
; N/A                                     ; 49.73 MHz ( period = 20.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.129 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.102 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.143 ns                ;
; N/A                                     ; 49.78 MHz ( period = 20.090 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 6.101 ns                ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 49.80 MHz ( period = 20.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.097 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.097 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.040 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.040 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.579 ns                ;
; N/A                                     ; 49.91 MHz ( period = 20.038 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 49.94 MHz ( period = 20.024 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 50.01 MHz ( period = 19.998 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.560 ns                ;
; N/A                                     ; 50.03 MHz ( period = 19.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 50.03 MHz ( period = 19.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 50.12 MHz ( period = 19.954 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.643 ns                ;
; N/A                                     ; 50.15 MHz ( period = 19.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.045 ns                ;
; N/A                                     ; 50.19 MHz ( period = 19.924 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.922 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 50.23 MHz ( period = 19.910 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 50.25 MHz ( period = 19.902 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.016 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.890 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 6.014 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.874 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 50.33 MHz ( period = 19.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 50.33 MHz ( period = 19.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 50.33 MHz ( period = 19.868 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 50.35 MHz ( period = 19.860 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.997 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 50.46 MHz ( period = 19.816 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 50.47 MHz ( period = 19.814 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.800 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 50.55 MHz ( period = 19.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 50.57 MHz ( period = 19.774 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.772 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 50.66 MHz ( period = 19.740 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 50.66 MHz ( period = 19.740 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.422 ns                ;
; N/A                                     ; 50.75 MHz ( period = 19.704 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 50.77 MHz ( period = 19.698 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 50.78 MHz ( period = 19.694 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.924 ns                ;
; N/A                                     ; 50.78 MHz ( period = 19.692 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 50.78 MHz ( period = 19.692 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.688 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 50.81 MHz ( period = 19.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 50.82 MHz ( period = 19.676 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.905 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.660 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 50.89 MHz ( period = 19.652 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.905 ns                ;
; N/A                                     ; 50.89 MHz ( period = 19.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.904 ns                ;
; N/A                                     ; 50.90 MHz ( period = 19.646 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 50.93 MHz ( period = 19.634 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.626 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 50.97 MHz ( period = 19.618 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 51.01 MHz ( period = 19.604 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 51.03 MHz ( period = 19.598 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.165 ns                ;
; N/A                                     ; 51.04 MHz ( period = 19.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.860 ns                ;
; N/A                                     ; 51.05 MHz ( period = 19.590 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 51.07 MHz ( period = 19.580 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 51.10 MHz ( period = 19.568 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][21]  ; clock      ; clock    ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 51.15 MHz ( period = 19.552 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.548 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 51.16 MHz ( period = 19.546 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 51.22 MHz ( period = 19.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 51.22 MHz ( period = 19.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 51.22 MHz ( period = 19.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 51.23 MHz ( period = 19.520 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 51.24 MHz ( period = 19.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.514 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 51.26 MHz ( period = 19.508 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 51.27 MHz ( period = 19.506 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 51.28 MHz ( period = 19.500 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.828 ns                ;
; N/A                                     ; 51.29 MHz ( period = 19.498 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.854 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.826 ns                ;
; N/A                                     ; 51.33 MHz ( period = 19.482 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 51.35 MHz ( period = 19.474 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.460 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.807 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.789 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.434 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 51.47 MHz ( period = 19.430 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 51.49 MHz ( period = 19.422 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 51.50 MHz ( period = 19.418 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.783 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 51.59 MHz ( period = 19.382 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 51.60 MHz ( period = 19.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.368 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 51.66 MHz ( period = 19.358 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.350 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.350 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 51.69 MHz ( period = 19.346 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.778 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.334 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.334 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.318 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 51.79 MHz ( period = 19.310 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 5.720 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 51.81 MHz ( period = 19.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.296 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 51.83 MHz ( period = 19.292 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.284 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.710 ns                ;
; N/A                                     ; 51.89 MHz ( period = 19.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 51.92 MHz ( period = 19.262 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][23] ; clock      ; clock    ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 51.93 MHz ( period = 19.258 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.254 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][23] ; clock      ; clock    ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.688 ns                ;
; N/A                                     ; 51.94 MHz ( period = 19.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 51.97 MHz ( period = 19.242 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 51.98 MHz ( period = 19.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 52.09 MHz ( period = 19.198 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 52.13 MHz ( period = 19.182 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 52.15 MHz ( period = 19.174 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 52.15 MHz ( period = 19.174 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.172 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.170 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][25]  ; clock      ; clock    ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 52.17 MHz ( period = 19.168 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 52.17 MHz ( period = 19.168 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.160 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 52.20 MHz ( period = 19.156 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 52.21 MHz ( period = 19.152 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][24] ; clock      ; clock    ; None                        ; None                      ; 5.633 ns                ;
; N/A                                     ; 52.24 MHz ( period = 19.144 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.655 ns                ;
; N/A                                     ; 52.25 MHz ( period = 19.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.663 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                           ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 0.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 0.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 15.600 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.292 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.280 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.121 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.076 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.065 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.032 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.911 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.880 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.855 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.805 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.780 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.773 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.772 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.764 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.762 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.665 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.649 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.565 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.557 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.552 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.549 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.544 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.536 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.535 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.528 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.495 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.494 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.480 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.429 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.405 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.387 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.386 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.378 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.376 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.356 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.324 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.307 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.305 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.289 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.283 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.280 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.259 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.256 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.248 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.242 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.240 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.232 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.220 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.219 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.203 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.202 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.177 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.160 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.135 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.132 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.128 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.124 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.116 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.088 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.073 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.071 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.063 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.056 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.053 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.035 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.033 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.027 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.027 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.020 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.019 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.006 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.987 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.978 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.971 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.911 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.901 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.856 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.849 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.848 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.847 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.827 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.811 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.803 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.768 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.767 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.751 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.750 ns  ; Registrador:PC|Saida[2]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.750 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.749 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.733 ns  ; Registrador:PC|Saida[2]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.718 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.718 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.703 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.702 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.695 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.694 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.687 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.677 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.676 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.675 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.667 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.660 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.656 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.647 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.637 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.594 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.588 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.587 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.579 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.556 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.548 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.539 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.525 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.509 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.508 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.491 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.487 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.487 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.479 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.471 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.457 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.440 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.437 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.436 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.401 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.393 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.387 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.375 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.363 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.351 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.344 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.334 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.333 ns  ; Registrador:PC|Saida[2]                 ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.318 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.317 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.288 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.284 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.276 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.274 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.271 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.263 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[13] ; clock      ;
; N/A                                     ; None                                                ; 13.251 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.251 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 23 13:35:19 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 46.31 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "Controle:Controle|PCWrite" (period= 21.592 ns)
    Info: + Longest register to register delay is 6.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.264 ns) + CELL(0.228 ns) = 0.492 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.228 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.225 ns) + CELL(0.053 ns) = 1.051 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.299 ns) + CELL(0.053 ns) = 1.403 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~3'
        Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.689 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 1.953 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 2.228 ns; Loc. = LCCOMB_X26_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[13]~6DUPLICATE'
        Info: 9: + IC(0.222 ns) + CELL(0.053 ns) = 2.503 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~7'
        Info: 10: + IC(0.243 ns) + CELL(0.053 ns) = 2.799 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.064 ns; Loc. = LCCOMB_X26_Y16_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.208 ns) + CELL(0.053 ns) = 3.325 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~10'
        Info: 13: + IC(0.738 ns) + CELL(0.053 ns) = 4.116 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~11'
        Info: 14: + IC(0.217 ns) + CELL(0.053 ns) = 4.386 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 4.658 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 4.930 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 9; COMB Node = 'Ula32:Alu|carry_temp[29]~14'
        Info: 17: + IC(0.237 ns) + CELL(0.053 ns) = 5.220 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[31]~16DUPLICATE'
        Info: 18: + IC(0.316 ns) + CELL(0.053 ns) = 5.589 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 2; COMB Node = 'Controle:Controle|PCSource[1]~2'
        Info: 19: + IC(0.517 ns) + CELL(0.746 ns) = 6.852 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Controle:Controle|PCWrite'
        Info: Total cell delay = 1.822 ns ( 26.59 % )
        Info: Total interconnect delay = 5.030 ns ( 73.41 % )
    Info: - Smallest clock skew is -3.854 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 397; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Controle:Controle|PCWrite'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "clock" to source register is 6.317 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.265 ns) + CELL(0.712 ns) = 2.831 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.933 ns) + CELL(0.225 ns) = 3.989 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.344 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.931 ns) + CELL(0.053 ns) = 6.317 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.844 ns ( 29.19 % )
            Info: Total interconnect delay = 4.473 ns ( 70.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 163 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:registrador_instrucoes|Instr15_0[14]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" for clock "clock" (Hold time is 3.048 ns)
    Info: + Largest clock skew is 3.812 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.297 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.265 ns) + CELL(0.712 ns) = 2.831 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.933 ns) + CELL(0.225 ns) = 3.989 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.344 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 6.297 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]'
            Info: Total cell delay = 1.844 ns ( 29.28 % )
            Info: Total interconnect delay = 4.453 ns ( 70.72 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 397; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y15_N29; Fanout = 1; REG Node = 'Instr_Reg:registrador_instrucoes|Instr15_0[14]'
            Info: Total cell delay = 1.472 ns ( 59.24 % )
            Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y15_N29; Fanout = 1; REG Node = 'Instr_Reg:registrador_instrucoes|Instr15_0[14]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux14~0'
        Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 0.670 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 6; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]'
        Info: Total cell delay = 0.466 ns ( 69.55 % )
        Info: Total interconnect delay = 0.204 ns ( 30.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 15.600 ns
    Info: + Longest clock path from clock "clock" to source register is 6.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.265 ns) + CELL(0.712 ns) = 2.831 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[0]'
        Info: 3: + IC(0.933 ns) + CELL(0.225 ns) = 3.989 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.344 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.931 ns) + CELL(0.053 ns) = 6.317 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.844 ns ( 29.19 % )
        Info: Total interconnect delay = 4.473 ns ( 70.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.264 ns) + CELL(0.228 ns) = 0.492 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.228 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.225 ns) + CELL(0.053 ns) = 1.051 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.299 ns) + CELL(0.053 ns) = 1.403 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~3'
        Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.689 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 1.953 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 2.228 ns; Loc. = LCCOMB_X26_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[13]~6DUPLICATE'
        Info: 9: + IC(0.222 ns) + CELL(0.053 ns) = 2.503 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[15]~7'
        Info: 10: + IC(0.243 ns) + CELL(0.053 ns) = 2.799 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.064 ns; Loc. = LCCOMB_X26_Y16_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.208 ns) + CELL(0.053 ns) = 3.325 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[21]~10'
        Info: 13: + IC(0.738 ns) + CELL(0.053 ns) = 4.116 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~11'
        Info: 14: + IC(0.217 ns) + CELL(0.053 ns) = 4.386 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 4.658 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 4.930 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 9; COMB Node = 'Ula32:Alu|carry_temp[29]~14'
        Info: 17: + IC(0.578 ns) + CELL(0.053 ns) = 5.561 ns; Loc. = LCCOMB_X21_Y16_N24; Fanout = 2; COMB Node = 'Ula32:Alu|Mux0~0'
        Info: 18: + IC(1.598 ns) + CELL(2.124 ns) = 9.283 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.147 ns ( 33.90 % )
        Info: Total interconnect delay = 6.136 ns ( 66.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Tue Mar 23 13:35:20 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


