#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-128-gf8e29ee5e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558bb1f7bf30 .scope module, "sigma_16p_tb" "sigma_16p_tb" 2 6;
 .timescale -9 -11;
v0x558bb1fd06f0_0 .var "clk", 0 0;
v0x558bb1fd07b0_0 .var "data_in", 7 0;
v0x558bb1fd0850_0 .net "data_out", 11 0, v0x558bb1fd00b0_0;  1 drivers
v0x558bb1fd0950_0 .var "res", 0 0;
v0x558bb1fd0a20_0 .var "syn_in", 0 0;
v0x558bb1fd0ac0_0 .net "syn_out", 0 0, v0x558bb1fd04b0_0;  1 drivers
S_0x558bb1fb8130 .scope module, "sigma_16p" "sigma_16p" 2 14, 3 5 0, S_0x558bb1f7bf30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "syn_in";
    .port_info 4 /OUTPUT 12 "data_out";
    .port_info 5 /OUTPUT 1 "syn_out";
L_0x558bb1fd0b90 .functor AND 1, v0x558bb1fd0a20_0, v0x558bb1fd03f0_0, C4<1>, C4<1>;
L_0x558bb1fd0f10 .functor NOT 7, L_0x558bb1fd0e40, C4<0000000>, C4<0000000>, C4<0000000>;
v0x558bb1fb83b0_0 .net *"_ivl_10", 7 0, L_0x558bb1fd0fb0;  1 drivers
v0x558bb1fcf540_0 .net *"_ivl_15", 0 0, L_0x558bb1fd1260;  1 drivers
v0x558bb1fcf620_0 .net *"_ivl_17", 0 0, L_0x558bb1fd1390;  1 drivers
v0x558bb1fcf6e0_0 .net *"_ivl_19", 0 0, L_0x558bb1fd1430;  1 drivers
v0x558bb1fcf7c0_0 .net *"_ivl_21", 0 0, L_0x558bb1fd1520;  1 drivers
v0x558bb1fcf8f0_0 .net *"_ivl_3", 0 0, L_0x558bb1fd0c80;  1 drivers
v0x558bb1fcf9d0_0 .net *"_ivl_5", 0 0, L_0x558bb1fd0da0;  1 drivers
v0x558bb1fcfab0_0 .net *"_ivl_7", 6 0, L_0x558bb1fd0e40;  1 drivers
v0x558bb1fcfb90_0 .net *"_ivl_8", 6 0, L_0x558bb1fd0f10;  1 drivers
v0x558bb1fcfc70_0 .net "clk", 0 0, v0x558bb1fd06f0_0;  1 drivers
v0x558bb1fcfd30_0 .net "comp_8", 7 0, L_0x558bb1fd1120;  1 drivers
v0x558bb1fcfe10_0 .var "con_syn", 3 0;
v0x558bb1fcfef0_0 .net "d_12", 11 0, L_0x558bb1fd15c0;  1 drivers
v0x558bb1fcffd0_0 .net "data_in", 7 0, v0x558bb1fd07b0_0;  1 drivers
v0x558bb1fd00b0_0 .var "data_out", 11 0;
v0x558bb1fd0190_0 .net "res", 0 0, v0x558bb1fd0950_0;  1 drivers
v0x558bb1fd0250_0 .var "sigma", 11 0;
v0x558bb1fd0330_0 .net "syn_in", 0 0, v0x558bb1fd0a20_0;  1 drivers
v0x558bb1fd03f0_0 .var "syn_in_n1", 0 0;
v0x558bb1fd04b0_0 .var "syn_out", 0 0;
v0x558bb1fd0570_0 .net "syn_pulse", 0 0, L_0x558bb1fd0b90;  1 drivers
E_0x558bb1f7a600/0 .event negedge, v0x558bb1fd0190_0;
E_0x558bb1f7a600/1 .event posedge, v0x558bb1fcfc70_0;
E_0x558bb1f7a600 .event/or E_0x558bb1f7a600/0, E_0x558bb1f7a600/1;
L_0x558bb1fd0c80 .part v0x558bb1fd07b0_0, 7, 1;
L_0x558bb1fd0da0 .part v0x558bb1fd07b0_0, 7, 1;
L_0x558bb1fd0e40 .part v0x558bb1fd07b0_0, 0, 7;
L_0x558bb1fd0fb0 .concat [ 7 1 0 0], L_0x558bb1fd0f10, L_0x558bb1fd0da0;
L_0x558bb1fd1120 .functor MUXZ 8, v0x558bb1fd07b0_0, L_0x558bb1fd0fb0, L_0x558bb1fd0c80, C4<>;
L_0x558bb1fd1260 .part L_0x558bb1fd1120, 7, 1;
L_0x558bb1fd1390 .part L_0x558bb1fd1120, 7, 1;
L_0x558bb1fd1430 .part L_0x558bb1fd1120, 7, 1;
L_0x558bb1fd1520 .part L_0x558bb1fd1120, 7, 1;
LS_0x558bb1fd15c0_0_0 .concat [ 8 1 1 1], L_0x558bb1fd1120, L_0x558bb1fd1520, L_0x558bb1fd1430, L_0x558bb1fd1390;
LS_0x558bb1fd15c0_0_4 .concat [ 1 0 0 0], L_0x558bb1fd1260;
L_0x558bb1fd15c0 .concat [ 11 1 0 0], LS_0x558bb1fd15c0_0_0, LS_0x558bb1fd15c0_0_4;
    .scope S_0x558bb1fb8130;
T_0 ;
    %wait E_0x558bb1f7a600;
    %load/vec4 v0x558bb1fd0190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd03f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558bb1fcfe10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x558bb1fd0250_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x558bb1fd00b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd04b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558bb1fd0330_0;
    %inv;
    %assign/vec4 v0x558bb1fd03f0_0, 0;
    %load/vec4 v0x558bb1fd0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x558bb1fcfe10_0;
    %addi 1, 0, 4;
    %store/vec4 v0x558bb1fcfe10_0, 0, 4;
T_0.2 ;
    %load/vec4 v0x558bb1fd0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x558bb1fcfe10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x558bb1fcfef0_0;
    %assign/vec4 v0x558bb1fd0250_0, 0;
    %load/vec4 v0x558bb1fd0250_0;
    %assign/vec4 v0x558bb1fd00b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558bb1fd04b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x558bb1fd0250_0;
    %load/vec4 v0x558bb1fcfef0_0;
    %add;
    %assign/vec4 v0x558bb1fd0250_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd04b0_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558bb1f7bf30;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558bb1f7bf30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd06f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd0950_0, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x558bb1fd07b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558bb1fd0a20_0, 0;
    %delay 1700, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558bb1fd0950_0, 0;
    %delay 50000, 0;
    %vpi_call 2 29 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558bb1f7bf30;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0x558bb1fd06f0_0;
    %inv;
    %store/vec4 v0x558bb1fd06f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558bb1f7bf30;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x558bb1fd0a20_0;
    %inv;
    %assign/vec4 v0x558bb1fd0a20_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stimulus_tb.v";
    "sigma16p.v";
