https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/
* https://news.ycombinator.com/item?id=26946993

http://guillaume.baierouge.fr/2021/04/23/simulating-digital-circuits-in-racket/a-risc-v-core-in-racket/index.html
* https://news.ycombinator.com/item?id=26990615

https://erik-engheim.medium.com/arm-vs-risc-v-vector-extensions-992f201f402f
* https://news.ycombinator.com/item?id=27063748`

https://github.com/stnolting/neorv32/discussions/28

http://olofkindgren.blogspot.com/2021/02/fossi-fever-2020.html

https://github.com/stnolting/neorv32 Full-scale RISC-V soft-core microcontroller SoC with on-chip debugger compatible to openocd and GNU gdb
* https://news.ycombinator.com/item?id=27343948

https://github.com/sylefeb/Silice/tree/draft/projects/ice-v
* https://news.ycombinator.com/item?id=27575174

https://danielmangum.com/posts/risc-v-bytes-passing-on-the-stack/
* https://news.ycombinator.com/item?id=27709912

