E H L Aarts , F M J de Bont , E H A Habers , P J M van Laarhoven, Parallel implementations of the statistical cooling algorithm, Integration, the VLSI Journal, v.4 n.3, p.209-238, Sept. 1986[doi>10.1016/0167-9260(86)90002-7]
Alpert, C., Hagen, L., and Kahng, A.1996. A hybrid multilevel/genetic approach for circuit partitioning. InProceedings of the IEEE Asia Pacific Conference on Circuits and Systems. 298--301.
Altera. 2010. Quartus II incremental compilation for hierarchical and team-based design. InThe Quartus II Handbook, Version 10.0. Vol. 1, Chapter 2.
P. Banerjee , M. H. Jones , J. S. Sargent, Parallel Simulated Annealing Algorithms for Cell Placement on Hypercube Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.1 n.1, p.91-106, January 1990[doi>10.1109/71.80128]
Betz, V.2007. Placement for general purpose FPGAs. InReconfigurable Computing, A. DeHon and S. Hauck Eds. Morgan Kauffman, Chapter 14, 299--317.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Huimin Bian , Andrew C. Ling , Alexander Choong , Jianwen Zhu, Towards scalable placement for FPGAs, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723140]
Siva Nageswara Rao Borra , A. Muthukaruppan , S. Suresh , V. Kamakoti, A Parallel Genetic Approach to the Placement Problem for Field Programmable Gate Arrays, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.184.1, April 22-26, 2003
A. E. Caldwell , A. B. Kahng , I. L. Markov, Optimal partitioners and end-case placers for standard-cell layout, Proceedings of the 1999 international symposium on Physical design, p.90-96, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300032]
Pak K. Chan , Martine D. F. Schlag, Parallel placement for field-programmable gate arrays, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611825]
Tony F. Chan , Jason Cong , Tianming Kong , Joseph R. Shinnerl, Multilevel optimization for large-scale circuit placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
J. A. Chandy , P. Banerjee, Parallel simulated annealing strategies for VLSI cell placement, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.37, January 03-06, 1996
J. A. Chandy , Sungho Kim , B. Ramkumar , S. Parkes , P. Banerjee, An evaluation of parallel simulated annealing strategies with application to standard cell placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.4, p.398-410, November 2006[doi>10.1109/43.602476]
Chen, G. and Cong, J.2004. Simultaneous timing driven clustering and placement for FPGAs. InProceedings of the 14th International Conference on Field Programmable Logic and Applications.
Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee, Parallel algorithms for FPGA placement, Proceedings of the 10th Great Lakes symposium on VLSI, p.86-94, March 02-04, 2000, Chicago, Illinois, USA[doi>10.1145/330855.330988]
Hutton, M. and Betz, V.2006. FPGA synthesis and physical design. InElectronic Design Automation for Integrated Circuits Handbook, L. Scheffer et al., Eds., Vol. 1., Taylor and Francis CRC Press, Chapter 13, 13.1--13.32.
Sungho Kim , Prithviraj Banerjee , Balkrishna Ramkumar , Steven Parkes , John A. Chandy, ProperPLACE: A Portable Parallel Algorithm for Standard Cell Placement, Proceedings of the 8th International Symposium on Parallel Processing, p.932-941, April 01, 1994
Kirkpatrick, S., Gelatt Jr., C., and Vecchi, M.1983. Optimization by simulated annealing.Sci. 220, 4598, 671--680.
Kleinhans, J. M., Sigl, G., Johannes, F., and Antreich, K.1991. GORDIAN: VLSI placement by quadratic programming and slicing optimization.IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 10, 3, 356--365.
Knuth, D.1997.Seminumerical Algorithms3rd Ed. Addison-Wesley, Reading, MA.
Kravitz, S. and Rutenbar, R.1987. Placement by simulated annealing on a multiprocessor.IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst.534--549.
Adrian Ludwin , Vaughn Betz , Ketan Padalia, High-quality, deterministic parallel placement for FPGAs on commodity hardware, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344676]
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Jonathan Rose, VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508150]
Sarrafzadeh, M., Wang, M., and Yang, X.2003.Modern Placement Techniques. Kluwer Academic Publishers, Boston, MA.
Sechen, C. and Sangiovanni-Vincentelli, A.1985. The TimberWolf placement and routing package.IEEE J. Solid-State Circ. 20, 2, 510--522.
Wern-Jieh Sun , C. Sechen, Efficient and effective placement for very large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.349-359, November 2006[doi>10.1109/43.365125]
Wern-Jieh Sun , C. Sechen, A parallel standard cell placement algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.11, p.1342-1357, November 2006[doi>10.1109/43.663824]
Sutter, H.2005. The free lunch is over. A fundamental turn toward concurrency in software.Dr. Dobb’s J. 30, 3.
Natarajan Viswanathan , Chris Chong-Nuen Chu, FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981072]
Vorwerk, K., Kennings, A., Greene, J., and Chen, D.2007. Improving annealing via directed moves. InProceedings of the 17th International Conference on Field Programmable Logic and Applications. 363--370.
Kristofer Vorwerk , Andrew Kennings , Jonathan W. Greene, Improving simulated annealing-based FPGA placement with directed moves, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.2, p.179-192, February 2009[doi>10.1109/TCAD.2008.2009167]
Ian Watson , Chris Kirkham , Mikel Lujan, A Study of a Transactional Parallel Routing Algorithm, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.388-398, September 15-19, 2007[doi>10.1109/PACT.2007.11]
E. E. Witte , R. D. Chamberlain , M. A. Franklin, Parallel Simulated Annealing using Speculative Computation, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.483-494, October 1991[doi>10.1109/71.97904]
Michael G. Wrighton , André M. DeHon, Hardware-assisted simulated annealing with application for fast FPGA placement, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611824]
