Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr  3 11:52:11 2025
| Host         : Lemauro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cronometro_board_timing_summary_routed.rpt -pb Cronometro_board_timing_summary_routed.pb -rpx Cronometro_board_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    66          
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (428)
--------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: CLK_DIV_FREQ/clk_tmp_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CRONOM/cont_min/div_reg_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CRONOM/cont_min/div_reg_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CRONOM/cont_min/div_reg_P/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: CRONOM/cont_sec/div_reg_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: CRONOM/cont_sec/div_reg_LDC/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: CRONOM/cont_sec/div_reg_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CU/input_cr_tmp_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: CU/rst_cr_tmp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CU/set_hms_cr_tmp_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CU/set_hms_cr_tmp_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CU/set_hms_cr_tmp_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.339        0.000                      0                  333        0.238        0.000                      0                  333        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.339        0.000                      0                  333        0.238        0.000                      0                  333        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.874%)  route 4.088ns (80.126%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.093    10.282    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[29]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.620    BD1/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.874%)  route 4.088ns (80.126%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.093    10.282    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[30]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.620    BD1/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.874%)  route 4.088ns (80.126%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.093    10.282    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
                         clock pessimism              0.297    15.180    
                         clock uncertainty           -0.035    15.144    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    14.620    BD1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.014ns (20.239%)  route 3.996ns (79.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.001    10.190    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.882    BD1/CLK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[21]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.595    BD1/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.014ns (20.239%)  route 3.996ns (79.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.001    10.190    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.882    BD1/CLK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[22]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.595    BD1/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.014ns (20.239%)  route 3.996ns (79.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.001    10.190    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.882    BD1/CLK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[23]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.595    BD1/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.014ns (20.239%)  route 3.996ns (79.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.001    10.190    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.882    BD1/CLK_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  BD1/deb.count_reg[24]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    14.595    BD1/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.014ns (20.467%)  route 3.940ns (79.533%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946    10.134    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[25]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.596    BD1/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.014ns (20.467%)  route 3.940ns (79.533%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946    10.134    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[26]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.596    BD1/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 BD1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD1/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.014ns (20.467%)  route 3.940ns (79.533%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.628     5.180    BD1/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  BD1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518     5.698 f  BD1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.956     6.654    BD1/deb.count_reg_n_0_[31]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  BD1/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=1, routed)           0.573     7.351    BD1/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     7.475 f  BD1/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.730     8.205    BD1/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.329 f  BD1/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.736     9.065    BD1/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.189 r  BD1/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946    10.134    BD1/deb.count[31]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.511    14.883    BD1/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  BD1/deb.count_reg[27]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    14.596    BD1/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 CU/rst_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.053%)  route 0.102ns (30.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.498    CU/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  CU/rst_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  CU/rst_cr_tmp_reg/Q
                         net (fo=97, routed)          0.102     1.728    BD2/RST_CR
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.099     1.827 r  BD2/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    BD2/deb.count[0]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  BD2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     2.011    BD2/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  BD2/deb.count_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.589    BD2/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 CU/FSM_onehot_stato_corr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/set_hms_cr_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.769%)  route 0.180ns (49.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  CU/FSM_onehot_stato_corr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/FSM_onehot_stato_corr_reg[1]/Q
                         net (fo=5, routed)           0.180     1.822    CU/FSM_onehot_stato_corr_reg_n_0_[1]
    SLICE_X5Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.867 r  CU/set_hms_cr_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    CU/set_hms_cr_tmp[1]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  CU/set_hms_cr_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     2.011    CU/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  CU/set_hms_cr_tmp_reg[1]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092     1.624    CU/set_hms_cr_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 BD1/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/FSM_onehot_stato_corr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.169%)  route 0.171ns (47.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.498    BD1/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  BD1/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  BD1/CLEARED_BTN_reg/Q
                         net (fo=8, routed)           0.171     1.810    CU/CLEARED_BTN
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  CU/FSM_onehot_stato_corr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    CU/FSM_onehot_stato_corr[0]_i_1_n_0
    SLICE_X0Y27          FDSE                                         r  CU/FSM_onehot_stato_corr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.855     2.013    CU/CLK_IBUF_BUFG
    SLICE_X0Y27          FDSE                                         r  CU/FSM_onehot_stato_corr_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X0Y27          FDSE (Hold_fdse_C_D)         0.092     1.605    CU/FSM_onehot_stato_corr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.471    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  CLK_DIV_FREQ/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK_DIV_FREQ/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.730    CLK_DIV_FREQ/counter_reg_n_0_[24]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CLK_DIV_FREQ/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.838    CLK_DIV_FREQ/counter0_carry__4_n_4
    SLICE_X11Y28         FDRE                                         r  CLK_DIV_FREQ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.984    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  CLK_DIV_FREQ/counter_reg[24]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.105     1.576    CLK_DIV_FREQ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.472    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  CLK_DIV_FREQ/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK_DIV_FREQ/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.733    CLK_DIV_FREQ/counter_reg_n_0_[28]
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  CLK_DIV_FREQ/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.841    CLK_DIV_FREQ/counter0_carry__5_n_4
    SLICE_X11Y29         FDRE                                         r  CLK_DIV_FREQ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.985    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  CLK_DIV_FREQ/counter_reg[28]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.105     1.577    CLK_DIV_FREQ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.555     1.468    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  CLK_DIV_FREQ/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV_FREQ/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.729    CLK_DIV_FREQ/counter_reg_n_0_[12]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  CLK_DIV_FREQ/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    CLK_DIV_FREQ/counter0_carry__1_n_4
    SLICE_X11Y25         FDRE                                         r  CLK_DIV_FREQ/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.980    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  CLK_DIV_FREQ/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV_FREQ/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.469    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  CLK_DIV_FREQ/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK_DIV_FREQ/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.730    CLK_DIV_FREQ/counter_reg_n_0_[16]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CLK_DIV_FREQ/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.838    CLK_DIV_FREQ/counter0_carry__2_n_4
    SLICE_X11Y26         FDRE                                         r  CLK_DIV_FREQ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.823     1.981    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  CLK_DIV_FREQ/counter_reg[16]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105     1.574    CLK_DIV_FREQ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.469    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  CLK_DIV_FREQ/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK_DIV_FREQ/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.731    CLK_DIV_FREQ/counter_reg_n_0_[4]
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK_DIV_FREQ/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK_DIV_FREQ/counter0_carry_n_4
    SLICE_X11Y23         FDRE                                         r  CLK_DIV_FREQ/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.823     1.981    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  CLK_DIV_FREQ/counter_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.105     1.574    CLK_DIV_FREQ/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.555     1.468    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  CLK_DIV_FREQ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  CLK_DIV_FREQ/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.730    CLK_DIV_FREQ/counter_reg_n_0_[8]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CLK_DIV_FREQ/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.838    CLK_DIV_FREQ/counter0_carry__0_n_4
    SLICE_X11Y24         FDRE                                         r  CLK_DIV_FREQ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.822     1.980    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  CLK_DIV_FREQ/counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.105     1.573    CLK_DIV_FREQ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_FREQ/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_FREQ/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.471    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  CLK_DIV_FREQ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK_DIV_FREQ/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.733    CLK_DIV_FREQ/counter_reg_n_0_[20]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  CLK_DIV_FREQ/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.841    CLK_DIV_FREQ/counter0_carry__3_n_4
    SLICE_X11Y27         FDRE                                         r  CLK_DIV_FREQ/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.983    CLK_DIV_FREQ/CLK_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  CLK_DIV_FREQ/counter_reg[20]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105     1.576    CLK_DIV_FREQ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26     BD1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23     BD1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25     BD1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25     BD1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25     BD1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26     BD1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26     BD1/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23     BD1/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23     BD1/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     BD1/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     BD1/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26     BD1/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23     BD1/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23     BD1/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     BD1/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     BD1/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/ctg_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.876ns  (logic 0.997ns (20.445%)  route 3.879ns (79.555%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[0]_LDC/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_min/ctg_reg[0]_LDC/Q
                         net (fo=7, routed)           1.231     1.856    CRONOM/cont_min/ctg_reg[0]_LDC_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.980 f  CRONOM/cont_min/ctg[4]_P_i_2__0/O
                         net (fo=7, routed)           1.358     3.337    CRONOM/cont_min/ctg[4]_P_i_2__0_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.124     3.461 r  CRONOM/cont_min/ctg[5]_P_i_3/O
                         net (fo=3, routed)           1.291     4.752    CRONOM/cont_min/ctg[5]_P_i_3_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124     4.876 r  CRONOM/cont_min/ctg[5]_P_i_1/O
                         net (fo=1, routed)           0.000     4.876    CRONOM/cont_min/ctg[5]_P_i_1_n_0
    SLICE_X6Y23          FDPE                                         r  CRONOM/cont_min/ctg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/ctg_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.749ns  (logic 0.997ns (20.996%)  route 3.752ns (79.004%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[0]_LDC/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_min/ctg_reg[0]_LDC/Q
                         net (fo=7, routed)           1.231     1.856    CRONOM/cont_min/ctg_reg[0]_LDC_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.980 f  CRONOM/cont_min/ctg[4]_P_i_2__0/O
                         net (fo=7, routed)           1.358     3.337    CRONOM/cont_min/ctg[4]_P_i_2__0_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.124     3.461 r  CRONOM/cont_min/ctg[5]_P_i_3/O
                         net (fo=3, routed)           1.163     4.625    CRONOM/cont_min/ctg[5]_P_i_3_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     4.749 r  CRONOM/cont_min/ctg[5]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.749    CRONOM/cont_min/ctg[5]_C_i_1__0_n_0
    SLICE_X5Y23          FDCE                                         r  CRONOM/cont_min/ctg_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/ctg_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 0.997ns (21.637%)  route 3.611ns (78.363%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[0]_LDC/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_min/ctg_reg[0]_LDC/Q
                         net (fo=7, routed)           1.231     1.856    CRONOM/cont_min/ctg_reg[0]_LDC_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.980 f  CRONOM/cont_min/ctg[4]_P_i_2__0/O
                         net (fo=7, routed)           1.358     3.337    CRONOM/cont_min/ctg[4]_P_i_2__0_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.124     3.461 r  CRONOM/cont_min/ctg[5]_P_i_3/O
                         net (fo=3, routed)           1.022     4.484    CRONOM/cont_min/ctg[5]_P_i_3_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  CRONOM/cont_min/ctg[4]_C_i_1__1/O
                         net (fo=1, routed)           0.000     4.608    CRONOM/cont_min/ctg[4]_C_i_1__1_n_0
    SLICE_X4Y24          FDCE                                         r  CRONOM/cont_min/ctg_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_sec/div_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.242ns  (logic 1.223ns (28.829%)  route 3.019ns (71.171%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         LDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[3]_LDC/G
    SLICE_X14Y28         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_sec/ctg_reg[3]_LDC/Q
                         net (fo=5, routed)           0.958     1.583    CRONOM/cont_sec/ctg_reg[3]_LDC_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.146     1.729 r  CRONOM/cont_sec/cont[3]_P_i_1/O
                         net (fo=3, routed)           1.064     2.793    CRONOM/cont_sec/ctg[3]
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.328     3.121 r  CRONOM/cont_sec/div_P_i_1/O
                         net (fo=2, routed)           0.997     4.118    CRONOM/cont_sec/p_1_in
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.242 r  CRONOM/cont_sec/div_C_i_1/O
                         net (fo=1, routed)           0.000     4.242    CRONOM/cont_sec/div_C_i_1_n_0
    SLICE_X10Y22         FDCE                                         r  CRONOM/cont_sec/div_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/div_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 0.997ns (24.396%)  route 3.090ns (75.604%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[0]_LDC/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_min/ctg_reg[0]_LDC/Q
                         net (fo=7, routed)           1.231     1.856    CRONOM/cont_min/ctg_reg[0]_LDC_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.980 f  CRONOM/cont_min/ctg[4]_P_i_2__0/O
                         net (fo=7, routed)           0.954     2.933    CRONOM/cont_min/ctg[4]_P_i_2__0_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.124     3.057 r  CRONOM/cont_min/div_P_i_1/O
                         net (fo=2, routed)           0.906     3.963    CRONOM/cont_min/div_P_i_1_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     4.087 r  CRONOM/cont_min/div_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.087    CRONOM/cont_min/div_C_i_1__0_n_0
    SLICE_X5Y26          FDCE                                         r  CRONOM/cont_min/div_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_hour/ctg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_hour/ctg_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.397ns (36.118%)  route 2.471ns (63.882%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          LDCE                         0.000     0.000 r  CRONOM/cont_hour/ctg_reg[1]_LDC/G
    SLICE_X9Y25          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CRONOM/cont_hour/ctg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.986     1.753    CRONOM/cont_hour/ctg_reg[1]_LDC_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.150     1.903 r  CRONOM/cont_hour/cont[1]_P_i_1__1/O
                         net (fo=4, routed)           0.468     2.371    CRONOM/cont_hour/cont[1]_P_i_1__1_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.328     2.699 r  CRONOM/cont_hour/ctg[4]_P_i_3/O
                         net (fo=3, routed)           0.677     3.376    CRONOM/cont_hour/ctg[4]_P_i_3_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.152     3.528 r  CRONOM/cont_hour/ctg[3]_C_i_1/O
                         net (fo=1, routed)           0.340     3.868    CRONOM/cont_hour/ctg[3]_C_i_1_n_0
    SLICE_X10Y29         FDCE                                         r  CRONOM/cont_hour/ctg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_hour/ctg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_hour/ctg_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.369ns (35.898%)  route 2.445ns (64.102%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          LDCE                         0.000     0.000 r  CRONOM/cont_hour/ctg_reg[1]_LDC/G
    SLICE_X9Y25          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CRONOM/cont_hour/ctg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.986     1.753    CRONOM/cont_hour/ctg_reg[1]_LDC_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.150     1.903 r  CRONOM/cont_hour/cont[1]_P_i_1__1/O
                         net (fo=4, routed)           0.468     2.371    CRONOM/cont_hour/cont[1]_P_i_1__1_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.328     2.699 r  CRONOM/cont_hour/ctg[4]_P_i_3/O
                         net (fo=3, routed)           0.990     3.690    CRONOM/cont_hour/ctg[4]_P_i_3_n_0
    SLICE_X11Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.814 r  CRONOM/cont_hour/ctg[4]_P_i_1/O
                         net (fo=1, routed)           0.000     3.814    CRONOM/cont_hour/ctg[4]_P_i_1_n_0
    SLICE_X11Y31         FDPE                                         r  CRONOM/cont_hour/ctg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_sec/div_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.099ns (29.151%)  route 2.671ns (70.849%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         LDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[3]_LDC/G
    SLICE_X14Y28         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_sec/ctg_reg[3]_LDC/Q
                         net (fo=5, routed)           0.958     1.583    CRONOM/cont_sec/ctg_reg[3]_LDC_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.146     1.729 r  CRONOM/cont_sec/cont[3]_P_i_1/O
                         net (fo=3, routed)           1.064     2.793    CRONOM/cont_sec/ctg[3]
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.328     3.121 r  CRONOM/cont_sec/div_P_i_1/O
                         net (fo=2, routed)           0.649     3.770    CRONOM/cont_sec/p_1_in
    SLICE_X11Y22         FDPE                                         r  CRONOM/cont_sec/div_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/div_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.734ns  (logic 0.873ns (23.382%)  route 2.861ns (76.618%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[0]_LDC/G
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  CRONOM/cont_min/ctg_reg[0]_LDC/Q
                         net (fo=7, routed)           1.231     1.856    CRONOM/cont_min/ctg_reg[0]_LDC_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.980 f  CRONOM/cont_min/ctg[4]_P_i_2__0/O
                         net (fo=7, routed)           0.954     2.933    CRONOM/cont_min/ctg[4]_P_i_2__0_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.124     3.057 r  CRONOM/cont_min/div_P_i_1/O
                         net (fo=2, routed)           0.677     3.734    CRONOM/cont_min/div_P_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  CRONOM/cont_min/div_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_hour/ctg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_hour/ctg_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.650ns  (logic 1.369ns (37.504%)  route 2.281ns (62.496%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          LDCE                         0.000     0.000 r  CRONOM/cont_hour/ctg_reg[1]_LDC/G
    SLICE_X9Y25          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  CRONOM/cont_hour/ctg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.986     1.753    CRONOM/cont_hour/ctg_reg[1]_LDC_n_0
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.150     1.903 r  CRONOM/cont_hour/cont[1]_P_i_1__1/O
                         net (fo=4, routed)           0.468     2.371    CRONOM/cont_hour/cont[1]_P_i_1__1_n_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I4_O)        0.328     2.699 r  CRONOM/cont_hour/ctg[4]_P_i_3/O
                         net (fo=3, routed)           0.827     3.526    CRONOM/cont_hour/ctg[4]_P_i_3_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  CRONOM/cont_hour/ctg[4]_C_i_1/O
                         net (fo=1, routed)           0.000     3.650    CRONOM/cont_hour/ctg[4]_C_i_1_n_0
    SLICE_X9Y30          FDCE                                         r  CRONOM/cont_hour/ctg_reg[4]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_min/ctg_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[2]_C/C
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_min/ctg_reg[2]_C/Q
                         net (fo=5, routed)           0.110     0.256    CRONOM/cont_min/ctg_reg[2]_C_n_0
    SLICE_X6Y27          LUT4 (Prop_lut4_I1_O)        0.045     0.301 r  CRONOM/cont_min/ctg[2]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    CRONOM/cont_min/ctg[2]_P_i_1__0_n_0
    SLICE_X6Y27          FDPE                                         r  CRONOM/cont_min/ctg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_sec/cont_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[3]_C/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_sec/ctg_reg[3]_C/Q
                         net (fo=5, routed)           0.110     0.256    CRONOM/cont_sec/ctg_reg[3]_C_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  CRONOM/cont_sec/cont[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.301    CRONOM/cont_sec/cont[3]_C_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  CRONOM/cont_sec/cont_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_sec/ctg_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[2]_C/C
    SLICE_X15Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_sec/ctg_reg[2]_C/Q
                         net (fo=5, routed)           0.110     0.256    CRONOM/cont_sec/ctg_reg[2]_C_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.301 r  CRONOM/cont_sec/ctg[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    CRONOM/cont_sec/p_2_in[3]
    SLICE_X14Y25         FDPE                                         r  CRONOM/cont_sec/ctg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_sec/ctg_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.191ns (62.765%)  route 0.113ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[5]_C/C
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_sec/ctg_reg[5]_C/Q
                         net (fo=4, routed)           0.113     0.259    CRONOM/cont_sec/ctg_reg[5]_C_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.304 r  CRONOM/cont_sec/ctg[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.304    CRONOM/cont_sec/p_2_in[5]
    SLICE_X12Y23         FDPE                                         r  CRONOM/cont_sec/ctg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            CRONOM/cont_sec/ctg_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.410%)  route 0.120ns (38.590%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDPE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[1]_P/C
    SLICE_X28Y26         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  CRONOM/cont_sec/ctg_reg[1]_P/Q
                         net (fo=5, routed)           0.120     0.266    CRONOM/cont_sec/ctg_reg[1]_P_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.311 r  CRONOM/cont_sec/ctg[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    CRONOM/cont_sec/ctg[1]_C_i_1__0_n_0
    SLICE_X29Y26         FDCE                                         r  CRONOM/cont_sec/ctg_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_min/ctg_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.353%)  route 0.120ns (38.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[5]_C/C
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_min/ctg_reg[5]_C/Q
                         net (fo=4, routed)           0.120     0.266    CRONOM/cont_min/ctg_reg[5]_C_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.311 r  CRONOM/cont_min/ctg[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.311    CRONOM/cont_min/ctg[5]_P_i_1_n_0
    SLICE_X6Y23          FDPE                                         r  CRONOM/cont_min/ctg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/ctg_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (65.064%)  route 0.109ns (34.936%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[4]_LDC/G
    SLICE_X5Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CRONOM/cont_min/ctg_reg[4]_LDC/Q
                         net (fo=3, routed)           0.109     0.267    CRONOM/cont_min/ctg_reg[4]_LDC_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.045     0.312 r  CRONOM/cont_min/ctg[4]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.312    CRONOM/cont_min/ctg[4]_C_i_1__1_n_0
    SLICE_X4Y24          FDCE                                         r  CRONOM/cont_min/ctg_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_sec/ctg_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_sec/ctg_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.785%)  route 0.110ns (35.215%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         LDCE                         0.000     0.000 r  CRONOM/cont_sec/ctg_reg[2]_LDC/G
    SLICE_X15Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CRONOM/cont_sec/ctg_reg[2]_LDC/Q
                         net (fo=5, routed)           0.110     0.268    CRONOM/cont_sec/ctg_reg[2]_LDC_n_0
    SLICE_X14Y24         LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  CRONOM/cont_sec/ctg[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.313    CRONOM/cont_sec/ctg[2]_P_i_1_n_0
    SLICE_X14Y24         FDPE                                         r  CRONOM/cont_sec/ctg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_hour/ctg_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONOM/cont_hour/cont_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.191ns (60.917%)  route 0.123ns (39.083%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE                         0.000     0.000 r  CRONOM/cont_hour/ctg_reg[4]_C/C
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CRONOM/cont_hour/ctg_reg[4]_C/Q
                         net (fo=4, routed)           0.123     0.269    CRONOM/cont_hour/ctg_reg[4]_C_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  CRONOM/cont_hour/cont[4]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.314    CRONOM/cont_hour/cont[4]_C_i_1__1_n_0
    SLICE_X8Y30          FDCE                                         r  CRONOM/cont_hour/cont_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONOM/cont_min/ctg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONOM/cont_min/ctg_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.573%)  route 0.111ns (35.427%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         LDCE                         0.000     0.000 r  CRONOM/cont_min/ctg_reg[1]_LDC/G
    SLICE_X11Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CRONOM/cont_min/ctg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.111     0.269    CRONOM/cont_min/ctg_reg[1]_LDC_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.314 r  CRONOM/cont_min/ctg[1]_C_i_1__1/O
                         net (fo=1, routed)           0.000     0.314    CRONOM/cont_min/ctg[1]_C_i_1__1_n_0
    SLICE_X10Y20         FDCE                                         r  CRONOM/cont_min/ctg_reg[1]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           194 Endpoints
Min Delay           194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 4.429ns (38.797%)  route 6.988ns (61.203%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.972     9.852    DIS/counter_instance/sel0[3]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.124     9.976 r  DIS/counter_instance/CATHODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.086    13.061    CATHODES_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.601 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.601    CATHODES[0]
    T10                                                               r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.229ns  (logic 4.656ns (41.468%)  route 6.573ns (58.532%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.972     9.852    DIS/counter_instance/sel0[3]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.152    10.004 r  DIS/counter_instance/CATHODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.671    12.675    CATHODES_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738    16.413 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.413    CATHODES[5]
    T11                                                               r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.873ns  (logic 4.426ns (40.703%)  route 6.447ns (59.297%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     9.558    DIS/counter_instance/sel0[3]
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.124     9.682 r  DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.839    12.521    CATHODES_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    16.057 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.057    CATHODES[1]
    R10                                                               r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 4.656ns (43.186%)  route 6.125ns (56.814%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     9.558    DIS/counter_instance/sel0[3]
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     9.710 r  DIS/counter_instance/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.516    12.226    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.738    15.964 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.964    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 4.408ns (42.333%)  route 6.005ns (57.667%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 f  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 f  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.971     9.851    DIS/counter_instance/sel0[3]
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.124     9.975 r  DIS/counter_instance/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.104    12.078    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.596 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.596    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.664ns (46.005%)  route 5.474ns (53.995%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     9.557    DIS/counter_instance/sel0[3]
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.152     9.709 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.867    11.576    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.746    15.323 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.323    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIS/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.396ns (43.636%)  route 5.678ns (56.364%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.632     5.184    DIS/counter_instance/CLK_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  DIS/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  DIS/counter_instance/c_reg[0]/Q
                         net (fo=18, routed)          1.707     7.408    DTB_M/CATHODES_OBUF[6]_inst_i_2_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.532 r  DTB_M/CATHODES_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.223     8.755    DIS/counter_instance/CATHODES_OBUF[1]_inst_i_1_3
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  DIS/counter_instance/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     9.557    DIS/counter_instance/sel0[3]
    SLICE_X5Y39          LUT4 (Prop_lut4_I0_O)        0.124     9.681 r  DIS/counter_instance/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.070    11.751    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    15.257 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.257    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_display_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.264ns (50.513%)  route 4.177ns (49.487%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623     5.175    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_display_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  CU/enable_display_tmp_reg[5]/Q
                         net (fo=7, routed)           1.232     6.826    DIS/counter_instance/EN_DISPLAY[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.299     7.125 r  DIS/counter_instance/ANODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.945    10.070    ANODES_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.616 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.616    ANODES[2]
    T9                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_display_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 4.500ns (53.539%)  route 3.905ns (46.461%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623     5.175    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_display_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  CU/enable_display_tmp_reg[5]/Q
                         net (fo=7, routed)           1.232     6.826    DIS/counter_instance/EN_DISPLAY[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.327     7.153 r  DIS/counter_instance/ANODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     9.826    ANODES_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.579 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.579    ANODES[3]
    J14                                                               r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_display_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.488ns (55.861%)  route 3.546ns (44.139%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.623     5.175    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_display_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  CU/enable_display_tmp_reg[5]/Q
                         net (fo=7, routed)           1.228     6.822    DIS/counter_instance/EN_DISPLAY[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.329     7.151 r  DIS/counter_instance/ANODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.318     9.469    ANODES_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.740    13.209 r  ANODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.209    ANODES[5]
    T14                                                               r  ANODES[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/div_reg_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.294%)  route 0.209ns (59.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.209     1.850    CRONOM/cont_min/enable_cr_tmp
    SLICE_X3Y25          FDPE                                         r  CRONOM/cont_min/div_reg_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[3]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.875%)  route 0.213ns (60.125%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.213     1.854    CRONOM/cont_min/enable_cr_tmp
    SLICE_X7Y26          FDPE                                         r  CRONOM/cont_min/ctg_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.064%)  route 0.285ns (66.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.285     1.927    CRONOM/cont_min/enable_cr_tmp
    SLICE_X7Y25          FDPE                                         r  CRONOM/cont_min/ctg_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.141ns (28.618%)  route 0.352ns (71.382%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.352     1.993    CRONOM/cont_min/enable_cr_tmp
    SLICE_X6Y27          FDPE                                         r  CRONOM/cont_min/ctg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.141ns (26.854%)  route 0.384ns (73.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.384     2.025    CRONOM/cont_min/enable_cr_tmp
    SLICE_X6Y23          FDPE                                         r  CRONOM/cont_min/ctg_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.186ns (34.917%)  route 0.347ns (65.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.347     1.988    CRONOM/cont_min/enable_cr_tmp
    SLICE_X7Y27          LUT5 (Prop_lut5_I3_O)        0.045     2.033 r  CRONOM/cont_min/ctg[2]_C_i_1__1/O
                         net (fo=1, routed)           0.000     2.033    CRONOM/cont_min/ctg[2]_C_i_1__1_n_0
    SLICE_X7Y27          FDCE                                         r  CRONOM/cont_min/ctg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/set_hms_cr_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[2]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.184ns (33.055%)  route 0.373ns (66.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.585     1.498    CU/CLK_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  CU/set_hms_cr_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  CU/set_hms_cr_tmp_reg[1]/Q
                         net (fo=24, routed)          0.234     1.873    CU/SET_HMS_CR[1]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.043     1.916 f  CU/ctg_reg[2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.139     2.055    CRONOM/cont_min/ctg_reg[2]_C_0
    SLICE_X7Y27          FDCE                                         f  CRONOM/cont_min/ctg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.186ns (33.487%)  route 0.369ns (66.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.369     2.011    CRONOM/cont_min/enable_cr_tmp
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.045     2.056 r  CRONOM/cont_min/ctg[3]_C_i_1__1/O
                         net (fo=1, routed)           0.000     2.056    CRONOM/cont_min/ctg[3]_C_i_1__1_n_0
    SLICE_X6Y25          FDCE                                         r  CRONOM/cont_min/ctg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/input_cr_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_min/ctg_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.186ns (32.970%)  route 0.378ns (67.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.495    CU/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  CU/input_cr_tmp_reg[4]/Q
                         net (fo=16, routed)          0.149     1.786    CU/input_cr_tmp[4]
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.831 f  CU/ctg_reg[4]_LDC_i_1__0/O
                         net (fo=2, routed)           0.229     2.060    CRONOM/cont_min/ctg_reg[4]_P_0
    SLICE_X7Y25          FDPE                                         f  CRONOM/cont_min/ctg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/enable_cr_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONOM/cont_hour/ctg_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.141ns (25.007%)  route 0.423ns (74.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.500    CU/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  CU/enable_cr_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  CU/enable_cr_tmp_reg/Q
                         net (fo=73, routed)          0.423     2.064    CRONOM/cont_hour/enable_cr_tmp
    SLICE_X9Y26          FDPE                                         r  CRONOM/cont_hour/ctg_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONOM/cont_min/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_M/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.950ns  (logic 12.964ns (33.284%)  route 25.986ns (66.716%))
  Logic Levels:           43  (CARRY4=24 LDCE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  CRONOM/cont_min/cont_reg[0]_LDC/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  CRONOM/cont_min/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          1.841     2.673    CRONOM/cont_min/input_cr_tmp_reg[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.825 r  CRONOM/cont_min/output[0]_i_13__0/O
                         net (fo=21, routed)          1.420     4.245    CRONOM/cont_min/cont_reg[0]_P_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.326     4.571 r  CRONOM/cont_min/output[0]_i_4__0/O
                         net (fo=71, routed)          3.284     7.855    DTB_M/p_3_in[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.979 r  DTB_M/output[4]_i_432/O
                         net (fo=1, routed)           0.000     7.979    DTB_M/output[4]_i_432_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.512 r  DTB_M/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     8.512    DTB_M/output_reg[4]_i_293_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.629 f  DTB_M/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          2.048    10.677    CRONOM/cont_min/output_reg[4]_i_80[0]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.150    10.827 r  CRONOM/cont_min/output[4]_i_168__0/O
                         net (fo=2, routed)           1.054    11.881    DTB_M/output_reg[4]_i_80_0[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.326    12.207 r  DTB_M/output[4]_i_171/O
                         net (fo=1, routed)           0.000    12.207    DTB_M/output[4]_i_171_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.583 r  DTB_M/output_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.583    DTB_M/output_reg[4]_i_80_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.802 r  DTB_M/output_reg[4]_i_66/O[0]
                         net (fo=4, routed)           0.997    13.799    CRONOM/cont_min/output[4]_i_27[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.321    14.120 r  CRONOM/cont_min/output[4]_i_82__0/O
                         net (fo=1, routed)           0.826    14.946    DTB_M/output_reg[4]_i_14_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.328    15.274 r  DTB_M/output[4]_i_36/O
                         net (fo=1, routed)           0.000    15.274    DTB_M/output[4]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.672 r  DTB_M/output_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.672    DTB_M/output_reg[4]_i_14_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.786 r  DTB_M/output_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.786    DTB_M/output_reg[4]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.120 r  DTB_M/output_reg[7]_i_5/O[1]
                         net (fo=10, routed)          0.865    16.985    DTB_M/output_reg[7]_i_5_n_6
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.303    17.288 r  DTB_M/output[4]_i_555/O
                         net (fo=1, routed)           0.000    17.288    DTB_M/output[4]_i_555_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.838 r  DTB_M/output_reg[4]_i_496/CO[3]
                         net (fo=1, routed)           0.000    17.838    DTB_M/output_reg[4]_i_496_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.060 r  DTB_M/output_reg[4]_i_404/O[0]
                         net (fo=3, routed)           1.066    19.125    DTB_M/output_reg[4]_i_404_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    19.424 r  DTB_M/output[4]_i_500__0/O
                         net (fo=1, routed)           0.000    19.424    DTB_M/output[4]_i_500__0_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.937 r  DTB_M/output_reg[4]_i_403/CO[3]
                         net (fo=1, routed)           0.000    19.937    DTB_M/output_reg[4]_i_403_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.054 r  DTB_M/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.054    DTB_M/output_reg[4]_i_261_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.171 r  DTB_M/output_reg[4]_i_112/CO[3]
                         net (fo=1, routed)           0.000    20.171    DTB_M/output_reg[4]_i_112_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.288 r  DTB_M/output_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.288    DTB_M/output_reg[4]_i_51_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  DTB_M/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.405    DTB_M/output_reg[4]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.659 r  DTB_M/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.250    23.909    DTB_M/output[4]_i_20__0_0[0]
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.367    24.276 r  DTB_M/output[4]_i_399__0/O
                         net (fo=29, routed)          1.018    25.294    DTB_M/output[4]_i_399__0_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.418 r  DTB_M/output[4]_i_340__0/O
                         net (fo=2, routed)           0.924    26.342    DTB_M/output[4]_i_340__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.738 r  DTB_M/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.738    DTB_M/output_reg[4]_i_529_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  DTB_M/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.855    DTB_M/output_reg[4]_i_457_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  DTB_M/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.972    DTB_M/output_reg[4]_i_334_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  DTB_M/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    27.089    DTB_M/output_reg[4]_i_191_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.308 r  DTB_M/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.931    28.239    DTB_M/output_reg[4]_i_400_n_7
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.321    28.560 r  DTB_M/output[4]_i_224__0/O
                         net (fo=1, routed)           0.326    28.886    DTB_M/output[4]_i_224__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    29.637 r  DTB_M/output_reg[4]_i_103/O[2]
                         net (fo=3, routed)           0.682    30.320    DTB_M/output_reg[4]_i_103_n_5
    SLICE_X14Y47         LUT3 (Prop_lut3_I1_O)        0.301    30.621 r  DTB_M/output[4]_i_106__0/O
                         net (fo=2, routed)           1.122    31.743    DTB_M/output[4]_i_106__0_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.154    31.897 r  DTB_M/output[4]_i_45__0/O
                         net (fo=2, routed)           0.950    32.847    DTB_M/output[4]_i_45__0_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.327    33.174 r  DTB_M/output[4]_i_49/O
                         net (fo=1, routed)           0.000    33.174    DTB_M/output[4]_i_49_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.814 r  DTB_M/output_reg[4]_i_16/O[3]
                         net (fo=2, routed)           0.984    34.798    DTB_M/output_reg[4]_i_16_n_4
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.306    35.104 r  DTB_M/output[4]_i_41/O
                         net (fo=1, routed)           0.000    35.104    DTB_M/output[4]_i_41_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.682 r  DTB_M/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           1.098    36.780    DTB_M/output_reg[4]_i_15_n_5
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.301    37.081 r  DTB_M/output[7]_i_3__0/O
                         net (fo=1, routed)           0.000    37.081    DTB_M/output[7]_i_3__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    37.333 r  DTB_M/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           1.299    38.633    DTB_M/output_reg[7]_i_2_n_7
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.317    38.950 r  DTB_M/output[7]_i_1__0/O
                         net (fo=1, routed)           0.000    38.950    DTB_M/output[7]_i_1__0_n_0
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.452     4.824    DTB_M/CLK_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[7]/C

Slack:                    inf
  Source:                 CRONOM/cont_min/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_M/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.928ns  (logic 12.942ns (33.246%)  route 25.986ns (66.754%))
  Logic Levels:           43  (CARRY4=24 LDCE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  CRONOM/cont_min/cont_reg[0]_LDC/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  CRONOM/cont_min/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          1.841     2.673    CRONOM/cont_min/input_cr_tmp_reg[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.825 r  CRONOM/cont_min/output[0]_i_13__0/O
                         net (fo=21, routed)          1.420     4.245    CRONOM/cont_min/cont_reg[0]_P_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.326     4.571 r  CRONOM/cont_min/output[0]_i_4__0/O
                         net (fo=71, routed)          3.284     7.855    DTB_M/p_3_in[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.979 r  DTB_M/output[4]_i_432/O
                         net (fo=1, routed)           0.000     7.979    DTB_M/output[4]_i_432_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.512 r  DTB_M/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     8.512    DTB_M/output_reg[4]_i_293_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.629 f  DTB_M/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          2.048    10.677    CRONOM/cont_min/output_reg[4]_i_80[0]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.150    10.827 r  CRONOM/cont_min/output[4]_i_168__0/O
                         net (fo=2, routed)           1.054    11.881    DTB_M/output_reg[4]_i_80_0[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.326    12.207 r  DTB_M/output[4]_i_171/O
                         net (fo=1, routed)           0.000    12.207    DTB_M/output[4]_i_171_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.583 r  DTB_M/output_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.583    DTB_M/output_reg[4]_i_80_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.802 r  DTB_M/output_reg[4]_i_66/O[0]
                         net (fo=4, routed)           0.997    13.799    CRONOM/cont_min/output[4]_i_27[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.321    14.120 r  CRONOM/cont_min/output[4]_i_82__0/O
                         net (fo=1, routed)           0.826    14.946    DTB_M/output_reg[4]_i_14_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.328    15.274 r  DTB_M/output[4]_i_36/O
                         net (fo=1, routed)           0.000    15.274    DTB_M/output[4]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.672 r  DTB_M/output_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.672    DTB_M/output_reg[4]_i_14_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.786 r  DTB_M/output_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.786    DTB_M/output_reg[4]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.120 r  DTB_M/output_reg[7]_i_5/O[1]
                         net (fo=10, routed)          0.865    16.985    DTB_M/output_reg[7]_i_5_n_6
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.303    17.288 r  DTB_M/output[4]_i_555/O
                         net (fo=1, routed)           0.000    17.288    DTB_M/output[4]_i_555_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.838 r  DTB_M/output_reg[4]_i_496/CO[3]
                         net (fo=1, routed)           0.000    17.838    DTB_M/output_reg[4]_i_496_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.060 r  DTB_M/output_reg[4]_i_404/O[0]
                         net (fo=3, routed)           1.066    19.125    DTB_M/output_reg[4]_i_404_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    19.424 r  DTB_M/output[4]_i_500__0/O
                         net (fo=1, routed)           0.000    19.424    DTB_M/output[4]_i_500__0_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.937 r  DTB_M/output_reg[4]_i_403/CO[3]
                         net (fo=1, routed)           0.000    19.937    DTB_M/output_reg[4]_i_403_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.054 r  DTB_M/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.054    DTB_M/output_reg[4]_i_261_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.171 r  DTB_M/output_reg[4]_i_112/CO[3]
                         net (fo=1, routed)           0.000    20.171    DTB_M/output_reg[4]_i_112_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.288 r  DTB_M/output_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.288    DTB_M/output_reg[4]_i_51_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  DTB_M/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.405    DTB_M/output_reg[4]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.659 r  DTB_M/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.250    23.909    DTB_M/output[4]_i_20__0_0[0]
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.367    24.276 r  DTB_M/output[4]_i_399__0/O
                         net (fo=29, routed)          1.018    25.294    DTB_M/output[4]_i_399__0_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.418 r  DTB_M/output[4]_i_340__0/O
                         net (fo=2, routed)           0.924    26.342    DTB_M/output[4]_i_340__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.738 r  DTB_M/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.738    DTB_M/output_reg[4]_i_529_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  DTB_M/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.855    DTB_M/output_reg[4]_i_457_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  DTB_M/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.972    DTB_M/output_reg[4]_i_334_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  DTB_M/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    27.089    DTB_M/output_reg[4]_i_191_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.308 r  DTB_M/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.931    28.239    DTB_M/output_reg[4]_i_400_n_7
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.321    28.560 r  DTB_M/output[4]_i_224__0/O
                         net (fo=1, routed)           0.326    28.886    DTB_M/output[4]_i_224__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    29.637 r  DTB_M/output_reg[4]_i_103/O[2]
                         net (fo=3, routed)           0.682    30.320    DTB_M/output_reg[4]_i_103_n_5
    SLICE_X14Y47         LUT3 (Prop_lut3_I1_O)        0.301    30.621 r  DTB_M/output[4]_i_106__0/O
                         net (fo=2, routed)           1.122    31.743    DTB_M/output[4]_i_106__0_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.154    31.897 r  DTB_M/output[4]_i_45__0/O
                         net (fo=2, routed)           0.950    32.847    DTB_M/output[4]_i_45__0_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.327    33.174 r  DTB_M/output[4]_i_49/O
                         net (fo=1, routed)           0.000    33.174    DTB_M/output[4]_i_49_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.814 r  DTB_M/output_reg[4]_i_16/O[3]
                         net (fo=2, routed)           0.984    34.798    DTB_M/output_reg[4]_i_16_n_4
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.306    35.104 r  DTB_M/output[4]_i_41/O
                         net (fo=1, routed)           0.000    35.104    DTB_M/output[4]_i_41_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.682 r  DTB_M/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           1.098    36.780    DTB_M/output_reg[4]_i_15_n_5
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.301    37.081 r  DTB_M/output[7]_i_3__0/O
                         net (fo=1, routed)           0.000    37.081    DTB_M/output[7]_i_3__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    37.333 r  DTB_M/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           1.299    38.633    DTB_M/output_reg[7]_i_2_n_7
    SLICE_X14Y42         LUT4 (Prop_lut4_I0_O)        0.295    38.928 r  DTB_M/output[5]_i_1__0/O
                         net (fo=1, routed)           0.000    38.928    DTB_M/output[5]_i_1__0_n_0
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.452     4.824    DTB_M/CLK_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[5]/C

Slack:                    inf
  Source:                 CRONOM/cont_min/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_M/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.239ns  (logic 12.942ns (33.845%)  route 25.297ns (66.155%))
  Logic Levels:           43  (CARRY4=24 LDCE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  CRONOM/cont_min/cont_reg[0]_LDC/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  CRONOM/cont_min/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          1.841     2.673    CRONOM/cont_min/input_cr_tmp_reg[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.825 r  CRONOM/cont_min/output[0]_i_13__0/O
                         net (fo=21, routed)          1.420     4.245    CRONOM/cont_min/cont_reg[0]_P_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.326     4.571 r  CRONOM/cont_min/output[0]_i_4__0/O
                         net (fo=71, routed)          3.284     7.855    DTB_M/p_3_in[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.979 r  DTB_M/output[4]_i_432/O
                         net (fo=1, routed)           0.000     7.979    DTB_M/output[4]_i_432_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.512 r  DTB_M/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     8.512    DTB_M/output_reg[4]_i_293_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.629 f  DTB_M/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          2.048    10.677    CRONOM/cont_min/output_reg[4]_i_80[0]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.150    10.827 r  CRONOM/cont_min/output[4]_i_168__0/O
                         net (fo=2, routed)           1.054    11.881    DTB_M/output_reg[4]_i_80_0[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.326    12.207 r  DTB_M/output[4]_i_171/O
                         net (fo=1, routed)           0.000    12.207    DTB_M/output[4]_i_171_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.583 r  DTB_M/output_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.583    DTB_M/output_reg[4]_i_80_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.802 r  DTB_M/output_reg[4]_i_66/O[0]
                         net (fo=4, routed)           0.997    13.799    CRONOM/cont_min/output[4]_i_27[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.321    14.120 r  CRONOM/cont_min/output[4]_i_82__0/O
                         net (fo=1, routed)           0.826    14.946    DTB_M/output_reg[4]_i_14_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.328    15.274 r  DTB_M/output[4]_i_36/O
                         net (fo=1, routed)           0.000    15.274    DTB_M/output[4]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.672 r  DTB_M/output_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.672    DTB_M/output_reg[4]_i_14_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.786 r  DTB_M/output_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.786    DTB_M/output_reg[4]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.120 r  DTB_M/output_reg[7]_i_5/O[1]
                         net (fo=10, routed)          0.865    16.985    DTB_M/output_reg[7]_i_5_n_6
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.303    17.288 r  DTB_M/output[4]_i_555/O
                         net (fo=1, routed)           0.000    17.288    DTB_M/output[4]_i_555_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.838 r  DTB_M/output_reg[4]_i_496/CO[3]
                         net (fo=1, routed)           0.000    17.838    DTB_M/output_reg[4]_i_496_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.060 r  DTB_M/output_reg[4]_i_404/O[0]
                         net (fo=3, routed)           1.066    19.125    DTB_M/output_reg[4]_i_404_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    19.424 r  DTB_M/output[4]_i_500__0/O
                         net (fo=1, routed)           0.000    19.424    DTB_M/output[4]_i_500__0_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.937 r  DTB_M/output_reg[4]_i_403/CO[3]
                         net (fo=1, routed)           0.000    19.937    DTB_M/output_reg[4]_i_403_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.054 r  DTB_M/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.054    DTB_M/output_reg[4]_i_261_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.171 r  DTB_M/output_reg[4]_i_112/CO[3]
                         net (fo=1, routed)           0.000    20.171    DTB_M/output_reg[4]_i_112_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.288 r  DTB_M/output_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.288    DTB_M/output_reg[4]_i_51_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  DTB_M/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.405    DTB_M/output_reg[4]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.659 r  DTB_M/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.250    23.909    DTB_M/output[4]_i_20__0_0[0]
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.367    24.276 r  DTB_M/output[4]_i_399__0/O
                         net (fo=29, routed)          1.018    25.294    DTB_M/output[4]_i_399__0_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.418 r  DTB_M/output[4]_i_340__0/O
                         net (fo=2, routed)           0.924    26.342    DTB_M/output[4]_i_340__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.738 r  DTB_M/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.738    DTB_M/output_reg[4]_i_529_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  DTB_M/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.855    DTB_M/output_reg[4]_i_457_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  DTB_M/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.972    DTB_M/output_reg[4]_i_334_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.089 r  DTB_M/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    27.089    DTB_M/output_reg[4]_i_191_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.308 r  DTB_M/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.931    28.239    DTB_M/output_reg[4]_i_400_n_7
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.321    28.560 r  DTB_M/output[4]_i_224__0/O
                         net (fo=1, routed)           0.326    28.886    DTB_M/output[4]_i_224__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    29.637 r  DTB_M/output_reg[4]_i_103/O[2]
                         net (fo=3, routed)           0.682    30.320    DTB_M/output_reg[4]_i_103_n_5
    SLICE_X14Y47         LUT3 (Prop_lut3_I1_O)        0.301    30.621 r  DTB_M/output[4]_i_106__0/O
                         net (fo=2, routed)           1.122    31.743    DTB_M/output[4]_i_106__0_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I1_O)        0.154    31.897 r  DTB_M/output[4]_i_45__0/O
                         net (fo=2, routed)           0.950    32.847    DTB_M/output[4]_i_45__0_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.327    33.174 r  DTB_M/output[4]_i_49/O
                         net (fo=1, routed)           0.000    33.174    DTB_M/output[4]_i_49_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.814 r  DTB_M/output_reg[4]_i_16/O[3]
                         net (fo=2, routed)           0.984    34.798    DTB_M/output_reg[4]_i_16_n_4
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.306    35.104 r  DTB_M/output[4]_i_41/O
                         net (fo=1, routed)           0.000    35.104    DTB_M/output[4]_i_41_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.682 r  DTB_M/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           1.098    36.780    DTB_M/output_reg[4]_i_15_n_5
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.301    37.081 r  DTB_M/output[7]_i_3__0/O
                         net (fo=1, routed)           0.000    37.081    DTB_M/output[7]_i_3__0_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    37.333 r  DTB_M/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.611    37.944    DTB_M/output_reg[7]_i_2_n_7
    SLICE_X14Y42         LUT4 (Prop_lut4_I3_O)        0.295    38.239 r  DTB_M/output[6]_i_1__0/O
                         net (fo=1, routed)           0.000    38.239    DTB_M/output[6]_i_1__0_n_0
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.452     4.824    DTB_M/CLK_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  DTB_M/output_reg[6]/C

Slack:                    inf
  Source:                 CRONOM/cont_sec/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_S/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.778ns  (logic 12.455ns (32.969%)  route 25.323ns (67.031%))
  Logic Levels:           39  (CARRY4=20 LDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  CRONOM/cont_sec/cont_reg[0]_LDC/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CRONOM/cont_sec/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          2.324     3.085    CRONOM/cont_sec/input_cr_tmp_reg[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.152     3.237 r  CRONOM/cont_sec/output[0]_i_13/O
                         net (fo=21, routed)          1.640     4.877    CRONOM/cont_sec/cont_reg[0]_P_1
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.203 f  CRONOM/cont_sec/output[0]_i_4/O
                         net (fo=71, routed)          1.199     6.402    CRONOM/cont_sec/DI[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.526 r  CRONOM/cont_sec/output[4]_i_508/O
                         net (fo=1, routed)           0.000     6.526    DTB_S/output[4]_i_435_1[1]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  DTB_S/output_reg[4]_i_426/CO[3]
                         net (fo=1, routed)           0.000     7.076    DTB_S/output_reg[4]_i_426_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  DTB_S/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.190    DTB_S/output_reg[4]_i_293_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 f  DTB_S/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          1.849     9.153    DTB_S/CO[0]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150     9.303 r  DTB_S/output[4]_i_132/O
                         net (fo=2, routed)           0.808    10.111    DTB_S/output[4]_i_132_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.326    10.437 r  DTB_S/output[4]_i_136/O
                         net (fo=1, routed)           0.000    10.437    DTB_S/output[4]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.950 r  DTB_S/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.950    DTB_S/output_reg[4]_i_66_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.107 f  DTB_S/output_reg[4]_i_69/CO[1]
                         net (fo=26, routed)          0.791    11.897    DTB_S/output[4]_i_145[0]
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.358    12.255 r  DTB_S/output[4]_i_61/O
                         net (fo=42, routed)          3.042    15.297    DTB_S/output[4]_i_61_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.328    15.625 r  DTB_S/output[4]_i_123/O
                         net (fo=1, routed)           0.000    15.625    DTB_S/output[4]_i_123_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.026 r  DTB_S/output_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.026    DTB_S/output_reg[4]_i_60_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.248 r  DTB_S/output_reg[4]_i_21/O[0]
                         net (fo=10, routed)          1.296    17.544    DTB_S/output[4]_i_64_0[0]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.299    17.843 r  DTB_S/output[4]_i_59/O
                         net (fo=1, routed)           0.000    17.843    DTB_S/output[4]_i_59_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.449 r  DTB_S/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.894    19.344    DTB_S/output_reg[4]_i_19_n_4
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.306    19.649 r  DTB_S/output[4]_i_53/O
                         net (fo=1, routed)           0.000    19.649    DTB_S/output[4]_i_53_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.050 r  DTB_S/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.050    DTB_S/output_reg[4]_i_18_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.321 r  DTB_S/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.227    23.549    DTB_S/output[4]_i_20_0[0]
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.373    23.922 r  DTB_S/output[4]_i_390/O
                         net (fo=27, routed)          1.612    25.534    DTB_S/output[4]_i_390_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.658 r  DTB_S/output[4]_i_566/O
                         net (fo=1, routed)           0.000    25.658    DTB_S/output[4]_i_566_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.190 r  DTB_S/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.190    DTB_S/output_reg[4]_i_529_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.304 r  DTB_S/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.304    DTB_S/output_reg[4]_i_457_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.418 r  DTB_S/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.418    DTB_S/output_reg[4]_i_334_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.532 r  DTB_S/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.532    DTB_S/output_reg[4]_i_191_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.754 r  DTB_S/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.849    27.603    DTB_S/output_reg[4]_i_400_n_7
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.325    27.928 r  DTB_S/output[4]_i_224/O
                         net (fo=1, routed)           0.572    28.500    DTB_S/output[4]_i_224_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    29.312 r  DTB_S/output_reg[4]_i_103/O[3]
                         net (fo=3, routed)           0.944    30.256    DTB_S/output_reg[4]_i_103_n_4
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.307    30.563 r  DTB_S/output[4]_i_105/O
                         net (fo=2, routed)           0.824    31.387    DTB_S/output[4]_i_105_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.152    31.539 r  DTB_S/output[4]_i_44/O
                         net (fo=2, routed)           0.681    32.220    DTB_S/output[4]_i_44_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    32.546 r  DTB_S/output[4]_i_48/O
                         net (fo=1, routed)           0.000    32.546    DTB_S/output[4]_i_48_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.944 r  DTB_S/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.944    DTB_S/output_reg[4]_i_16_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.278 r  DTB_S/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           1.042    34.319    DTB_S/output_reg[4]_i_39_n_6
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.303    34.622 r  DTB_S/output[4]_i_41/O
                         net (fo=1, routed)           0.000    34.622    DTB_S/output[4]_i_41_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.200 r  DTB_S/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           0.962    36.162    DTB_S/output_reg[4]_i_15_n_5
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.301    36.463 r  DTB_S/output[7]_i_3/O
                         net (fo=1, routed)           0.000    36.463    DTB_S/output[7]_i_3_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.715 r  DTB_S/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.768    37.483    DTB_S/output_reg[7]_i_2_n_7
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.295    37.778 r  DTB_S/output[5]_i_1/O
                         net (fo=1, routed)           0.000    37.778    DTB_S/output[5]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448     4.820    DTB_S/CLK_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[5]/C

Slack:                    inf
  Source:                 CRONOM/cont_sec/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_S/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.772ns  (logic 12.449ns (32.958%)  route 25.323ns (67.042%))
  Logic Levels:           39  (CARRY4=20 LDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  CRONOM/cont_sec/cont_reg[0]_LDC/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CRONOM/cont_sec/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          2.324     3.085    CRONOM/cont_sec/input_cr_tmp_reg[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.152     3.237 r  CRONOM/cont_sec/output[0]_i_13/O
                         net (fo=21, routed)          1.640     4.877    CRONOM/cont_sec/cont_reg[0]_P_1
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.203 f  CRONOM/cont_sec/output[0]_i_4/O
                         net (fo=71, routed)          1.199     6.402    CRONOM/cont_sec/DI[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.526 r  CRONOM/cont_sec/output[4]_i_508/O
                         net (fo=1, routed)           0.000     6.526    DTB_S/output[4]_i_435_1[1]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  DTB_S/output_reg[4]_i_426/CO[3]
                         net (fo=1, routed)           0.000     7.076    DTB_S/output_reg[4]_i_426_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  DTB_S/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.190    DTB_S/output_reg[4]_i_293_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 f  DTB_S/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          1.849     9.153    DTB_S/CO[0]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150     9.303 r  DTB_S/output[4]_i_132/O
                         net (fo=2, routed)           0.808    10.111    DTB_S/output[4]_i_132_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.326    10.437 r  DTB_S/output[4]_i_136/O
                         net (fo=1, routed)           0.000    10.437    DTB_S/output[4]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.950 r  DTB_S/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.950    DTB_S/output_reg[4]_i_66_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.107 f  DTB_S/output_reg[4]_i_69/CO[1]
                         net (fo=26, routed)          0.791    11.897    DTB_S/output[4]_i_145[0]
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.358    12.255 r  DTB_S/output[4]_i_61/O
                         net (fo=42, routed)          3.042    15.297    DTB_S/output[4]_i_61_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.328    15.625 r  DTB_S/output[4]_i_123/O
                         net (fo=1, routed)           0.000    15.625    DTB_S/output[4]_i_123_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.026 r  DTB_S/output_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.026    DTB_S/output_reg[4]_i_60_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.248 r  DTB_S/output_reg[4]_i_21/O[0]
                         net (fo=10, routed)          1.296    17.544    DTB_S/output[4]_i_64_0[0]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.299    17.843 r  DTB_S/output[4]_i_59/O
                         net (fo=1, routed)           0.000    17.843    DTB_S/output[4]_i_59_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.449 r  DTB_S/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.894    19.344    DTB_S/output_reg[4]_i_19_n_4
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.306    19.649 r  DTB_S/output[4]_i_53/O
                         net (fo=1, routed)           0.000    19.649    DTB_S/output[4]_i_53_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.050 r  DTB_S/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.050    DTB_S/output_reg[4]_i_18_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.321 r  DTB_S/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.227    23.549    DTB_S/output[4]_i_20_0[0]
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.373    23.922 r  DTB_S/output[4]_i_390/O
                         net (fo=27, routed)          1.612    25.534    DTB_S/output[4]_i_390_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.658 r  DTB_S/output[4]_i_566/O
                         net (fo=1, routed)           0.000    25.658    DTB_S/output[4]_i_566_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.190 r  DTB_S/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.190    DTB_S/output_reg[4]_i_529_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.304 r  DTB_S/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.304    DTB_S/output_reg[4]_i_457_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.418 r  DTB_S/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.418    DTB_S/output_reg[4]_i_334_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.532 r  DTB_S/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.532    DTB_S/output_reg[4]_i_191_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.754 r  DTB_S/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.849    27.603    DTB_S/output_reg[4]_i_400_n_7
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.325    27.928 r  DTB_S/output[4]_i_224/O
                         net (fo=1, routed)           0.572    28.500    DTB_S/output[4]_i_224_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    29.312 r  DTB_S/output_reg[4]_i_103/O[3]
                         net (fo=3, routed)           0.944    30.256    DTB_S/output_reg[4]_i_103_n_4
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.307    30.563 r  DTB_S/output[4]_i_105/O
                         net (fo=2, routed)           0.824    31.387    DTB_S/output[4]_i_105_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.152    31.539 r  DTB_S/output[4]_i_44/O
                         net (fo=2, routed)           0.681    32.220    DTB_S/output[4]_i_44_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    32.546 r  DTB_S/output[4]_i_48/O
                         net (fo=1, routed)           0.000    32.546    DTB_S/output[4]_i_48_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.944 r  DTB_S/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.944    DTB_S/output_reg[4]_i_16_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.278 r  DTB_S/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           1.042    34.319    DTB_S/output_reg[4]_i_39_n_6
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.303    34.622 r  DTB_S/output[4]_i_41/O
                         net (fo=1, routed)           0.000    34.622    DTB_S/output[4]_i_41_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.200 r  DTB_S/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           0.962    36.162    DTB_S/output_reg[4]_i_15_n_5
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.301    36.463 r  DTB_S/output[7]_i_3/O
                         net (fo=1, routed)           0.000    36.463    DTB_S/output[7]_i_3_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.715 r  DTB_S/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.768    37.483    DTB_S/output_reg[7]_i_2_n_7
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.289    37.772 r  DTB_S/output[7]_i_1/O
                         net (fo=1, routed)           0.000    37.772    DTB_S/output[7]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448     4.820    DTB_S/CLK_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[7]/C

Slack:                    inf
  Source:                 CRONOM/cont_sec/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_S/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.471ns  (logic 12.455ns (33.239%)  route 25.016ns (66.761%))
  Logic Levels:           39  (CARRY4=20 LDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  CRONOM/cont_sec/cont_reg[0]_LDC/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CRONOM/cont_sec/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          2.324     3.085    CRONOM/cont_sec/input_cr_tmp_reg[0]
    SLICE_X28Y34         LUT3 (Prop_lut3_I1_O)        0.152     3.237 r  CRONOM/cont_sec/output[0]_i_13/O
                         net (fo=21, routed)          1.640     4.877    CRONOM/cont_sec/cont_reg[0]_P_1
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.203 f  CRONOM/cont_sec/output[0]_i_4/O
                         net (fo=71, routed)          1.199     6.402    CRONOM/cont_sec/DI[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.526 r  CRONOM/cont_sec/output[4]_i_508/O
                         net (fo=1, routed)           0.000     6.526    DTB_S/output[4]_i_435_1[1]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  DTB_S/output_reg[4]_i_426/CO[3]
                         net (fo=1, routed)           0.000     7.076    DTB_S/output_reg[4]_i_426_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  DTB_S/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     7.190    DTB_S/output_reg[4]_i_293_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 f  DTB_S/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          1.849     9.153    DTB_S/CO[0]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.150     9.303 r  DTB_S/output[4]_i_132/O
                         net (fo=2, routed)           0.808    10.111    DTB_S/output[4]_i_132_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.326    10.437 r  DTB_S/output[4]_i_136/O
                         net (fo=1, routed)           0.000    10.437    DTB_S/output[4]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.950 r  DTB_S/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.950    DTB_S/output_reg[4]_i_66_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.107 f  DTB_S/output_reg[4]_i_69/CO[1]
                         net (fo=26, routed)          0.791    11.897    DTB_S/output[4]_i_145[0]
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.358    12.255 r  DTB_S/output[4]_i_61/O
                         net (fo=42, routed)          3.042    15.297    DTB_S/output[4]_i_61_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.328    15.625 r  DTB_S/output[4]_i_123/O
                         net (fo=1, routed)           0.000    15.625    DTB_S/output[4]_i_123_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.026 r  DTB_S/output_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.026    DTB_S/output_reg[4]_i_60_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.248 r  DTB_S/output_reg[4]_i_21/O[0]
                         net (fo=10, routed)          1.296    17.544    DTB_S/output[4]_i_64_0[0]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.299    17.843 r  DTB_S/output[4]_i_59/O
                         net (fo=1, routed)           0.000    17.843    DTB_S/output[4]_i_59_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.449 r  DTB_S/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.894    19.344    DTB_S/output_reg[4]_i_19_n_4
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.306    19.649 r  DTB_S/output[4]_i_53/O
                         net (fo=1, routed)           0.000    19.649    DTB_S/output[4]_i_53_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.050 r  DTB_S/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.050    DTB_S/output_reg[4]_i_18_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.321 r  DTB_S/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          3.227    23.549    DTB_S/output[4]_i_20_0[0]
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.373    23.922 r  DTB_S/output[4]_i_390/O
                         net (fo=27, routed)          1.612    25.534    DTB_S/output[4]_i_390_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.124    25.658 r  DTB_S/output[4]_i_566/O
                         net (fo=1, routed)           0.000    25.658    DTB_S/output[4]_i_566_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.190 r  DTB_S/output_reg[4]_i_529/CO[3]
                         net (fo=1, routed)           0.000    26.190    DTB_S/output_reg[4]_i_529_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.304 r  DTB_S/output_reg[4]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.304    DTB_S/output_reg[4]_i_457_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.418 r  DTB_S/output_reg[4]_i_334/CO[3]
                         net (fo=1, routed)           0.000    26.418    DTB_S/output_reg[4]_i_334_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.532 r  DTB_S/output_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    26.532    DTB_S/output_reg[4]_i_191_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.754 r  DTB_S/output_reg[4]_i_400/O[0]
                         net (fo=3, routed)           0.849    27.603    DTB_S/output_reg[4]_i_400_n_7
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.325    27.928 r  DTB_S/output[4]_i_224/O
                         net (fo=1, routed)           0.572    28.500    DTB_S/output[4]_i_224_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    29.312 r  DTB_S/output_reg[4]_i_103/O[3]
                         net (fo=3, routed)           0.944    30.256    DTB_S/output_reg[4]_i_103_n_4
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.307    30.563 r  DTB_S/output[4]_i_105/O
                         net (fo=2, routed)           0.824    31.387    DTB_S/output[4]_i_105_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.152    31.539 r  DTB_S/output[4]_i_44/O
                         net (fo=2, routed)           0.681    32.220    DTB_S/output[4]_i_44_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.326    32.546 r  DTB_S/output[4]_i_48/O
                         net (fo=1, routed)           0.000    32.546    DTB_S/output[4]_i_48_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.944 r  DTB_S/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.944    DTB_S/output_reg[4]_i_16_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.278 r  DTB_S/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           1.042    34.319    DTB_S/output_reg[4]_i_39_n_6
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.303    34.622 r  DTB_S/output[4]_i_41/O
                         net (fo=1, routed)           0.000    34.622    DTB_S/output[4]_i_41_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    35.200 r  DTB_S/output_reg[4]_i_15/O[2]
                         net (fo=1, routed)           0.962    36.162    DTB_S/output_reg[4]_i_15_n_5
    SLICE_X30Y40         LUT5 (Prop_lut5_I4_O)        0.301    36.463 r  DTB_S/output[7]_i_3/O
                         net (fo=1, routed)           0.000    36.463    DTB_S/output[7]_i_3_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    36.715 r  DTB_S/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.461    37.176    DTB_S/output_reg[7]_i_2_n_7
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.295    37.471 r  DTB_S/output[6]_i_1/O
                         net (fo=1, routed)           0.000    37.471    DTB_S/output[6]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448     4.820    DTB_S/CLK_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  DTB_S/output_reg[6]/C

Slack:                    inf
  Source:                 CRONOM/cont_hour/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_H/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        35.086ns  (logic 12.843ns (36.604%)  route 22.243ns (63.396%))
  Logic Levels:           43  (CARRY4=24 LDCE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          LDCE                         0.000     0.000 r  CRONOM/cont_hour/cont_reg[0]_LDC/G
    SLICE_X6Y28          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  CRONOM/cont_hour/cont_reg[0]_LDC/Q
                         net (fo=64, routed)          1.330     2.157    CRONOM/cont_hour/input_cr_tmp_reg[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.152     2.309 r  CRONOM/cont_hour/output[0]_i_13__1/O
                         net (fo=9, routed)           0.921     3.230    CRONOM/cont_hour/cont_reg[0]_P_1
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.326     3.556 r  CRONOM/cont_hour/output[0]_i_4__1/O
                         net (fo=68, routed)          2.599     6.155    CRONOM/cont_hour/cont_reg[2]_C_0[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  CRONOM/cont_hour/output[4]_i_408__1/O
                         net (fo=1, routed)           0.000     6.279    DTB_H/output[4]_i_498_0[0]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  DTB_H/output_reg[4]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.829    DTB_H/output_reg[4]_i_266_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.057 f  DTB_H/output_reg[4]_i_126/CO[2]
                         net (fo=50, routed)          0.706     7.763    DTB_H/cont_reg[3]_P[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.313     8.076 r  DTB_H/output[4]_i_129/O
                         net (fo=2, routed)           0.657     8.732    DTB_H/output[4]_i_129_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     8.856 r  DTB_H/output[4]_i_133/O
                         net (fo=1, routed)           0.000     8.856    DTB_H/output[4]_i_133_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  DTB_H/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.388    DTB_H/output_reg[4]_i_66_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.659 f  DTB_H/output_reg[4]_i_69/CO[0]
                         net (fo=27, routed)          1.538    11.197    DTB_H/output_reg[4]_i_69_n_3
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.373    11.570 r  DTB_H/output[4]_i_61/O
                         net (fo=44, routed)          1.451    13.022    DTB_H/output[4]_i_61_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  DTB_H/output[7]_i_8/O
                         net (fo=1, routed)           0.000    13.146    DTB_H/output[7]_i_8_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.679 r  DTB_H/output_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.679    DTB_H/output_reg[7]_i_5_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  DTB_H/output_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    13.796    DTB_H/output_reg[4]_i_372_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  DTB_H/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    13.913    DTB_H/output_reg[4]_i_261_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  DTB_H/output_reg[4]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.030    DTB_H/output_reg[4]_i_121_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.345 r  DTB_H/output_reg[4]_i_60/O[3]
                         net (fo=9, routed)           1.119    15.464    DTB_H/output_reg[4]_i_60_n_4
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.307    15.771 r  DTB_H/output[4]_i_58/O
                         net (fo=1, routed)           0.000    15.771    DTB_H/output[4]_i_58_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.411 r  DTB_H/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.836    17.247    DTB_H/output_reg[4]_i_19_n_4
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.306    17.553 r  DTB_H/output[4]_i_53__1/O
                         net (fo=1, routed)           0.000    17.553    DTB_H/output[4]_i_53__1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.954 r  DTB_H/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.001    17.955    DTB_H/output_reg[4]_i_18_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.226 f  DTB_H/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          1.362    19.588    DTB_H/output_reg[4]_i_11_n_3
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.373    19.961 r  DTB_H/output[4]_i_357__1/O
                         net (fo=62, routed)          1.600    21.560    DTB_H/output[4]_i_357__1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    21.684 r  DTB_H/output[4]_i_329/O
                         net (fo=2, routed)           1.338    23.023    DTB_H/output[4]_i_329_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.549 r  DTB_H/output_reg[4]_i_514/CO[3]
                         net (fo=1, routed)           0.000    23.549    DTB_H/output_reg[4]_i_514_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.663 r  DTB_H/output_reg[4]_i_442/CO[3]
                         net (fo=1, routed)           0.000    23.663    DTB_H/output_reg[4]_i_442_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.777 r  DTB_H/output_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    23.777    DTB_H/output_reg[4]_i_320_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.891 r  DTB_H/output_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    23.891    DTB_H/output_reg[4]_i_181_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.130 r  DTB_H/output_reg[4]_i_386/O[2]
                         net (fo=4, routed)           1.172    25.302    DTB_H/output_reg[4]_i_386_n_5
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.302    25.604 r  DTB_H/output[4]_i_212/O
                         net (fo=1, routed)           0.527    26.131    DTB_H/output[4]_i_212_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.527 r  DTB_H/output_reg[4]_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.527    DTB_H/output_reg[4]_i_102_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.746 r  DTB_H/output_reg[4]_i_108/O[0]
                         net (fo=3, routed)           0.956    27.702    DTB_H/output_reg[4]_i_108_n_7
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.295    27.997 r  DTB_H/output[4]_i_99/O
                         net (fo=2, routed)           0.808    28.805    DTB_H/output[4]_i_99_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.150    28.955 r  DTB_H/output[4]_i_43__1/O
                         net (fo=2, routed)           0.649    29.603    DTB_H/output[4]_i_43__1_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.326    29.929 r  DTB_H/output[4]_i_47/O
                         net (fo=1, routed)           0.000    29.929    DTB_H/output[4]_i_47_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.305 r  DTB_H/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.305    DTB_H/output_reg[4]_i_16_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.628 r  DTB_H/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           0.829    31.457    DTB_H/output_reg[4]_i_39_n_6
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.306    31.763 r  DTB_H/output[4]_i_41/O
                         net (fo=1, routed)           0.000    31.763    DTB_H/output[4]_i_41_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.990 r  DTB_H/output_reg[4]_i_15/O[1]
                         net (fo=1, routed)           0.927    32.916    DTB_H/output_reg[4]_i_15_n_6
    SLICE_X1Y50          LUT5 (Prop_lut5_I4_O)        0.303    33.219 r  DTB_H/output[4]_i_6__1/O
                         net (fo=1, routed)           0.000    33.219    DTB_H/output[4]_i_6__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.620 r  DTB_H/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.620    DTB_H/output_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.842 r  DTB_H/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.919    34.761    DTB_H/output_reg[7]_i_2_n_7
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.325    35.086 r  DTB_H/output[7]_i_1__1/O
                         net (fo=1, routed)           0.000    35.086    DTB_H/output[7]_i_1__1_n_0
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.523     4.895    DTB_H/CLK_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[7]/C

Slack:                    inf
  Source:                 CRONOM/cont_hour/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_H/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        35.060ns  (logic 12.817ns (36.557%)  route 22.243ns (63.443%))
  Logic Levels:           43  (CARRY4=24 LDCE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          LDCE                         0.000     0.000 r  CRONOM/cont_hour/cont_reg[0]_LDC/G
    SLICE_X6Y28          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  CRONOM/cont_hour/cont_reg[0]_LDC/Q
                         net (fo=64, routed)          1.330     2.157    CRONOM/cont_hour/input_cr_tmp_reg[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.152     2.309 r  CRONOM/cont_hour/output[0]_i_13__1/O
                         net (fo=9, routed)           0.921     3.230    CRONOM/cont_hour/cont_reg[0]_P_1
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.326     3.556 r  CRONOM/cont_hour/output[0]_i_4__1/O
                         net (fo=68, routed)          2.599     6.155    CRONOM/cont_hour/cont_reg[2]_C_0[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  CRONOM/cont_hour/output[4]_i_408__1/O
                         net (fo=1, routed)           0.000     6.279    DTB_H/output[4]_i_498_0[0]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  DTB_H/output_reg[4]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.829    DTB_H/output_reg[4]_i_266_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.057 f  DTB_H/output_reg[4]_i_126/CO[2]
                         net (fo=50, routed)          0.706     7.763    DTB_H/cont_reg[3]_P[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.313     8.076 r  DTB_H/output[4]_i_129/O
                         net (fo=2, routed)           0.657     8.732    DTB_H/output[4]_i_129_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     8.856 r  DTB_H/output[4]_i_133/O
                         net (fo=1, routed)           0.000     8.856    DTB_H/output[4]_i_133_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  DTB_H/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.388    DTB_H/output_reg[4]_i_66_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.659 f  DTB_H/output_reg[4]_i_69/CO[0]
                         net (fo=27, routed)          1.538    11.197    DTB_H/output_reg[4]_i_69_n_3
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.373    11.570 r  DTB_H/output[4]_i_61/O
                         net (fo=44, routed)          1.451    13.022    DTB_H/output[4]_i_61_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  DTB_H/output[7]_i_8/O
                         net (fo=1, routed)           0.000    13.146    DTB_H/output[7]_i_8_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.679 r  DTB_H/output_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.679    DTB_H/output_reg[7]_i_5_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  DTB_H/output_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    13.796    DTB_H/output_reg[4]_i_372_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  DTB_H/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    13.913    DTB_H/output_reg[4]_i_261_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  DTB_H/output_reg[4]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.030    DTB_H/output_reg[4]_i_121_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.345 r  DTB_H/output_reg[4]_i_60/O[3]
                         net (fo=9, routed)           1.119    15.464    DTB_H/output_reg[4]_i_60_n_4
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.307    15.771 r  DTB_H/output[4]_i_58/O
                         net (fo=1, routed)           0.000    15.771    DTB_H/output[4]_i_58_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.411 r  DTB_H/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.836    17.247    DTB_H/output_reg[4]_i_19_n_4
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.306    17.553 r  DTB_H/output[4]_i_53__1/O
                         net (fo=1, routed)           0.000    17.553    DTB_H/output[4]_i_53__1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.954 r  DTB_H/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.001    17.955    DTB_H/output_reg[4]_i_18_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.226 f  DTB_H/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          1.362    19.588    DTB_H/output_reg[4]_i_11_n_3
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.373    19.961 r  DTB_H/output[4]_i_357__1/O
                         net (fo=62, routed)          1.600    21.560    DTB_H/output[4]_i_357__1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    21.684 r  DTB_H/output[4]_i_329/O
                         net (fo=2, routed)           1.338    23.023    DTB_H/output[4]_i_329_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.549 r  DTB_H/output_reg[4]_i_514/CO[3]
                         net (fo=1, routed)           0.000    23.549    DTB_H/output_reg[4]_i_514_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.663 r  DTB_H/output_reg[4]_i_442/CO[3]
                         net (fo=1, routed)           0.000    23.663    DTB_H/output_reg[4]_i_442_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.777 r  DTB_H/output_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    23.777    DTB_H/output_reg[4]_i_320_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.891 r  DTB_H/output_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    23.891    DTB_H/output_reg[4]_i_181_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.130 r  DTB_H/output_reg[4]_i_386/O[2]
                         net (fo=4, routed)           1.172    25.302    DTB_H/output_reg[4]_i_386_n_5
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.302    25.604 r  DTB_H/output[4]_i_212/O
                         net (fo=1, routed)           0.527    26.131    DTB_H/output[4]_i_212_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.527 r  DTB_H/output_reg[4]_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.527    DTB_H/output_reg[4]_i_102_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.746 r  DTB_H/output_reg[4]_i_108/O[0]
                         net (fo=3, routed)           0.956    27.702    DTB_H/output_reg[4]_i_108_n_7
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.295    27.997 r  DTB_H/output[4]_i_99/O
                         net (fo=2, routed)           0.808    28.805    DTB_H/output[4]_i_99_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.150    28.955 r  DTB_H/output[4]_i_43__1/O
                         net (fo=2, routed)           0.649    29.603    DTB_H/output[4]_i_43__1_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.326    29.929 r  DTB_H/output[4]_i_47/O
                         net (fo=1, routed)           0.000    29.929    DTB_H/output[4]_i_47_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.305 r  DTB_H/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.305    DTB_H/output_reg[4]_i_16_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.628 r  DTB_H/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           0.829    31.457    DTB_H/output_reg[4]_i_39_n_6
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.306    31.763 r  DTB_H/output[4]_i_41/O
                         net (fo=1, routed)           0.000    31.763    DTB_H/output[4]_i_41_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.990 r  DTB_H/output_reg[4]_i_15/O[1]
                         net (fo=1, routed)           0.927    32.916    DTB_H/output_reg[4]_i_15_n_6
    SLICE_X1Y50          LUT5 (Prop_lut5_I4_O)        0.303    33.219 r  DTB_H/output[4]_i_6__1/O
                         net (fo=1, routed)           0.000    33.219    DTB_H/output[4]_i_6__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.620 r  DTB_H/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.620    DTB_H/output_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.842 r  DTB_H/output_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.919    34.761    DTB_H/output_reg[7]_i_2_n_7
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.299    35.060 r  DTB_H/output[5]_i_1__1/O
                         net (fo=1, routed)           0.000    35.060    DTB_H/output[5]_i_1__1_n_0
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.523     4.895    DTB_H/CLK_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[5]/C

Slack:                    inf
  Source:                 CRONOM/cont_hour/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_H/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        34.727ns  (logic 12.449ns (35.848%)  route 22.278ns (64.152%))
  Logic Levels:           42  (CARRY4=23 LDCE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          LDCE                         0.000     0.000 r  CRONOM/cont_hour/cont_reg[0]_LDC/G
    SLICE_X6Y28          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  CRONOM/cont_hour/cont_reg[0]_LDC/Q
                         net (fo=64, routed)          1.330     2.157    CRONOM/cont_hour/input_cr_tmp_reg[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.152     2.309 r  CRONOM/cont_hour/output[0]_i_13__1/O
                         net (fo=9, routed)           0.921     3.230    CRONOM/cont_hour/cont_reg[0]_P_1
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.326     3.556 r  CRONOM/cont_hour/output[0]_i_4__1/O
                         net (fo=68, routed)          2.599     6.155    CRONOM/cont_hour/cont_reg[2]_C_0[0]
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.279 r  CRONOM/cont_hour/output[4]_i_408__1/O
                         net (fo=1, routed)           0.000     6.279    DTB_H/output[4]_i_498_0[0]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  DTB_H/output_reg[4]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.829    DTB_H/output_reg[4]_i_266_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.057 f  DTB_H/output_reg[4]_i_126/CO[2]
                         net (fo=50, routed)          0.706     7.763    DTB_H/cont_reg[3]_P[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.313     8.076 r  DTB_H/output[4]_i_129/O
                         net (fo=2, routed)           0.657     8.732    DTB_H/output[4]_i_129_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I0_O)        0.124     8.856 r  DTB_H/output[4]_i_133/O
                         net (fo=1, routed)           0.000     8.856    DTB_H/output[4]_i_133_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  DTB_H/output_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.388    DTB_H/output_reg[4]_i_66_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.659 f  DTB_H/output_reg[4]_i_69/CO[0]
                         net (fo=27, routed)          1.538    11.197    DTB_H/output_reg[4]_i_69_n_3
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.373    11.570 r  DTB_H/output[4]_i_61/O
                         net (fo=44, routed)          1.451    13.022    DTB_H/output[4]_i_61_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  DTB_H/output[7]_i_8/O
                         net (fo=1, routed)           0.000    13.146    DTB_H/output[7]_i_8_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.679 r  DTB_H/output_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.679    DTB_H/output_reg[7]_i_5_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  DTB_H/output_reg[4]_i_372/CO[3]
                         net (fo=1, routed)           0.000    13.796    DTB_H/output_reg[4]_i_372_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  DTB_H/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    13.913    DTB_H/output_reg[4]_i_261_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  DTB_H/output_reg[4]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.030    DTB_H/output_reg[4]_i_121_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.345 r  DTB_H/output_reg[4]_i_60/O[3]
                         net (fo=9, routed)           1.119    15.464    DTB_H/output_reg[4]_i_60_n_4
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.307    15.771 r  DTB_H/output[4]_i_58/O
                         net (fo=1, routed)           0.000    15.771    DTB_H/output[4]_i_58_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.411 r  DTB_H/output_reg[4]_i_19/O[3]
                         net (fo=3, routed)           0.836    17.247    DTB_H/output_reg[4]_i_19_n_4
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.306    17.553 r  DTB_H/output[4]_i_53__1/O
                         net (fo=1, routed)           0.000    17.553    DTB_H/output[4]_i_53__1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.954 r  DTB_H/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.001    17.955    DTB_H/output_reg[4]_i_18_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.226 f  DTB_H/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          1.362    19.588    DTB_H/output_reg[4]_i_11_n_3
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.373    19.961 r  DTB_H/output[4]_i_357__1/O
                         net (fo=62, routed)          1.600    21.560    DTB_H/output[4]_i_357__1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    21.684 r  DTB_H/output[4]_i_329/O
                         net (fo=2, routed)           1.338    23.023    DTB_H/output[4]_i_329_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.549 r  DTB_H/output_reg[4]_i_514/CO[3]
                         net (fo=1, routed)           0.000    23.549    DTB_H/output_reg[4]_i_514_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.663 r  DTB_H/output_reg[4]_i_442/CO[3]
                         net (fo=1, routed)           0.000    23.663    DTB_H/output_reg[4]_i_442_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.777 r  DTB_H/output_reg[4]_i_320/CO[3]
                         net (fo=1, routed)           0.000    23.777    DTB_H/output_reg[4]_i_320_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.891 r  DTB_H/output_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    23.891    DTB_H/output_reg[4]_i_181_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.130 r  DTB_H/output_reg[4]_i_386/O[2]
                         net (fo=4, routed)           1.172    25.302    DTB_H/output_reg[4]_i_386_n_5
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.302    25.604 r  DTB_H/output[4]_i_212/O
                         net (fo=1, routed)           0.527    26.131    DTB_H/output[4]_i_212_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.527 r  DTB_H/output_reg[4]_i_102/CO[3]
                         net (fo=1, routed)           0.000    26.527    DTB_H/output_reg[4]_i_102_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.746 r  DTB_H/output_reg[4]_i_108/O[0]
                         net (fo=3, routed)           0.956    27.702    DTB_H/output_reg[4]_i_108_n_7
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.295    27.997 r  DTB_H/output[4]_i_99/O
                         net (fo=2, routed)           0.808    28.805    DTB_H/output[4]_i_99_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.150    28.955 r  DTB_H/output[4]_i_43__1/O
                         net (fo=2, routed)           0.649    29.603    DTB_H/output[4]_i_43__1_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.326    29.929 r  DTB_H/output[4]_i_47/O
                         net (fo=1, routed)           0.000    29.929    DTB_H/output[4]_i_47_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.305 r  DTB_H/output_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.305    DTB_H/output_reg[4]_i_16_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.628 r  DTB_H/output_reg[4]_i_39/O[1]
                         net (fo=2, routed)           0.829    31.457    DTB_H/output_reg[4]_i_39_n_6
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.306    31.763 r  DTB_H/output[4]_i_41/O
                         net (fo=1, routed)           0.000    31.763    DTB_H/output[4]_i_41_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.990 r  DTB_H/output_reg[4]_i_15/O[1]
                         net (fo=1, routed)           0.927    32.916    DTB_H/output_reg[4]_i_15_n_6
    SLICE_X1Y50          LUT5 (Prop_lut5_I4_O)        0.303    33.219 r  DTB_H/output[4]_i_6__1/O
                         net (fo=1, routed)           0.000    33.219    DTB_H/output[4]_i_6__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    33.467 f  DTB_H/output_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.954    34.421    DTB_H/output_reg[4]_i_1_n_4
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.306    34.727 r  DTB_H/output[6]_i_1__1/O
                         net (fo=1, routed)           0.000    34.727    DTB_H/output[6]_i_1__1_n_0
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.523     4.895    DTB_H/CLK_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  DTB_H/output_reg[6]/C

Slack:                    inf
  Source:                 CRONOM/cont_min/cont_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            DTB_M/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.879ns  (logic 7.878ns (32.992%)  route 16.001ns (67.008%))
  Logic Levels:           27  (CARRY4=16 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         LDCE                         0.000     0.000 r  CRONOM/cont_min/cont_reg[0]_LDC/G
    SLICE_X10Y28         LDCE (EnToQ_ldce_G_Q)        0.832     0.832 r  CRONOM/cont_min/cont_reg[0]_LDC/Q
                         net (fo=54, routed)          1.841     2.673    CRONOM/cont_min/input_cr_tmp_reg[0]
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.152     2.825 r  CRONOM/cont_min/output[0]_i_13__0/O
                         net (fo=21, routed)          1.420     4.245    CRONOM/cont_min/cont_reg[0]_P_1
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.326     4.571 r  CRONOM/cont_min/output[0]_i_4__0/O
                         net (fo=71, routed)          3.284     7.855    DTB_M/p_3_in[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.979 r  DTB_M/output[4]_i_432/O
                         net (fo=1, routed)           0.000     7.979    DTB_M/output[4]_i_432_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.512 r  DTB_M/output_reg[4]_i_293/CO[3]
                         net (fo=1, routed)           0.000     8.512    DTB_M/output_reg[4]_i_293_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.629 f  DTB_M/output_reg[4]_i_144/CO[3]
                         net (fo=51, routed)          2.048    10.677    CRONOM/cont_min/output_reg[4]_i_80[0]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.150    10.827 r  CRONOM/cont_min/output[4]_i_168__0/O
                         net (fo=2, routed)           1.054    11.881    DTB_M/output_reg[4]_i_80_0[2]
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.326    12.207 r  DTB_M/output[4]_i_171/O
                         net (fo=1, routed)           0.000    12.207    DTB_M/output[4]_i_171_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.583 r  DTB_M/output_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.583    DTB_M/output_reg[4]_i_80_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.802 r  DTB_M/output_reg[4]_i_66/O[0]
                         net (fo=4, routed)           0.997    13.799    CRONOM/cont_min/output[4]_i_27[0]
    SLICE_X10Y35         LUT3 (Prop_lut3_I2_O)        0.321    14.120 r  CRONOM/cont_min/output[4]_i_82__0/O
                         net (fo=1, routed)           0.826    14.946    DTB_M/output_reg[4]_i_14_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.328    15.274 r  DTB_M/output[4]_i_36/O
                         net (fo=1, routed)           0.000    15.274    DTB_M/output[4]_i_36_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.672 r  DTB_M/output_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.672    DTB_M/output_reg[4]_i_14_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.786 r  DTB_M/output_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.786    DTB_M/output_reg[4]_i_13_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.120 r  DTB_M/output_reg[7]_i_5/O[1]
                         net (fo=10, routed)          0.865    16.985    DTB_M/output_reg[7]_i_5_n_6
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.303    17.288 r  DTB_M/output[4]_i_555/O
                         net (fo=1, routed)           0.000    17.288    DTB_M/output[4]_i_555_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.838 r  DTB_M/output_reg[4]_i_496/CO[3]
                         net (fo=1, routed)           0.000    17.838    DTB_M/output_reg[4]_i_496_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.060 r  DTB_M/output_reg[4]_i_404/O[0]
                         net (fo=3, routed)           1.066    19.125    DTB_M/output_reg[4]_i_404_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    19.424 r  DTB_M/output[4]_i_500__0/O
                         net (fo=1, routed)           0.000    19.424    DTB_M/output[4]_i_500__0_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.937 r  DTB_M/output_reg[4]_i_403/CO[3]
                         net (fo=1, routed)           0.000    19.937    DTB_M/output_reg[4]_i_403_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.054 r  DTB_M/output_reg[4]_i_261/CO[3]
                         net (fo=1, routed)           0.000    20.054    DTB_M/output_reg[4]_i_261_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.171 r  DTB_M/output_reg[4]_i_112/CO[3]
                         net (fo=1, routed)           0.000    20.171    DTB_M/output_reg[4]_i_112_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.288 r  DTB_M/output_reg[4]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.288    DTB_M/output_reg[4]_i_51_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.405 r  DTB_M/output_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.405    DTB_M/output_reg[4]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.659 r  DTB_M/output_reg[4]_i_11/CO[0]
                         net (fo=63, routed)          2.600    23.260    DTB_M/output[4]_i_20__0_0[0]
    SLICE_X14Y44         LUT4 (Prop_lut4_I2_O)        0.367    23.627 r  DTB_M/output[4]_i_9__0/O
                         net (fo=1, routed)           0.000    23.627    DTB_M/output[4]_i_9__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    23.879 r  DTB_M/output_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.879    DTB_M/output_reg[4]_i_1_n_7
    SLICE_X14Y44         FDRE                                         r  DTB_M/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.453     4.825    DTB_M/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  DTB_M/output_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT_SWITCH[4]
                            (input port)
  Destination:            CU/input_cr_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.242ns (37.653%)  route 0.401ns (62.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  INPUT_SWITCH[4] (IN)
                         net (fo=0)                   0.000     0.000    INPUT_SWITCH[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  INPUT_SWITCH_IBUF[4]_inst/O
                         net (fo=1, routed)           0.401     0.643    CU/D[4]
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     2.008    CU/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[4]/C

Slack:                    inf
  Source:                 BTN_2
                            (input port)
  Destination:            BD2/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.277ns (41.878%)  route 0.385ns (58.122%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_2 (IN)
                         net (fo=0)                   0.000     0.000    BTN_2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_2_IBUF_inst/O
                         net (fo=3, routed)           0.385     0.617    BD2/BTN_2_IBUF
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.045     0.662 r  BD2/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.662    BD2/BTN_state__0[1]
    SLICE_X5Y30          FDRE                                         r  BD2/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     2.014    BD2/CLK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  BD2/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 INPUT_SWITCH[3]
                            (input port)
  Destination:            CU/input_cr_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.237ns (32.860%)  route 0.484ns (67.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  INPUT_SWITCH[3] (IN)
                         net (fo=0)                   0.000     0.000    INPUT_SWITCH[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  INPUT_SWITCH_IBUF[3]_inst/O
                         net (fo=1, routed)           0.484     0.720    CU/D[3]
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     2.008    CU/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[3]/C

Slack:                    inf
  Source:                 BTN_1
                            (input port)
  Destination:            BD1/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.291ns (40.309%)  route 0.431ns (59.691%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_1 (IN)
                         net (fo=0)                   0.000     0.000    BTN_1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_1_IBUF_inst/O
                         net (fo=3, routed)           0.431     0.677    BD1/BTN_1_IBUF
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.045     0.722 r  BD1/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.722    BD1/BTN_state__0[1]
    SLICE_X3Y26          FDRE                                         r  BD1/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     2.011    BD1/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  BD1/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 BTN_1
                            (input port)
  Destination:            BD1/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.291ns (39.896%)  route 0.439ns (60.104%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_1 (IN)
                         net (fo=0)                   0.000     0.000    BTN_1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_1_IBUF_inst/O
                         net (fo=3, routed)           0.439     0.685    BD1/BTN_1_IBUF
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.730 r  BD1/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.730    BD1/CLEARED_BTN_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  BD1/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     2.011    BD1/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  BD1/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 BTN_2
                            (input port)
  Destination:            BD2/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.274ns (37.466%)  route 0.458ns (62.534%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_2 (IN)
                         net (fo=0)                   0.000     0.000    BTN_2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_2_IBUF_inst/O
                         net (fo=3, routed)           0.458     0.690    BD2/BTN_2_IBUF
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.042     0.732 r  BD2/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.732    BD2/BTN_state__0[0]
    SLICE_X5Y30          FDRE                                         r  BD2/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     2.014    BD2/CLK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  BD2/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 BTN_1
                            (input port)
  Destination:            BD1/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.294ns (40.142%)  route 0.439ns (59.858%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_1 (IN)
                         net (fo=0)                   0.000     0.000    BTN_1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_1_IBUF_inst/O
                         net (fo=3, routed)           0.439     0.685    BD1/BTN_1_IBUF
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.048     0.733 r  BD1/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.733    BD1/BTN_state__0[0]
    SLICE_X3Y26          FDRE                                         r  BD1/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.853     2.011    BD1/CLK_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  BD1/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 BTN_2
                            (input port)
  Destination:            BD2/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.277ns (37.721%)  route 0.458ns (62.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_2 (IN)
                         net (fo=0)                   0.000     0.000    BTN_2
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_2_IBUF_inst/O
                         net (fo=3, routed)           0.458     0.690    BD2/BTN_2_IBUF
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.045     0.735 r  BD2/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.735    BD2/CLEARED_BTN_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  BD2/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.856     2.014    BD2/CLK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  BD2/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 INPUT_SWITCH[5]
                            (input port)
  Destination:            CU/input_cr_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.259ns (34.912%)  route 0.483ns (65.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  INPUT_SWITCH[5] (IN)
                         net (fo=0)                   0.000     0.000    INPUT_SWITCH[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  INPUT_SWITCH_IBUF[5]_inst/O
                         net (fo=1, routed)           0.483     0.741    CU/D[5]
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     2.008    CU/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[5]/C

Slack:                    inf
  Source:                 INPUT_SWITCH[1]
                            (input port)
  Destination:            CU/input_cr_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.252ns (29.167%)  route 0.612ns (70.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  INPUT_SWITCH[1] (IN)
                         net (fo=0)                   0.000     0.000    INPUT_SWITCH[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  INPUT_SWITCH_IBUF[1]_inst/O
                         net (fo=1, routed)           0.612     0.864    CU/D[1]
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     2.008    CU/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CU/input_cr_tmp_reg[1]/C





