#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Nov 18 15:06:24 2017
# Process ID: 4027
# Current directory: /root/ADS/UART_throughPS/UART_throughPS.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /root/ADS/UART_throughPS/UART_throughPS.runs/impl_1/design_1_wrapper.vdi
# Journal file: /root/ADS/UART_throughPS/UART_throughPS.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.883 ; gain = 461.508 ; free physical = 115 ; free virtual = 2732
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1741.883 ; gain = 829.602 ; free physical = 107 ; free virtual = 2728
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -110 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1781.902 ; gain = 32.016 ; free physical = 117 ; free virtual = 2731
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a1d6ca8c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e484a1fc

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1782.902 ; gain = 0.000 ; free physical = 136 ; free virtual = 2733

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 13 inverter(s) to 49 load pin(s).
INFO: [Opt 31-10] Eliminated 820 cells.
Phase 2 Constant Propagation | Checksum: 24d063151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.902 ; gain = 0.000 ; free physical = 134 ; free virtual = 2732

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
INFO: [Opt 31-12] Eliminated 2137 unconnected nets.
INFO: [Opt 31-11] Eliminated 5124 unconnected cells.
Phase 3 Sweep | Checksum: 15495c472

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.902 ; gain = 0.000 ; free physical = 132 ; free virtual = 2731

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1782.902 ; gain = 0.000 ; free physical = 132 ; free virtual = 2731
Ending Logic Optimization Task | Checksum: 15495c472

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.902 ; gain = 0.000 ; free physical = 132 ; free virtual = 2731

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 15495c472

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 131 ; free virtual = 2668
Ending Power Optimization Task | Checksum: 15495c472

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 168.016 ; free physical = 131 ; free virtual = 2668
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 209.035 ; free physical = 130 ; free virtual = 2668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 125 ; free virtual = 2667
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/ADS/UART_throughPS/UART_throughPS.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -110 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 114 ; free virtual = 2661
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2661

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: df36614d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 107 ; free virtual = 2656
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: df36614d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2660

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: df36614d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2660

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1e5fd902

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2660
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faacdf16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2660

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 187fc98f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 126 ; free virtual = 2660
Phase 1.2.1 Place Init Design | Checksum: 1070b5a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 122 ; free virtual = 2658
Phase 1.2 Build Placer Netlist Model | Checksum: 1070b5a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 122 ; free virtual = 2658

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1070b5a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 121 ; free virtual = 2658
Phase 1.3 Constrain Clocks/Macros | Checksum: 1070b5a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 121 ; free virtual = 2658
Phase 1 Placer Initialization | Checksum: 1070b5a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 121 ; free virtual = 2658

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24c96efa0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 114 ; free virtual = 2654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c96efa0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 114 ; free virtual = 2654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15aa7e58c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2653

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2019729db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2653

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2019729db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2653

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13a2db70d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2653

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a2db70d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 113 ; free virtual = 2653

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1055d9ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1055d9ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1055d9ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1055d9ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652
Phase 3.7 Small Shape Detail Placement | Checksum: 1055d9ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b6ce7add

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 2652
Phase 3 Detail Placement | Checksum: 1b6ce7add

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 109 ; free virtual = 2650

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 24fba464b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 127 ; free virtual = 2655

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 24fba464b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 127 ; free virtual = 2655

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 24fba464b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 127 ; free virtual = 2655

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 15afe98d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 127 ; free virtual = 2655
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 15afe98d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 15afe98d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.292. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Phase 4.1.3 Post Placement Optimization | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Phase 4.1 Post Commit Optimization | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Phase 4.4 Placer Reporting | Checksum: 181a13ca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15dfa6420

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15dfa6420

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Ending Placer Task | Checksum: 10afa433f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 2656
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 2657
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 123 ; free virtual = 2655
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 123 ; free virtual = 2656
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 123 ; free virtual = 2656
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -110 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b5155888 ConstDB: 0 ShapeSum: 55e4eab7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12518d040

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 129 ; free virtual = 2599

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12518d040

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 127 ; free virtual = 2599

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12518d040

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 112 ; free virtual = 2585
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 171116cca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 114 ; free virtual = 2577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.659  | TNS=0.000  | WHS=-0.175 | THS=-113.934|

Phase 2 Router Initialization | Checksum: 22a3b2b63

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 112 ; free virtual = 2577

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19937246f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 112 ; free virtual = 2577

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1de872a48

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 132 ; free virtual = 2545
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.804  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cfbb5b0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1569230ae

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 138 ; free virtual = 2552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.804  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163da82a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552
Phase 4 Rip-up And Reroute | Checksum: 163da82a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c3479066

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.804  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c3479066

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3479066

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552
Phase 5 Delay and Skew Optimization | Checksum: 1c3479066

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1df4ab8bf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.804  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1be931592

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45951 %
  Global Horizontal Routing Utilization  = 1.22 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c309d128

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c309d128

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17885e19b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.804  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17885e19b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 139 ; free virtual = 2552
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 138 ; free virtual = 2552

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 137 ; free virtual = 2552
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1950.918 ; gain = 0.000 ; free physical = 126 ; free virtual = 2552
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/ADS/UART_throughPS/UART_throughPS.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -110 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /root/ADS/UART_throughPS/UART_throughPS.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2245.066 ; gain = 293.125 ; free physical = 123 ; free virtual = 2237
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 15:09:25 2017...
