# This is the Quartus file list for 'ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter.sv
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scale_re.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_Scaleim.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_re.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re.add.tcl
source ../../rtl/ddc_model_rtl/ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1.add.tcl
