Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct  9 12:45:47 2017
| Host         : uwlogin.cern.ch running 64-bit Scientific Linux CERN SLC release 6.9 (Carbon)
| Command      : report_methodology -file ctp7_top_methodology_drc_routed.rpt -rpx ctp7_top_methodology_drc_routed.rpx
| Design       : ctp7_top
| Device       : xc7vx690tffg1927-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 68
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 23         |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 40         |
| XDCB-1    | Warning  | Runtime intensive exceptions                           | 1          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X52Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X49Y297 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X34Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X32Y293 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X88Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X89Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X90Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X91Y85 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X91Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X94Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X95Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X93Y86 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X91Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X91Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X91Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X94Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X94Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X95Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X95Y102 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X55Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X48Y298 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X36Y286 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X30Y294 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[10] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[11] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[12] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[13] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[14] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[15] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[16] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[4] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[5] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[6] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[7] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[8] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_data[9] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on axi_c2c_zynq_to_v7_reset relative to clock(s) VIRTUAL_clk_out3_v7_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED_BLUE_o relative to clock(s) VIRTUAL_clk_out3_v7_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED_GREEN_o relative to clock(s) VIRTUAL_clk_out3_v7_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED_RED_o relative to clock(s) VIRTUAL_clk_out3_v7_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_clk relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[0] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[10] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[11] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[12] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[13] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[14] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[15] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[16] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[1] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[2] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[3] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[4] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[5] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[6] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[7] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[8] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[9] relative to clock(s) axi_c2c_selio_rx_clk_in 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_link_status relative to clock(s) VIRTUAL_clk_out3_v7_bd_clk_wiz_0_0 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 1136 design objects. 
set_false_path -from [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*...
/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


