
LMX2594_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001864  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001a3c  08001a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a4c  08001a4c  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a4c  08001a4c  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a4c  08001a4c  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08001a4c  08001a4c  00011a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a54  08001a54  00011a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08001a58  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000030  08001a84  00020030  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08001a84  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4f2  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002207  00000000  00000000  0002f54e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000850  00000000  00000000  00031758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000778  00000000  00000000  00031fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028069  00000000  00000000  00032720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b18e  00000000  00000000  0005a789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8527  00000000  00000000  00065917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014de3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fec  00000000  00000000  0014de94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000030 	.word	0x20000030
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001a24 	.word	0x08001a24

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000034 	.word	0x20000034
 8000214:	08001a24 	.word	0x08001a24

08000218 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE>:
#include "lmx2594.h"
#include <cmath>

Lmx2594::Lmx2594(SPI_HandleTypeDef* spi, const Pins& pins, const RefConfig& ref)
 8000218:	b490      	push	{r4, r7}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	60f8      	str	r0, [r7, #12]
 8000220:	60b9      	str	r1, [r7, #8]
 8000222:	607a      	str	r2, [r7, #4]
 8000224:	603b      	str	r3, [r7, #0]
    : _spi(spi), _pins(pins), _ref(ref)
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	68ba      	ldr	r2, [r7, #8]
 800022a:	601a      	str	r2, [r3, #0]
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	687a      	ldr	r2, [r7, #4]
 8000230:	1d1c      	adds	r4, r3, #4
 8000232:	4613      	mov	r3, r2
 8000234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	683a      	ldr	r2, [r7, #0]
 800023e:	f103 0418 	add.w	r4, r3, #24
 8000242:	4613      	mov	r3, r2
 8000244:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000246:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800024a:	68f9      	ldr	r1, [r7, #12]
 800024c:	f04f 0200 	mov.w	r2, #0
 8000250:	f04f 0300 	mov.w	r3, #0
 8000254:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8000258:	68f9      	ldr	r1, [r7, #12]
 800025a:	f04f 0200 	mov.w	r2, #0
 800025e:	f04f 0300 	mov.w	r3, #0
 8000262:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8000266:	68f9      	ldr	r1, [r7, #12]
 8000268:	f04f 0200 	mov.w	r2, #0
 800026c:	f04f 0300 	mov.w	r3, #0
 8000270:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800027a:	641a      	str	r2, [r3, #64]	; 0x40
{
    // Минимальные sanity-check-и на параметры опорника
    if (_ref.r_pre == 0) _ref.r_pre = 1;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000280:	2b00      	cmp	r3, #0
 8000282:	d102      	bne.n	800028a <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x72>
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	2201      	movs	r2, #1
 8000288:	845a      	strh	r2, [r3, #34]	; 0x22
    if (_ref.r     == 0) _ref.r     = 1;
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800028e:	2b00      	cmp	r3, #0
 8000290:	d102      	bne.n	8000298 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x80>
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	2201      	movs	r2, #1
 8000296:	849a      	strh	r2, [r3, #36]	; 0x24
    if (_ref.mult  == 0) _ref.mult  = 1;
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d103      	bne.n	80002aa <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x92>
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	2201      	movs	r2, #1
 80002a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	4618      	mov	r0, r3
 80002ae:	3710      	adds	r7, #16
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc90      	pop	{r4, r7}
 80002b4:	4770      	bx	lr
	...

080002b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b088      	sub	sp, #32
 80002bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002be:	f107 030c 	add.w	r3, r7, #12
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]
 80002c8:	609a      	str	r2, [r3, #8]
 80002ca:	60da      	str	r2, [r3, #12]
 80002cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ce:	4b2b      	ldr	r3, [pc, #172]	; (800037c <MX_GPIO_Init+0xc4>)
 80002d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002d2:	4a2a      	ldr	r2, [pc, #168]	; (800037c <MX_GPIO_Init+0xc4>)
 80002d4:	f043 0302 	orr.w	r3, r3, #2
 80002d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002da:	4b28      	ldr	r3, [pc, #160]	; (800037c <MX_GPIO_Init+0xc4>)
 80002dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002de:	f003 0302 	and.w	r3, r3, #2
 80002e2:	60bb      	str	r3, [r7, #8]
 80002e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e6:	4b25      	ldr	r3, [pc, #148]	; (800037c <MX_GPIO_Init+0xc4>)
 80002e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002ea:	4a24      	ldr	r2, [pc, #144]	; (800037c <MX_GPIO_Init+0xc4>)
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002f2:	4b22      	ldr	r3, [pc, #136]	; (800037c <MX_GPIO_Init+0xc4>)
 80002f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002f6:	f003 0301 	and.w	r3, r3, #1
 80002fa:	607b      	str	r3, [r7, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_LO_Pin|CS_LO_Pin|EN_HMC_1_Pin|EN_HMC_2_Pin, GPIO_PIN_RESET);
 80002fe:	2200      	movs	r2, #0
 8000300:	f245 0160 	movw	r1, #20576	; 0x5060
 8000304:	481e      	ldr	r0, [pc, #120]	; (8000380 <MX_GPIO_Init+0xc8>)
 8000306:	f000 fcd3 	bl	8000cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PW_LMX2594_GPIO_Port, PW_LMX2594_Pin, GPIO_PIN_RESET);
 800030a:	2200      	movs	r2, #0
 800030c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000314:	f000 fccc 	bl	8000cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = EN_LO_Pin|CS_LO_Pin;
 8000318:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800031c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031e:	2301      	movs	r3, #1
 8000320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000322:	2300      	movs	r3, #0
 8000324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000326:	2302      	movs	r3, #2
 8000328:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800032a:	f107 030c 	add.w	r3, r7, #12
 800032e:	4619      	mov	r1, r3
 8000330:	4813      	ldr	r0, [pc, #76]	; (8000380 <MX_GPIO_Init+0xc8>)
 8000332:	f000 fb3b 	bl	80009ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PW_LMX2594_Pin;
 8000336:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800033a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033c:	2301      	movs	r3, #1
 800033e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2300      	movs	r3, #0
 8000346:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PW_LMX2594_GPIO_Port, &GPIO_InitStruct);
 8000348:	f107 030c 	add.w	r3, r7, #12
 800034c:	4619      	mov	r1, r3
 800034e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000352:	f000 fb2b 	bl	80009ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = EN_HMC_1_Pin|EN_HMC_2_Pin;
 8000356:	2360      	movs	r3, #96	; 0x60
 8000358:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800035a:	2301      	movs	r3, #1
 800035c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035e:	2300      	movs	r3, #0
 8000360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000362:	2300      	movs	r3, #0
 8000364:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000366:	f107 030c 	add.w	r3, r7, #12
 800036a:	4619      	mov	r1, r3
 800036c:	4804      	ldr	r0, [pc, #16]	; (8000380 <MX_GPIO_Init+0xc8>)
 800036e:	f000 fb1d 	bl	80009ac <HAL_GPIO_Init>

}
 8000372:	bf00      	nop
 8000374:	3720      	adds	r7, #32
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	40021000 	.word	0x40021000
 8000380:	48000400 	.word	0x48000400

08000384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000388:	f000 f999 	bl	80006be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800038c:	f000 f814 	bl	80003b8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000390:	f7ff ff92 	bl	80002b8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000394:	f000 f888 	bl	80004a8 <MX_SPI2_Init>
	}
	HAL_Delay(200);
	g_lmx.writeReg(43, 0x0064);  // NUM=100
	g_lmx.writeReg(0, 0x251C);  // NUM=100
#endif
	HAL_GPIO_TogglePin(EN_HMC_1_GPIO_Port, EN_HMC_1_Pin);
 8000398:	2120      	movs	r1, #32
 800039a:	4806      	ldr	r0, [pc, #24]	; (80003b4 <main+0x30>)
 800039c:	f000 fca0 	bl	8000ce0 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(EN_HMC_2_GPIO_Port, EN_HMC_2_Pin);
 80003a0:	2140      	movs	r1, #64	; 0x40
 80003a2:	4804      	ldr	r0, [pc, #16]	; (80003b4 <main+0x30>)
 80003a4:	f000 fc9c 	bl	8000ce0 <HAL_GPIO_TogglePin>
  /* USER CODE BEGIN WHILE */
	while (1) {



		HAL_Delay(5000);
 80003a8:	f241 3088 	movw	r0, #5000	; 0x1388
 80003ac:	f000 f9f8 	bl	80007a0 <HAL_Delay>
 80003b0:	e7fa      	b.n	80003a8 <main+0x24>
 80003b2:	bf00      	nop
 80003b4:	48000400 	.word	0x48000400

080003b8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b094      	sub	sp, #80	; 0x50
 80003bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003be:	f107 0318 	add.w	r3, r7, #24
 80003c2:	2238      	movs	r2, #56	; 0x38
 80003c4:	2100      	movs	r1, #0
 80003c6:	4618      	mov	r0, r3
 80003c8:	f001 fb24 	bl	8001a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
 80003d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003de:	f000 fc99 	bl	8000d14 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e2:	2302      	movs	r3, #2
 80003e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003ea:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003ec:	2340      	movs	r3, #64	; 0x40
 80003ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003f0:	2300      	movs	r3, #0
 80003f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f4:	f107 0318 	add.w	r3, r7, #24
 80003f8:	4618      	mov	r0, r3
 80003fa:	f000 fd3f 	bl	8000e7c <HAL_RCC_OscConfig>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	bf14      	ite	ne
 8000404:	2301      	movne	r3, #1
 8000406:	2300      	moveq	r3, #0
 8000408:	b2db      	uxtb	r3, r3
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <_Z18SystemClock_Configv+0x5a>
  {
    Error_Handler();
 800040e:	f000 f81d 	bl	800044c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000412:	230f      	movs	r3, #15
 8000414:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000416:	2301      	movs	r3, #1
 8000418:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800041a:	2300      	movs	r3, #0
 800041c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800041e:	2300      	movs	r3, #0
 8000420:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000422:	2300      	movs	r3, #0
 8000424:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2100      	movs	r1, #0
 800042a:	4618      	mov	r0, r3
 800042c:	f001 f83e 	bl	80014ac <HAL_RCC_ClockConfig>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	bf14      	ite	ne
 8000436:	2301      	movne	r3, #1
 8000438:	2300      	moveq	r3, #0
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 8000440:	f000 f804 	bl	800044c <Error_Handler>
  }
}
 8000444:	bf00      	nop
 8000446:	3750      	adds	r7, #80	; 0x50
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}

0800044c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000450:	b672      	cpsid	i
}
 8000452:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000454:	e7fe      	b.n	8000454 <Error_Handler+0x8>
	...

08000458 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d10a      	bne.n	800047e <_Z41__static_initialization_and_destruction_0ii+0x26>
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800046e:	4293      	cmp	r3, r2
 8000470:	d105      	bne.n	800047e <_Z41__static_initialization_and_destruction_0ii+0x26>
static Lmx2594 g_lmx(&hspi2, g_lmxPins, g_lmxRef);
 8000472:	4b05      	ldr	r3, [pc, #20]	; (8000488 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8000474:	4a05      	ldr	r2, [pc, #20]	; (800048c <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8000476:	4906      	ldr	r1, [pc, #24]	; (8000490 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8000478:	4806      	ldr	r0, [pc, #24]	; (8000494 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800047a:	f7ff fecd 	bl	8000218 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE>
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20000010 	.word	0x20000010
 800048c:	20000000 	.word	0x20000000
 8000490:	20000098 	.word	0x20000098
 8000494:	20000050 	.word	0x20000050

08000498 <_GLOBAL__sub_I_g_lmxPins>:
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
 800049c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80004a0:	2001      	movs	r0, #1
 80004a2:	f7ff ffd9 	bl	8000458 <_Z41__static_initialization_and_destruction_0ii>
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80004ac:	4b1b      	ldr	r3, [pc, #108]	; (800051c <MX_SPI2_Init+0x74>)
 80004ae:	4a1c      	ldr	r2, [pc, #112]	; (8000520 <MX_SPI2_Init+0x78>)
 80004b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80004b2:	4b1a      	ldr	r3, [pc, #104]	; (800051c <MX_SPI2_Init+0x74>)
 80004b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <MX_SPI2_Init+0x74>)
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80004c0:	4b16      	ldr	r3, [pc, #88]	; (800051c <MX_SPI2_Init+0x74>)
 80004c2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80004c6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <MX_SPI2_Init+0x74>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004ce:	4b13      	ldr	r3, [pc, #76]	; (800051c <MX_SPI2_Init+0x74>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004d4:	4b11      	ldr	r3, [pc, #68]	; (800051c <MX_SPI2_Init+0x74>)
 80004d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004da:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <MX_SPI2_Init+0x74>)
 80004de:	2200      	movs	r2, #0
 80004e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <MX_SPI2_Init+0x74>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <MX_SPI2_Init+0x74>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <MX_SPI2_Init+0x74>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80004f4:	4b09      	ldr	r3, [pc, #36]	; (800051c <MX_SPI2_Init+0x74>)
 80004f6:	2207      	movs	r2, #7
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <MX_SPI2_Init+0x74>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <MX_SPI2_Init+0x74>)
 8000502:	2208      	movs	r2, #8
 8000504:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000506:	4805      	ldr	r0, [pc, #20]	; (800051c <MX_SPI2_Init+0x74>)
 8000508:	f001 f9b4 	bl	8001874 <HAL_SPI_Init>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000512:	f7ff ff9b 	bl	800044c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000098 	.word	0x20000098
 8000520:	40003800 	.word	0x40003800

08000524 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b08a      	sub	sp, #40	; 0x28
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052c:	f107 0314 	add.w	r3, r7, #20
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a17      	ldr	r2, [pc, #92]	; (80005a0 <HAL_SPI_MspInit+0x7c>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d128      	bne.n	8000598 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000546:	4b17      	ldr	r3, [pc, #92]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 8000548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800054a:	4a16      	ldr	r2, [pc, #88]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 800054c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000550:	6593      	str	r3, [r2, #88]	; 0x58
 8000552:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 8000554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800055a:	613b      	str	r3, [r7, #16]
 800055c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 8000560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000562:	4a10      	ldr	r2, [pc, #64]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 8000564:	f043 0302 	orr.w	r3, r3, #2
 8000568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_SPI_MspInit+0x80>)
 800056c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056e:	f003 0302 	and.w	r3, r3, #2
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000576:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800057a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800057c:	2302      	movs	r3, #2
 800057e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000580:	2300      	movs	r3, #0
 8000582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000584:	2300      	movs	r3, #0
 8000586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000588:	2305      	movs	r3, #5
 800058a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	4619      	mov	r1, r3
 8000592:	4805      	ldr	r0, [pc, #20]	; (80005a8 <HAL_SPI_MspInit+0x84>)
 8000594:	f000 fa0a 	bl	80009ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000598:	bf00      	nop
 800059a:	3728      	adds	r7, #40	; 0x28
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40003800 	.word	0x40003800
 80005a4:	40021000 	.word	0x40021000
 80005a8:	48000400 	.word	0x48000400

080005ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b2:	4b0f      	ldr	r3, [pc, #60]	; (80005f0 <HAL_MspInit+0x44>)
 80005b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005b6:	4a0e      	ldr	r2, [pc, #56]	; (80005f0 <HAL_MspInit+0x44>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6613      	str	r3, [r2, #96]	; 0x60
 80005be:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <HAL_MspInit+0x44>)
 80005c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <HAL_MspInit+0x44>)
 80005cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005ce:	4a08      	ldr	r2, [pc, #32]	; (80005f0 <HAL_MspInit+0x44>)
 80005d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d4:	6593      	str	r3, [r2, #88]	; 0x58
 80005d6:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <HAL_MspInit+0x44>)
 80005d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80005e2:	f000 fc3b 	bl	8000e5c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40021000 	.word	0x40021000

080005f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <NMI_Handler+0x4>

080005fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <HardFault_Handler+0x4>

08000600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000604:	e7fe      	b.n	8000604 <MemManage_Handler+0x4>

08000606 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000606:	b480      	push	{r7}
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800060a:	e7fe      	b.n	800060a <BusFault_Handler+0x4>

0800060c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000610:	e7fe      	b.n	8000610 <UsageFault_Handler+0x4>

08000612 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062e:	b480      	push	{r7}
 8000630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000632:	bf00      	nop
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000640:	f000 f890 	bl	8000764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}

08000648 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800064c:	4b06      	ldr	r3, [pc, #24]	; (8000668 <SystemInit+0x20>)
 800064e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000652:	4a05      	ldr	r2, [pc, #20]	; (8000668 <SystemInit+0x20>)
 8000654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000658:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800066c:	480d      	ldr	r0, [pc, #52]	; (80006a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800066e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000670:	480d      	ldr	r0, [pc, #52]	; (80006a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000672:	490e      	ldr	r1, [pc, #56]	; (80006ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000674:	4a0e      	ldr	r2, [pc, #56]	; (80006b0 <LoopForever+0xe>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000678:	e002      	b.n	8000680 <LoopCopyDataInit>

0800067a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800067a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800067c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800067e:	3304      	adds	r3, #4

08000680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000684:	d3f9      	bcc.n	800067a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000686:	4a0b      	ldr	r2, [pc, #44]	; (80006b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000688:	4c0b      	ldr	r4, [pc, #44]	; (80006b8 <LoopForever+0x16>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800068c:	e001      	b.n	8000692 <LoopFillZerobss>

0800068e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800068e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000690:	3204      	adds	r2, #4

08000692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000694:	d3fb      	bcc.n	800068e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000696:	f7ff ffd7 	bl	8000648 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800069a:	f001 f997 	bl	80019cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800069e:	f7ff fe71 	bl	8000384 <main>

080006a2 <LoopForever>:

LoopForever:
    b LoopForever
 80006a2:	e7fe      	b.n	80006a2 <LoopForever>
  ldr   r0, =_estack
 80006a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ac:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80006b0:	08001a58 	.word	0x08001a58
  ldr r2, =_sbss
 80006b4:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80006b8:	20000100 	.word	0x20000100

080006bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006bc:	e7fe      	b.n	80006bc <ADC1_2_IRQHandler>

080006be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b082      	sub	sp, #8
 80006c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006c4:	2300      	movs	r3, #0
 80006c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c8:	2003      	movs	r0, #3
 80006ca:	f000 f93d 	bl	8000948 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ce:	200f      	movs	r0, #15
 80006d0:	f000 f80e 	bl	80006f0 <HAL_InitTick>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d002      	beq.n	80006e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	71fb      	strb	r3, [r7, #7]
 80006de:	e001      	b.n	80006e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006e0:	f7ff ff64 	bl	80005ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006e4:	79fb      	ldrb	r3, [r7, #7]

}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006f8:	2300      	movs	r3, #0
 80006fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80006fc:	4b16      	ldr	r3, [pc, #88]	; (8000758 <HAL_InitTick+0x68>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d022      	beq.n	800074a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000704:	4b15      	ldr	r3, [pc, #84]	; (800075c <HAL_InitTick+0x6c>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <HAL_InitTick+0x68>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000710:	fbb1 f3f3 	udiv	r3, r1, r3
 8000714:	fbb2 f3f3 	udiv	r3, r2, r3
 8000718:	4618      	mov	r0, r3
 800071a:	f000 f93a 	bl	8000992 <HAL_SYSTICK_Config>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d10f      	bne.n	8000744 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b0f      	cmp	r3, #15
 8000728:	d809      	bhi.n	800073e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800072a:	2200      	movs	r2, #0
 800072c:	6879      	ldr	r1, [r7, #4]
 800072e:	f04f 30ff 	mov.w	r0, #4294967295
 8000732:	f000 f914 	bl	800095e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000736:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <HAL_InitTick+0x70>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	e007      	b.n	800074e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800073e:	2301      	movs	r3, #1
 8000740:	73fb      	strb	r3, [r7, #15]
 8000742:	e004      	b.n	800074e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e001      	b.n	800074e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800074e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000028 	.word	0x20000028
 800075c:	20000020 	.word	0x20000020
 8000760:	20000024 	.word	0x20000024

08000764 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <HAL_IncTick+0x1c>)
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <HAL_IncTick+0x20>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4413      	add	r3, r2
 8000772:	4a03      	ldr	r2, [pc, #12]	; (8000780 <HAL_IncTick+0x1c>)
 8000774:	6013      	str	r3, [r2, #0]
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	200000fc 	.word	0x200000fc
 8000784:	20000028 	.word	0x20000028

08000788 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  return uwTick;
 800078c:	4b03      	ldr	r3, [pc, #12]	; (800079c <HAL_GetTick+0x14>)
 800078e:	681b      	ldr	r3, [r3, #0]
}
 8000790:	4618      	mov	r0, r3
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	200000fc 	.word	0x200000fc

080007a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007a8:	f7ff ffee 	bl	8000788 <HAL_GetTick>
 80007ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007b8:	d004      	beq.n	80007c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80007ba:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <HAL_Delay+0x40>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	68fa      	ldr	r2, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007c4:	bf00      	nop
 80007c6:	f7ff ffdf 	bl	8000788 <HAL_GetTick>
 80007ca:	4602      	mov	r2, r0
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	68fa      	ldr	r2, [r7, #12]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d8f7      	bhi.n	80007c6 <HAL_Delay+0x26>
  {
  }
}
 80007d6:	bf00      	nop
 80007d8:	bf00      	nop
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000028 	.word	0x20000028

080007e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800080c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000816:	4a04      	ldr	r2, [pc, #16]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	60d3      	str	r3, [r2, #12]
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000830:	4b04      	ldr	r3, [pc, #16]	; (8000844 <__NVIC_GetPriorityGrouping+0x18>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	f003 0307 	and.w	r3, r3, #7
}
 800083a:	4618      	mov	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	6039      	str	r1, [r7, #0]
 8000852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000858:	2b00      	cmp	r3, #0
 800085a:	db0a      	blt.n	8000872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	b2da      	uxtb	r2, r3
 8000860:	490c      	ldr	r1, [pc, #48]	; (8000894 <__NVIC_SetPriority+0x4c>)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	0112      	lsls	r2, r2, #4
 8000868:	b2d2      	uxtb	r2, r2
 800086a:	440b      	add	r3, r1
 800086c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000870:	e00a      	b.n	8000888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	b2da      	uxtb	r2, r3
 8000876:	4908      	ldr	r1, [pc, #32]	; (8000898 <__NVIC_SetPriority+0x50>)
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	f003 030f 	and.w	r3, r3, #15
 800087e:	3b04      	subs	r3, #4
 8000880:	0112      	lsls	r2, r2, #4
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	440b      	add	r3, r1
 8000886:	761a      	strb	r2, [r3, #24]
}
 8000888:	bf00      	nop
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000e100 	.word	0xe000e100
 8000898:	e000ed00 	.word	0xe000ed00

0800089c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089c:	b480      	push	{r7}
 800089e:	b089      	sub	sp, #36	; 0x24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	60f8      	str	r0, [r7, #12]
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	f003 0307 	and.w	r3, r3, #7
 80008ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008b0:	69fb      	ldr	r3, [r7, #28]
 80008b2:	f1c3 0307 	rsb	r3, r3, #7
 80008b6:	2b04      	cmp	r3, #4
 80008b8:	bf28      	it	cs
 80008ba:	2304      	movcs	r3, #4
 80008bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008be:	69fb      	ldr	r3, [r7, #28]
 80008c0:	3304      	adds	r3, #4
 80008c2:	2b06      	cmp	r3, #6
 80008c4:	d902      	bls.n	80008cc <NVIC_EncodePriority+0x30>
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	3b03      	subs	r3, #3
 80008ca:	e000      	b.n	80008ce <NVIC_EncodePriority+0x32>
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d0:	f04f 32ff 	mov.w	r2, #4294967295
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	43da      	mvns	r2, r3
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	401a      	ands	r2, r3
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e4:	f04f 31ff 	mov.w	r1, #4294967295
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	fa01 f303 	lsl.w	r3, r1, r3
 80008ee:	43d9      	mvns	r1, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f4:	4313      	orrs	r3, r2
         );
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3724      	adds	r7, #36	; 0x24
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
	...

08000904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3b01      	subs	r3, #1
 8000910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000914:	d301      	bcc.n	800091a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000916:	2301      	movs	r3, #1
 8000918:	e00f      	b.n	800093a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800091a:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <SysTick_Config+0x40>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3b01      	subs	r3, #1
 8000920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000922:	210f      	movs	r1, #15
 8000924:	f04f 30ff 	mov.w	r0, #4294967295
 8000928:	f7ff ff8e 	bl	8000848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <SysTick_Config+0x40>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000932:	4b04      	ldr	r3, [pc, #16]	; (8000944 <SysTick_Config+0x40>)
 8000934:	2207      	movs	r2, #7
 8000936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	e000e010 	.word	0xe000e010

08000948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff ff47 	bl	80007e4 <__NVIC_SetPriorityGrouping>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b086      	sub	sp, #24
 8000962:	af00      	add	r7, sp, #0
 8000964:	4603      	mov	r3, r0
 8000966:	60b9      	str	r1, [r7, #8]
 8000968:	607a      	str	r2, [r7, #4]
 800096a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800096c:	f7ff ff5e 	bl	800082c <__NVIC_GetPriorityGrouping>
 8000970:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	68b9      	ldr	r1, [r7, #8]
 8000976:	6978      	ldr	r0, [r7, #20]
 8000978:	f7ff ff90 	bl	800089c <NVIC_EncodePriority>
 800097c:	4602      	mov	r2, r0
 800097e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000982:	4611      	mov	r1, r2
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff5f 	bl	8000848 <__NVIC_SetPriority>
}
 800098a:	bf00      	nop
 800098c:	3718      	adds	r7, #24
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ffb2 	bl	8000904 <SysTick_Config>
 80009a0:	4603      	mov	r3, r0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b087      	sub	sp, #28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80009ba:	e15a      	b.n	8000c72 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	2101      	movs	r1, #1
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	fa01 f303 	lsl.w	r3, r1, r3
 80009c8:	4013      	ands	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	f000 814c 	beq.w	8000c6c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d00b      	beq.n	80009f4 <HAL_GPIO_Init+0x48>
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d007      	beq.n	80009f4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009e8:	2b11      	cmp	r3, #17
 80009ea:	d003      	beq.n	80009f4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	2b12      	cmp	r3, #18
 80009f2:	d130      	bne.n	8000a56 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	2203      	movs	r2, #3
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	43db      	mvns	r3, r3
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	68da      	ldr	r2, [r3, #12]
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	091b      	lsrs	r3, r3, #4
 8000a40:	f003 0201 	and.w	r2, r3, #1
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	2203      	movs	r2, #3
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d003      	beq.n	8000a96 <HAL_GPIO_Init+0xea>
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2b12      	cmp	r3, #18
 8000a94:	d123      	bne.n	8000ade <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	08da      	lsrs	r2, r3, #3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	3208      	adds	r2, #8
 8000a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	220f      	movs	r2, #15
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	691a      	ldr	r2, [r3, #16]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	f003 0307 	and.w	r3, r3, #7
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	08da      	lsrs	r2, r3, #3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3208      	adds	r2, #8
 8000ad8:	6939      	ldr	r1, [r7, #16]
 8000ada:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	2203      	movs	r2, #3
 8000aea:	fa02 f303 	lsl.w	r3, r2, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f003 0203 	and.w	r2, r3, #3
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f000 80a6 	beq.w	8000c6c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b20:	4b5b      	ldr	r3, [pc, #364]	; (8000c90 <HAL_GPIO_Init+0x2e4>)
 8000b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b24:	4a5a      	ldr	r2, [pc, #360]	; (8000c90 <HAL_GPIO_Init+0x2e4>)
 8000b26:	f043 0301 	orr.w	r3, r3, #1
 8000b2a:	6613      	str	r3, [r2, #96]	; 0x60
 8000b2c:	4b58      	ldr	r3, [pc, #352]	; (8000c90 <HAL_GPIO_Init+0x2e4>)
 8000b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b38:	4a56      	ldr	r2, [pc, #344]	; (8000c94 <HAL_GPIO_Init+0x2e8>)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	089b      	lsrs	r3, r3, #2
 8000b3e:	3302      	adds	r3, #2
 8000b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	f003 0303 	and.w	r3, r3, #3
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	220f      	movs	r2, #15
 8000b50:	fa02 f303 	lsl.w	r3, r2, r3
 8000b54:	43db      	mvns	r3, r3
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b62:	d01f      	beq.n	8000ba4 <HAL_GPIO_Init+0x1f8>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a4c      	ldr	r2, [pc, #304]	; (8000c98 <HAL_GPIO_Init+0x2ec>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d019      	beq.n	8000ba0 <HAL_GPIO_Init+0x1f4>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a4b      	ldr	r2, [pc, #300]	; (8000c9c <HAL_GPIO_Init+0x2f0>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d013      	beq.n	8000b9c <HAL_GPIO_Init+0x1f0>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a4a      	ldr	r2, [pc, #296]	; (8000ca0 <HAL_GPIO_Init+0x2f4>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d00d      	beq.n	8000b98 <HAL_GPIO_Init+0x1ec>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4a49      	ldr	r2, [pc, #292]	; (8000ca4 <HAL_GPIO_Init+0x2f8>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d007      	beq.n	8000b94 <HAL_GPIO_Init+0x1e8>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a48      	ldr	r2, [pc, #288]	; (8000ca8 <HAL_GPIO_Init+0x2fc>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d101      	bne.n	8000b90 <HAL_GPIO_Init+0x1e4>
 8000b8c:	2305      	movs	r3, #5
 8000b8e:	e00a      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000b90:	2306      	movs	r3, #6
 8000b92:	e008      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000b94:	2304      	movs	r3, #4
 8000b96:	e006      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000b98:	2303      	movs	r3, #3
 8000b9a:	e004      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	e002      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e000      	b.n	8000ba6 <HAL_GPIO_Init+0x1fa>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	697a      	ldr	r2, [r7, #20]
 8000ba8:	f002 0203 	and.w	r2, r2, #3
 8000bac:	0092      	lsls	r2, r2, #2
 8000bae:	4093      	lsls	r3, r2
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bb6:	4937      	ldr	r1, [pc, #220]	; (8000c94 <HAL_GPIO_Init+0x2e8>)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	089b      	lsrs	r3, r3, #2
 8000bbc:	3302      	adds	r3, #2
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000bc4:	4b39      	ldr	r3, [pc, #228]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d003      	beq.n	8000be8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000be8:	4a30      	ldr	r2, [pc, #192]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000bee:	4b2f      	ldr	r3, [pc, #188]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d003      	beq.n	8000c12 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c12:	4a26      	ldr	r2, [pc, #152]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c18:	4b24      	ldr	r3, [pc, #144]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c42:	4b1a      	ldr	r3, [pc, #104]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000c44:	68db      	ldr	r3, [r3, #12]
 8000c46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d003      	beq.n	8000c66 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c66:	4a11      	ldr	r2, [pc, #68]	; (8000cac <HAL_GPIO_Init+0x300>)
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	fa22 f303 	lsr.w	r3, r2, r3
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	f47f ae9d 	bne.w	80009bc <HAL_GPIO_Init+0x10>
  }
}
 8000c82:	bf00      	nop
 8000c84:	bf00      	nop
 8000c86:	371c      	adds	r7, #28
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000
 8000c98:	48000400 	.word	0x48000400
 8000c9c:	48000800 	.word	0x48000800
 8000ca0:	48000c00 	.word	0x48000c00
 8000ca4:	48001000 	.word	0x48001000
 8000ca8:	48001400 	.word	0x48001400
 8000cac:	40010400 	.word	0x40010400

08000cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	460b      	mov	r3, r1
 8000cba:	807b      	strh	r3, [r7, #2]
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc0:	787b      	ldrb	r3, [r7, #1]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cc6:	887a      	ldrh	r2, [r7, #2]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ccc:	e002      	b.n	8000cd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cce:	887a      	ldrh	r2, [r7, #2]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	460b      	mov	r3, r1
 8000cea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	695b      	ldr	r3, [r3, #20]
 8000cf0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cf2:	887a      	ldrh	r2, [r7, #2]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	041a      	lsls	r2, r3, #16
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	43d9      	mvns	r1, r3
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	400b      	ands	r3, r1
 8000d02:	431a      	orrs	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	619a      	str	r2, [r3, #24]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d141      	bne.n	8000da6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d22:	4b4b      	ldr	r3, [pc, #300]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d2e:	d131      	bne.n	8000d94 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d30:	4b47      	ldr	r3, [pc, #284]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d36:	4a46      	ldr	r2, [pc, #280]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d3c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d40:	4b43      	ldr	r3, [pc, #268]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d48:	4a41      	ldr	r2, [pc, #260]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d50:	4b40      	ldr	r3, [pc, #256]	; (8000e54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2232      	movs	r2, #50	; 0x32
 8000d56:	fb02 f303 	mul.w	r3, r2, r3
 8000d5a:	4a3f      	ldr	r2, [pc, #252]	; (8000e58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d60:	0c9b      	lsrs	r3, r3, #18
 8000d62:	3301      	adds	r3, #1
 8000d64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d66:	e002      	b.n	8000d6e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d6e:	4b38      	ldr	r3, [pc, #224]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d7a:	d102      	bne.n	8000d82 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1f2      	bne.n	8000d68 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d82:	4b33      	ldr	r3, [pc, #204]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d8e:	d158      	bne.n	8000e42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000d90:	2303      	movs	r3, #3
 8000d92:	e057      	b.n	8000e44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d94:	4b2e      	ldr	r3, [pc, #184]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d9a:	4a2d      	ldr	r2, [pc, #180]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000da0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000da4:	e04d      	b.n	8000e42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000dac:	d141      	bne.n	8000e32 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000dae:	4b28      	ldr	r3, [pc, #160]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000dba:	d131      	bne.n	8000e20 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000dbc:	4b24      	ldr	r3, [pc, #144]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dc2:	4a23      	ldr	r2, [pc, #140]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dcc:	4b20      	ldr	r3, [pc, #128]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000dd4:	4a1e      	ldr	r2, [pc, #120]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2232      	movs	r2, #50	; 0x32
 8000de2:	fb02 f303 	mul.w	r3, r2, r3
 8000de6:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000de8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dec:	0c9b      	lsrs	r3, r3, #18
 8000dee:	3301      	adds	r3, #1
 8000df0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000df2:	e002      	b.n	8000dfa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e06:	d102      	bne.n	8000e0e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f2      	bne.n	8000df4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e1a:	d112      	bne.n	8000e42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	e011      	b.n	8000e44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e26:	4a0a      	ldr	r2, [pc, #40]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000e30:	e007      	b.n	8000e42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e32:	4b07      	ldr	r3, [pc, #28]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000e3a:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000e3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e40:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	40007000 	.word	0x40007000
 8000e54:	20000020 	.word	0x20000020
 8000e58:	431bde83 	.word	0x431bde83

08000e5c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000e66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e6a:	6093      	str	r3, [r2, #8]
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40007000 	.word	0x40007000

08000e7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d101      	bne.n	8000e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e308      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d075      	beq.n	8000f86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e9a:	4ba3      	ldr	r3, [pc, #652]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 030c 	and.w	r3, r3, #12
 8000ea2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ea4:	4ba0      	ldr	r3, [pc, #640]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	2b0c      	cmp	r3, #12
 8000eb2:	d102      	bne.n	8000eba <HAL_RCC_OscConfig+0x3e>
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	d002      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x44>
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	2b08      	cmp	r3, #8
 8000ebe:	d10b      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec0:	4b99      	ldr	r3, [pc, #612]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d05b      	beq.n	8000f84 <HAL_RCC_OscConfig+0x108>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d157      	bne.n	8000f84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e2e3      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ee0:	d106      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x74>
 8000ee2:	4b91      	ldr	r3, [pc, #580]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a90      	ldr	r2, [pc, #576]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e01d      	b.n	8000f2c <HAL_RCC_OscConfig+0xb0>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ef8:	d10c      	bne.n	8000f14 <HAL_RCC_OscConfig+0x98>
 8000efa:	4b8b      	ldr	r3, [pc, #556]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a8a      	ldr	r2, [pc, #552]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	4b88      	ldr	r3, [pc, #544]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a87      	ldr	r2, [pc, #540]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	e00b      	b.n	8000f2c <HAL_RCC_OscConfig+0xb0>
 8000f14:	4b84      	ldr	r3, [pc, #528]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a83      	ldr	r2, [pc, #524]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f1e:	6013      	str	r3, [r2, #0]
 8000f20:	4b81      	ldr	r3, [pc, #516]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a80      	ldr	r2, [pc, #512]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d013      	beq.n	8000f5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f34:	f7ff fc28 	bl	8000788 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f3c:	f7ff fc24 	bl	8000788 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b64      	cmp	r3, #100	; 0x64
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e2a8      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f4e:	4b76      	ldr	r3, [pc, #472]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0f0      	beq.n	8000f3c <HAL_RCC_OscConfig+0xc0>
 8000f5a:	e014      	b.n	8000f86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f5c:	f7ff fc14 	bl	8000788 <HAL_GetTick>
 8000f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f64:	f7ff fc10 	bl	8000788 <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b64      	cmp	r3, #100	; 0x64
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e294      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f76:	4b6c      	ldr	r3, [pc, #432]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1f0      	bne.n	8000f64 <HAL_RCC_OscConfig+0xe8>
 8000f82:	e000      	b.n	8000f86 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d075      	beq.n	800107e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f92:	4b65      	ldr	r3, [pc, #404]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f003 030c 	and.w	r3, r3, #12
 8000f9a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f9c:	4b62      	ldr	r3, [pc, #392]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	f003 0303 	and.w	r3, r3, #3
 8000fa4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	2b0c      	cmp	r3, #12
 8000faa:	d102      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x136>
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d002      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x13c>
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	2b04      	cmp	r3, #4
 8000fb6:	d11f      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fb8:	4b5b      	ldr	r3, [pc, #364]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d005      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x154>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d101      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e267      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd0:	4b55      	ldr	r3, [pc, #340]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	061b      	lsls	r3, r3, #24
 8000fde:	4952      	ldr	r1, [pc, #328]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fe4:	4b51      	ldr	r3, [pc, #324]	; (800112c <HAL_RCC_OscConfig+0x2b0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fb81 	bl	80006f0 <HAL_InitTick>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d043      	beq.n	800107c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e253      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d023      	beq.n	8001048 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001000:	4b49      	ldr	r3, [pc, #292]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a48      	ldr	r2, [pc, #288]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800100a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800100c:	f7ff fbbc 	bl	8000788 <HAL_GetTick>
 8001010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001014:	f7ff fbb8 	bl	8000788 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e23c      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001026:	4b40      	ldr	r3, [pc, #256]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0f0      	beq.n	8001014 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001032:	4b3d      	ldr	r3, [pc, #244]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	061b      	lsls	r3, r3, #24
 8001040:	4939      	ldr	r1, [pc, #228]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001042:	4313      	orrs	r3, r2
 8001044:	604b      	str	r3, [r1, #4]
 8001046:	e01a      	b.n	800107e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001048:	4b37      	ldr	r3, [pc, #220]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a36      	ldr	r2, [pc, #216]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 800104e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001052:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001054:	f7ff fb98 	bl	8000788 <HAL_GetTick>
 8001058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800105a:	e008      	b.n	800106e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800105c:	f7ff fb94 	bl	8000788 <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d901      	bls.n	800106e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e218      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800106e:	4b2e      	ldr	r3, [pc, #184]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001076:	2b00      	cmp	r3, #0
 8001078:	d1f0      	bne.n	800105c <HAL_RCC_OscConfig+0x1e0>
 800107a:	e000      	b.n	800107e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800107c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0308 	and.w	r3, r3, #8
 8001086:	2b00      	cmp	r3, #0
 8001088:	d03c      	beq.n	8001104 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d01c      	beq.n	80010cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001092:	4b25      	ldr	r3, [pc, #148]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001094:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001098:	4a23      	ldr	r2, [pc, #140]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010a2:	f7ff fb71 	bl	8000788 <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010aa:	f7ff fb6d 	bl	8000788 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e1f1      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010bc:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 80010be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0ef      	beq.n	80010aa <HAL_RCC_OscConfig+0x22e>
 80010ca:	e01b      	b.n	8001104 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010cc:	4b16      	ldr	r3, [pc, #88]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 80010ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010d2:	4a15      	ldr	r2, [pc, #84]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010dc:	f7ff fb54 	bl	8000788 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e4:	f7ff fb50 	bl	8000788 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e1d4      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 80010f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1ef      	bne.n	80010e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0304 	and.w	r3, r3, #4
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80ab 	beq.w	8001268 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <HAL_RCC_OscConfig+0x2ac>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800111a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d106      	bne.n	8001130 <HAL_RCC_OscConfig+0x2b4>
 8001122:	2301      	movs	r3, #1
 8001124:	e005      	b.n	8001132 <HAL_RCC_OscConfig+0x2b6>
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000
 800112c:	20000024 	.word	0x20000024
 8001130:	2300      	movs	r3, #0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00d      	beq.n	8001152 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	4baf      	ldr	r3, [pc, #700]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113a:	4aae      	ldr	r2, [pc, #696]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001140:	6593      	str	r3, [r2, #88]	; 0x58
 8001142:	4bac      	ldr	r3, [pc, #688]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800114e:	2301      	movs	r3, #1
 8001150:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001152:	4ba9      	ldr	r3, [pc, #676]	; (80013f8 <HAL_RCC_OscConfig+0x57c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115a:	2b00      	cmp	r3, #0
 800115c:	d118      	bne.n	8001190 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800115e:	4ba6      	ldr	r3, [pc, #664]	; (80013f8 <HAL_RCC_OscConfig+0x57c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4aa5      	ldr	r2, [pc, #660]	; (80013f8 <HAL_RCC_OscConfig+0x57c>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800116a:	f7ff fb0d 	bl	8000788 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001170:	e008      	b.n	8001184 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001172:	f7ff fb09 	bl	8000788 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d901      	bls.n	8001184 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e18d      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001184:	4b9c      	ldr	r3, [pc, #624]	; (80013f8 <HAL_RCC_OscConfig+0x57c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d108      	bne.n	80011aa <HAL_RCC_OscConfig+0x32e>
 8001198:	4b96      	ldr	r3, [pc, #600]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800119a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800119e:	4a95      	ldr	r2, [pc, #596]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011a8:	e024      	b.n	80011f4 <HAL_RCC_OscConfig+0x378>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	2b05      	cmp	r3, #5
 80011b0:	d110      	bne.n	80011d4 <HAL_RCC_OscConfig+0x358>
 80011b2:	4b90      	ldr	r3, [pc, #576]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011b8:	4a8e      	ldr	r2, [pc, #568]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011ba:	f043 0304 	orr.w	r3, r3, #4
 80011be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011c2:	4b8c      	ldr	r3, [pc, #560]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011c8:	4a8a      	ldr	r2, [pc, #552]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011d2:	e00f      	b.n	80011f4 <HAL_RCC_OscConfig+0x378>
 80011d4:	4b87      	ldr	r3, [pc, #540]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011da:	4a86      	ldr	r2, [pc, #536]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011dc:	f023 0301 	bic.w	r3, r3, #1
 80011e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011e4:	4b83      	ldr	r3, [pc, #524]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ea:	4a82      	ldr	r2, [pc, #520]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80011ec:	f023 0304 	bic.w	r3, r3, #4
 80011f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d016      	beq.n	800122a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011fc:	f7ff fac4 	bl	8000788 <HAL_GetTick>
 8001200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001202:	e00a      	b.n	800121a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001204:	f7ff fac0 	bl	8000788 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001212:	4293      	cmp	r3, r2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e142      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800121a:	4b76      	ldr	r3, [pc, #472]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800121c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001220:	f003 0302 	and.w	r3, r3, #2
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0ed      	beq.n	8001204 <HAL_RCC_OscConfig+0x388>
 8001228:	e015      	b.n	8001256 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800122a:	f7ff faad 	bl	8000788 <HAL_GetTick>
 800122e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001230:	e00a      	b.n	8001248 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001232:	f7ff faa9 	bl	8000788 <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001240:	4293      	cmp	r3, r2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e12b      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001248:	4b6a      	ldr	r3, [pc, #424]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800124a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1ed      	bne.n	8001232 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001256:	7ffb      	ldrb	r3, [r7, #31]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d105      	bne.n	8001268 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800125c:	4b65      	ldr	r3, [pc, #404]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800125e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001260:	4a64      	ldr	r2, [pc, #400]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001262:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001266:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0320 	and.w	r3, r3, #32
 8001270:	2b00      	cmp	r3, #0
 8001272:	d03c      	beq.n	80012ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d01c      	beq.n	80012b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800127c:	4b5d      	ldr	r3, [pc, #372]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800127e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001282:	4a5c      	ldr	r2, [pc, #368]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800128c:	f7ff fa7c 	bl	8000788 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001294:	f7ff fa78 	bl	8000788 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e0fc      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80012a6:	4b53      	ldr	r3, [pc, #332]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80012a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0ef      	beq.n	8001294 <HAL_RCC_OscConfig+0x418>
 80012b4:	e01b      	b.n	80012ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80012b6:	4b4f      	ldr	r3, [pc, #316]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80012b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80012bc:	4a4d      	ldr	r2, [pc, #308]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80012be:	f023 0301 	bic.w	r3, r3, #1
 80012c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c6:	f7ff fa5f 	bl	8000788 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80012ce:	f7ff fa5b 	bl	8000788 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e0df      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80012e0:	4b44      	ldr	r3, [pc, #272]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80012e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1ef      	bne.n	80012ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 80d3 	beq.w	800149e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012f8:	4b3e      	ldr	r3, [pc, #248]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 030c 	and.w	r3, r3, #12
 8001300:	2b0c      	cmp	r3, #12
 8001302:	f000 808d 	beq.w	8001420 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	2b02      	cmp	r3, #2
 800130c:	d15a      	bne.n	80013c4 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130e:	4b39      	ldr	r3, [pc, #228]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a38      	ldr	r2, [pc, #224]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131a:	f7ff fa35 	bl	8000788 <HAL_GetTick>
 800131e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001322:	f7ff fa31 	bl	8000788 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e0b5      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001334:	4b2f      	ldr	r3, [pc, #188]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d1f0      	bne.n	8001322 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001340:	4b2c      	ldr	r3, [pc, #176]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001342:	68da      	ldr	r2, [r3, #12]
 8001344:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <HAL_RCC_OscConfig+0x580>)
 8001346:	4013      	ands	r3, r2
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	6a11      	ldr	r1, [r2, #32]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001350:	3a01      	subs	r2, #1
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	4311      	orrs	r1, r2
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800135a:	0212      	lsls	r2, r2, #8
 800135c:	4311      	orrs	r1, r2
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001362:	0852      	lsrs	r2, r2, #1
 8001364:	3a01      	subs	r2, #1
 8001366:	0552      	lsls	r2, r2, #21
 8001368:	4311      	orrs	r1, r2
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800136e:	0852      	lsrs	r2, r2, #1
 8001370:	3a01      	subs	r2, #1
 8001372:	0652      	lsls	r2, r2, #25
 8001374:	4311      	orrs	r1, r2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800137a:	06d2      	lsls	r2, r2, #27
 800137c:	430a      	orrs	r2, r1
 800137e:	491d      	ldr	r1, [pc, #116]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001380:	4313      	orrs	r3, r2
 8001382:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a1a      	ldr	r2, [pc, #104]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 800138a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800138e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001390:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	4a17      	ldr	r2, [pc, #92]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 8001396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800139a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139c:	f7ff f9f4 	bl	8000788 <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a4:	f7ff f9f0 	bl	8000788 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e074      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013b6:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d0f0      	beq.n	80013a4 <HAL_RCC_OscConfig+0x528>
 80013c2:	e06c      	b.n	800149e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013ce:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80013d0:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013d6:	f023 0303 	bic.w	r3, r3, #3
 80013da:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <HAL_RCC_OscConfig+0x578>)
 80013e2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80013e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff f9cc 	bl	8000788 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013f2:	e00e      	b.n	8001412 <HAL_RCC_OscConfig+0x596>
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40007000 	.word	0x40007000
 80013fc:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001400:	f7ff f9c2 	bl	8000788 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e046      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001412:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <HAL_RCC_OscConfig+0x62c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f0      	bne.n	8001400 <HAL_RCC_OscConfig+0x584>
 800141e:	e03e      	b.n	800149e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d101      	bne.n	800142c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e039      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <HAL_RCC_OscConfig+0x62c>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f003 0203 	and.w	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	429a      	cmp	r2, r3
 800143e:	d12c      	bne.n	800149a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144a:	3b01      	subs	r3, #1
 800144c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800144e:	429a      	cmp	r2, r3
 8001450:	d123      	bne.n	800149a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800145c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800145e:	429a      	cmp	r2, r3
 8001460:	d11b      	bne.n	800149a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800146e:	429a      	cmp	r2, r3
 8001470:	d113      	bne.n	800149a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147c:	085b      	lsrs	r3, r3, #1
 800147e:	3b01      	subs	r3, #1
 8001480:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001482:	429a      	cmp	r2, r3
 8001484:	d109      	bne.n	800149a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001490:	085b      	lsrs	r3, r3, #1
 8001492:	3b01      	subs	r3, #1
 8001494:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001496:	429a      	cmp	r2, r3
 8001498:	d001      	beq.n	800149e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e000      	b.n	80014a0 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000

080014ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e11e      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014c4:	4b91      	ldr	r3, [pc, #580]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 030f 	and.w	r3, r3, #15
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d910      	bls.n	80014f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d2:	4b8e      	ldr	r3, [pc, #568]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 020f 	bic.w	r2, r3, #15
 80014da:	498c      	ldr	r1, [pc, #560]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	4313      	orrs	r3, r2
 80014e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e2:	4b8a      	ldr	r3, [pc, #552]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d001      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e106      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d073      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d129      	bne.n	800155c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001508:	4b81      	ldr	r3, [pc, #516]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d101      	bne.n	8001518 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e0f4      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001518:	f000 f966 	bl	80017e8 <RCC_GetSysClockFreqFromPLLSource>
 800151c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4a7c      	ldr	r2, [pc, #496]	; (8001714 <HAL_RCC_ClockConfig+0x268>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d93f      	bls.n	80015a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001526:	4b7a      	ldr	r3, [pc, #488]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d009      	beq.n	8001546 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800153a:	2b00      	cmp	r3, #0
 800153c:	d033      	beq.n	80015a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001542:	2b00      	cmp	r3, #0
 8001544:	d12f      	bne.n	80015a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001546:	4b72      	ldr	r3, [pc, #456]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800154e:	4a70      	ldr	r2, [pc, #448]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001554:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001556:	2380      	movs	r3, #128	; 0x80
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	e024      	b.n	80015a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2b02      	cmp	r3, #2
 8001562:	d107      	bne.n	8001574 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001564:	4b6a      	ldr	r3, [pc, #424]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d109      	bne.n	8001584 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e0c6      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001574:	4b66      	ldr	r3, [pc, #408]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800157c:	2b00      	cmp	r3, #0
 800157e:	d101      	bne.n	8001584 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0be      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001584:	f000 f8ce 	bl	8001724 <HAL_RCC_GetSysClockFreq>
 8001588:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4a61      	ldr	r2, [pc, #388]	; (8001714 <HAL_RCC_ClockConfig+0x268>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d909      	bls.n	80015a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001592:	4b5f      	ldr	r3, [pc, #380]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800159a:	4a5d      	ldr	r2, [pc, #372]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80015a6:	4b5a      	ldr	r3, [pc, #360]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f023 0203 	bic.w	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	4957      	ldr	r1, [pc, #348]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015b8:	f7ff f8e6 	bl	8000788 <HAL_GetTick>
 80015bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015be:	e00a      	b.n	80015d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c0:	f7ff f8e2 	bl	8000788 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e095      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015d6:	4b4e      	ldr	r3, [pc, #312]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 020c 	and.w	r2, r3, #12
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d1eb      	bne.n	80015c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d023      	beq.n	800163c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d005      	beq.n	800160c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001600:	4b43      	ldr	r3, [pc, #268]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	4a42      	ldr	r2, [pc, #264]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001606:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800160a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	2b00      	cmp	r3, #0
 8001616:	d007      	beq.n	8001628 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001618:	4b3d      	ldr	r3, [pc, #244]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001620:	4a3b      	ldr	r2, [pc, #236]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001622:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001626:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001628:	4b39      	ldr	r3, [pc, #228]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4936      	ldr	r1, [pc, #216]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001636:	4313      	orrs	r3, r2
 8001638:	608b      	str	r3, [r1, #8]
 800163a:	e008      	b.n	800164e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b80      	cmp	r3, #128	; 0x80
 8001640:	d105      	bne.n	800164e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001642:	4b33      	ldr	r3, [pc, #204]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	4a32      	ldr	r2, [pc, #200]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 8001648:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800164c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800164e:	4b2f      	ldr	r3, [pc, #188]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d21d      	bcs.n	8001698 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f023 020f 	bic.w	r2, r3, #15
 8001664:	4929      	ldr	r1, [pc, #164]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	4313      	orrs	r3, r2
 800166a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800166c:	f7ff f88c 	bl	8000788 <HAL_GetTick>
 8001670:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001672:	e00a      	b.n	800168a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001674:	f7ff f888 	bl	8000788 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001682:	4293      	cmp	r3, r2
 8001684:	d901      	bls.n	800168a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e03b      	b.n	8001702 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b20      	ldr	r3, [pc, #128]	; (800170c <HAL_RCC_ClockConfig+0x260>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d1ed      	bne.n	8001674 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a4:	4b1a      	ldr	r3, [pc, #104]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4917      	ldr	r1, [pc, #92]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016c2:	4b13      	ldr	r3, [pc, #76]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	490f      	ldr	r1, [pc, #60]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016d6:	f000 f825 	bl	8001724 <HAL_RCC_GetSysClockFreq>
 80016da:	4602      	mov	r2, r0
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <HAL_RCC_ClockConfig+0x264>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	490c      	ldr	r1, [pc, #48]	; (8001718 <HAL_RCC_ClockConfig+0x26c>)
 80016e8:	5ccb      	ldrb	r3, [r1, r3]
 80016ea:	f003 031f 	and.w	r3, r3, #31
 80016ee:	fa22 f303 	lsr.w	r3, r2, r3
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <HAL_RCC_ClockConfig+0x270>)
 80016f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80016f6:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <HAL_RCC_ClockConfig+0x274>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fff8 	bl	80006f0 <HAL_InitTick>
 8001700:	4603      	mov	r3, r0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000
 8001710:	40021000 	.word	0x40021000
 8001714:	04c4b400 	.word	0x04c4b400
 8001718:	08001a3c 	.word	0x08001a3c
 800171c:	20000020 	.word	0x20000020
 8001720:	20000024 	.word	0x20000024

08001724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 030c 	and.w	r3, r3, #12
 8001732:	2b04      	cmp	r3, #4
 8001734:	d102      	bne.n	800173c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001736:	4b2a      	ldr	r3, [pc, #168]	; (80017e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	e047      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800173c:	4b27      	ldr	r3, [pc, #156]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f003 030c 	and.w	r3, r3, #12
 8001744:	2b08      	cmp	r3, #8
 8001746:	d102      	bne.n	800174e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001748:	4b26      	ldr	r3, [pc, #152]	; (80017e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	e03e      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 030c 	and.w	r3, r3, #12
 8001756:	2b0c      	cmp	r3, #12
 8001758:	d136      	bne.n	80017c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800175a:	4b20      	ldr	r3, [pc, #128]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	f003 0303 	and.w	r3, r3, #3
 8001762:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001764:	4b1d      	ldr	r3, [pc, #116]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	091b      	lsrs	r3, r3, #4
 800176a:	f003 030f 	and.w	r3, r3, #15
 800176e:	3301      	adds	r3, #1
 8001770:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2b03      	cmp	r3, #3
 8001776:	d10c      	bne.n	8001792 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001778:	4a1a      	ldr	r2, [pc, #104]	; (80017e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001780:	4a16      	ldr	r2, [pc, #88]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001782:	68d2      	ldr	r2, [r2, #12]
 8001784:	0a12      	lsrs	r2, r2, #8
 8001786:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800178a:	fb02 f303 	mul.w	r3, r2, r3
 800178e:	617b      	str	r3, [r7, #20]
      break;
 8001790:	e00c      	b.n	80017ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001792:	4a13      	ldr	r2, [pc, #76]	; (80017e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	4a10      	ldr	r2, [pc, #64]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800179c:	68d2      	ldr	r2, [r2, #12]
 800179e:	0a12      	lsrs	r2, r2, #8
 80017a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80017a4:	fb02 f303 	mul.w	r3, r2, r3
 80017a8:	617b      	str	r3, [r7, #20]
      break;
 80017aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80017ac:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <HAL_RCC_GetSysClockFreq+0xb8>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	0e5b      	lsrs	r3, r3, #25
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	3301      	adds	r3, #1
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	e001      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80017cc:	693b      	ldr	r3, [r7, #16]
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	00f42400 	.word	0x00f42400
 80017e4:	007a1200 	.word	0x007a1200

080017e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	f003 0303 	and.w	r3, r3, #3
 80017f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	091b      	lsrs	r3, r3, #4
 80017fe:	f003 030f 	and.w	r3, r3, #15
 8001802:	3301      	adds	r3, #1
 8001804:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	2b03      	cmp	r3, #3
 800180a:	d10c      	bne.n	8001826 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800180c:	4a17      	ldr	r2, [pc, #92]	; (800186c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	fbb2 f3f3 	udiv	r3, r2, r3
 8001814:	4a14      	ldr	r2, [pc, #80]	; (8001868 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001816:	68d2      	ldr	r2, [r2, #12]
 8001818:	0a12      	lsrs	r2, r2, #8
 800181a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800181e:	fb02 f303 	mul.w	r3, r2, r3
 8001822:	617b      	str	r3, [r7, #20]
    break;
 8001824:	e00c      	b.n	8001840 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001826:	4a12      	ldr	r2, [pc, #72]	; (8001870 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001830:	68d2      	ldr	r2, [r2, #12]
 8001832:	0a12      	lsrs	r2, r2, #8
 8001834:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001838:	fb02 f303 	mul.w	r3, r2, r3
 800183c:	617b      	str	r3, [r7, #20]
    break;
 800183e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0e5b      	lsrs	r3, r3, #25
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	3301      	adds	r3, #1
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	fbb2 f3f3 	udiv	r3, r2, r3
 8001858:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800185a:	687b      	ldr	r3, [r7, #4]
}
 800185c:	4618      	mov	r0, r3
 800185e:	371c      	adds	r7, #28
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	40021000 	.word	0x40021000
 800186c:	007a1200 	.word	0x007a1200
 8001870:	00f42400 	.word	0x00f42400

08001874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e09d      	b.n	80019c2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	2b00      	cmp	r3, #0
 800188c:	d108      	bne.n	80018a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001896:	d009      	beq.n	80018ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
 800189e:	e005      	b.n	80018ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d106      	bne.n	80018cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7fe fe2c 	bl	8000524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2202      	movs	r2, #2
 80018d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80018ec:	d902      	bls.n	80018f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	e002      	b.n	80018fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80018f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001902:	d007      	beq.n	8001914 <HAL_SPI_Init+0xa0>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800190c:	d002      	beq.n	8001914 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	431a      	orrs	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	431a      	orrs	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69db      	ldr	r3, [r3, #28]
 8001948:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800194c:	431a      	orrs	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001956:	ea42 0103 	orr.w	r1, r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	0c1b      	lsrs	r3, r3, #16
 8001970:	f003 0204 	and.w	r2, r3, #4
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	f003 0310 	and.w	r3, r3, #16
 800197c:	431a      	orrs	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	431a      	orrs	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001990:	ea42 0103 	orr.w	r1, r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	69da      	ldr	r2, [r3, #28]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <__libc_init_array>:
 80019cc:	b570      	push	{r4, r5, r6, lr}
 80019ce:	4d0d      	ldr	r5, [pc, #52]	; (8001a04 <__libc_init_array+0x38>)
 80019d0:	4c0d      	ldr	r4, [pc, #52]	; (8001a08 <__libc_init_array+0x3c>)
 80019d2:	1b64      	subs	r4, r4, r5
 80019d4:	10a4      	asrs	r4, r4, #2
 80019d6:	2600      	movs	r6, #0
 80019d8:	42a6      	cmp	r6, r4
 80019da:	d109      	bne.n	80019f0 <__libc_init_array+0x24>
 80019dc:	4d0b      	ldr	r5, [pc, #44]	; (8001a0c <__libc_init_array+0x40>)
 80019de:	4c0c      	ldr	r4, [pc, #48]	; (8001a10 <__libc_init_array+0x44>)
 80019e0:	f000 f820 	bl	8001a24 <_init>
 80019e4:	1b64      	subs	r4, r4, r5
 80019e6:	10a4      	asrs	r4, r4, #2
 80019e8:	2600      	movs	r6, #0
 80019ea:	42a6      	cmp	r6, r4
 80019ec:	d105      	bne.n	80019fa <__libc_init_array+0x2e>
 80019ee:	bd70      	pop	{r4, r5, r6, pc}
 80019f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80019f4:	4798      	blx	r3
 80019f6:	3601      	adds	r6, #1
 80019f8:	e7ee      	b.n	80019d8 <__libc_init_array+0xc>
 80019fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80019fe:	4798      	blx	r3
 8001a00:	3601      	adds	r6, #1
 8001a02:	e7f2      	b.n	80019ea <__libc_init_array+0x1e>
 8001a04:	08001a4c 	.word	0x08001a4c
 8001a08:	08001a4c 	.word	0x08001a4c
 8001a0c:	08001a4c 	.word	0x08001a4c
 8001a10:	08001a54 	.word	0x08001a54

08001a14 <memset>:
 8001a14:	4402      	add	r2, r0
 8001a16:	4603      	mov	r3, r0
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d100      	bne.n	8001a1e <memset+0xa>
 8001a1c:	4770      	bx	lr
 8001a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8001a22:	e7f9      	b.n	8001a18 <memset+0x4>

08001a24 <_init>:
 8001a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a26:	bf00      	nop
 8001a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a2a:	bc08      	pop	{r3}
 8001a2c:	469e      	mov	lr, r3
 8001a2e:	4770      	bx	lr

08001a30 <_fini>:
 8001a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a32:	bf00      	nop
 8001a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a36:	bc08      	pop	{r3}
 8001a38:	469e      	mov	lr, r3
 8001a3a:	4770      	bx	lr
