;redcode
;assert 1
	SPL 0, <-22
	SUB 1, <-1
	ADD #-1, <-580
	SUB @121, 103
	MOV 117, <-20
	SPL <100, #60
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -9, @-20
	DJN -9, @-20
	SUB @127, 106
	SPL <300, <-12
	SPL 30, -1
	SLT 121, 0
	SUB 8, -0
	MOV -49, <-620
	SUB @121, 103
	DJN 121, 0
	SUB @80, 300
	ADD -130, 9
	MOV @-127, 100
	ADD 270, <60
	SUB @0, @2
	SUB @0, @2
	SPL 300, <-10
	SUB -60, <60
	ADD 10, 20
	SPL <-121, 112
	SUB @80, @2
	SUB 708, 600
	SUB @80, @2
	SPL <300, <-12
	SUB #30, -1
	SUB @80, @2
	SUB -121, 112
	ADD 10, 20
	SUB @127, 106
	SPL 300, <-12
	SPL 708, 600
	SUB 100, 200
	CMP -3, 900
	ADD #1, -580
	ADD #-1, <-580
	ADD #1, -580
	MOV 117, <-20
	ADD #1, -580
	ADD #1, -580
