`timescale 1ns/1ps  // Specify simulation timescale

module T_flipflop_tb;

// Define testbench internal signals
reg t;
reg clk;
wire q;
wire qbar;

// Instantiate the T flip-flop under test
T_flipflop T_flipflop_test (
    .t(t),
    .clk(clk),
    .q(q),
    .qbar(qbar)
);

// Generate the test vectors
initial
begin
    clk = 0;
    t = 0;

    $display("Initial state:");
    show_values;  // Display initial state

    #5 t = 1;      // Toggle the flip-flop
    #10 t = 0;
    #5 t = 1;
    #10 t = 0;

    $stop;
    $finish;
end

// 'Task' to display the current input and output values
task show_values;
    #1 $display("t:%0h, q:%0h, qb:%0h", t, q, qbar);
endtask

// Clock generation
always #5ns clk = ~clk;  // Generate a clock with a 10 ns time period

endmodule
