Clk_Division.v,verilog,xil_defaultlib,../../../../project_total.srcs/sources_1/ip/Driver_UART_0/sim/Clk_Division.v,
Driver_UART.v,verilog,xil_defaultlib,../../../../project_total.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v,
Driver_UART_0.v,verilog,xil_defaultlib,../../../../project_total.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
