-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "06/19/2017 10:50:37"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PROJETO IS
    PORT (
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	CLOCK_50 : IN std_logic
	);
END PROJETO;

-- Design Ports Information
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PROJETO IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \L6|conta1[0]~0_combout\ : std_logic;
SIGNAL \L6|conta1[0]~feeder_combout\ : std_logic;
SIGNAL \L6|Add0~1_sumout\ : std_logic;
SIGNAL \L6|Equal0~0_combout\ : std_logic;
SIGNAL \L6|Add0~2\ : std_logic;
SIGNAL \L6|Add0~5_sumout\ : std_logic;
SIGNAL \L6|Add0~6\ : std_logic;
SIGNAL \L6|Add0~9_sumout\ : std_logic;
SIGNAL \L6|Add0~10\ : std_logic;
SIGNAL \L6|Add0~13_sumout\ : std_logic;
SIGNAL \L6|Add0~14\ : std_logic;
SIGNAL \L6|Add0~17_sumout\ : std_logic;
SIGNAL \L6|Add0~18\ : std_logic;
SIGNAL \L6|Add0~25_sumout\ : std_logic;
SIGNAL \L6|Add0~26\ : std_logic;
SIGNAL \L6|Add0~21_sumout\ : std_logic;
SIGNAL \L6|Add0~22\ : std_logic;
SIGNAL \L6|Add0~29_sumout\ : std_logic;
SIGNAL \L6|Add0~30\ : std_logic;
SIGNAL \L6|Add0~33_sumout\ : std_logic;
SIGNAL \L6|Add0~34\ : std_logic;
SIGNAL \L6|Add0~37_sumout\ : std_logic;
SIGNAL \L6|Add0~38\ : std_logic;
SIGNAL \L6|Add0~41_sumout\ : std_logic;
SIGNAL \L6|Add0~42\ : std_logic;
SIGNAL \L6|Add0~49_sumout\ : std_logic;
SIGNAL \L6|Add0~50\ : std_logic;
SIGNAL \L6|Add0~45_sumout\ : std_logic;
SIGNAL \L6|Add0~46\ : std_logic;
SIGNAL \L6|Add0~53_sumout\ : std_logic;
SIGNAL \L6|Add0~54\ : std_logic;
SIGNAL \L6|Add0~57_sumout\ : std_logic;
SIGNAL \L6|Add0~58\ : std_logic;
SIGNAL \L6|Add0~61_sumout\ : std_logic;
SIGNAL \L6|Add0~62\ : std_logic;
SIGNAL \L6|Add0~65_sumout\ : std_logic;
SIGNAL \L6|Add0~66\ : std_logic;
SIGNAL \L6|Add0~73_sumout\ : std_logic;
SIGNAL \L6|Add0~74\ : std_logic;
SIGNAL \L6|Add0~69_sumout\ : std_logic;
SIGNAL \L6|Equal0~3_combout\ : std_logic;
SIGNAL \L6|Add0~70\ : std_logic;
SIGNAL \L6|Add0~101_sumout\ : std_logic;
SIGNAL \L6|Add0~102\ : std_logic;
SIGNAL \L6|Add0~105_sumout\ : std_logic;
SIGNAL \L6|Add0~106\ : std_logic;
SIGNAL \L6|Add0~109_sumout\ : std_logic;
SIGNAL \L6|Add0~110\ : std_logic;
SIGNAL \L6|Add0~113_sumout\ : std_logic;
SIGNAL \L6|Add0~114\ : std_logic;
SIGNAL \L6|Add0~121_sumout\ : std_logic;
SIGNAL \L6|Add0~122\ : std_logic;
SIGNAL \L6|Add0~117_sumout\ : std_logic;
SIGNAL \L6|Equal0~5_combout\ : std_logic;
SIGNAL \L6|Add0~118\ : std_logic;
SIGNAL \L6|Add0~77_sumout\ : std_logic;
SIGNAL \L6|Add0~78\ : std_logic;
SIGNAL \L6|Add0~81_sumout\ : std_logic;
SIGNAL \L6|Add0~82\ : std_logic;
SIGNAL \L6|Add0~85_sumout\ : std_logic;
SIGNAL \L6|Add0~86\ : std_logic;
SIGNAL \L6|Add0~89_sumout\ : std_logic;
SIGNAL \L6|Add0~90\ : std_logic;
SIGNAL \L6|Add0~97_sumout\ : std_logic;
SIGNAL \L6|Add0~98\ : std_logic;
SIGNAL \L6|Add0~93_sumout\ : std_logic;
SIGNAL \L6|Equal0~4_combout\ : std_logic;
SIGNAL \L6|Equal0~1_combout\ : std_logic;
SIGNAL \L6|Equal0~2_combout\ : std_logic;
SIGNAL \L6|Equal0~combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \L1|btn3state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L1|btn3state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|btn3next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L1|btn3state.SaidaAtiva~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \L1|btn2state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L1|btn2state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|btn2next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L1|btn2state.SaidaAtiva~q\ : std_logic;
SIGNAL \L15|Selector5~0_combout\ : std_logic;
SIGNAL \L7|contador2[0]~4_combout\ : std_logic;
SIGNAL \L7|Add1~0_combout\ : std_logic;
SIGNAL \L7|contador2~0_combout\ : std_logic;
SIGNAL \L7|contador2~1_combout\ : std_logic;
SIGNAL \L7|contador2~2_combout\ : std_logic;
SIGNAL \L10|Equal0~0_combout\ : std_logic;
SIGNAL \L7|contador1[0]~4_combout\ : std_logic;
SIGNAL \L7|contador1[0]~0_combout\ : std_logic;
SIGNAL \L7|contador1[1]~1_combout\ : std_logic;
SIGNAL \L7|Add0~2_combout\ : std_logic;
SIGNAL \L7|Add0~1_combout\ : std_logic;
SIGNAL \L7|Add0~0_combout\ : std_logic;
SIGNAL \L10|Equal0~1_combout\ : std_logic;
SIGNAL \L32|Selector3~1_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \L1|btn1state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L1|btn1state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|btn1next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L1|btn1state.SaidaAtiva~q\ : std_logic;
SIGNAL \L8|contador2[0]~3_combout\ : std_logic;
SIGNAL \L8|process_0~0_combout\ : std_logic;
SIGNAL \L8|contador2[1]~2_combout\ : std_logic;
SIGNAL \L8|contador2[2]~1_combout\ : std_logic;
SIGNAL \L8|contador2[3]~0_combout\ : std_logic;
SIGNAL \L8|contador1[0]~3_combout\ : std_logic;
SIGNAL \L8|contador1[1]~8_combout\ : std_logic;
SIGNAL \L8|contador1[1]~2_combout\ : std_logic;
SIGNAL \L8|contador1[2]~7_combout\ : std_logic;
SIGNAL \L8|contador1[2]~4_combout\ : std_logic;
SIGNAL \L8|contador1[3]~6_combout\ : std_logic;
SIGNAL \L8|contador1[3]~1_combout\ : std_logic;
SIGNAL \L8|contador1[4]~5_combout\ : std_logic;
SIGNAL \L8|contador1[4]~0_combout\ : std_logic;
SIGNAL \L11|Equal0~0_combout\ : std_logic;
SIGNAL \L11|Equal0~1_combout\ : std_logic;
SIGNAL \L32|Selector0~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \L1|btn0state.EsperaApertar~0_combout\ : std_logic;
SIGNAL \L1|btn0state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|btn0next.SaidaAtiva~0_combout\ : std_logic;
SIGNAL \L1|btn0state.SaidaAtiva~q\ : std_logic;
SIGNAL \L32|EA.E3~q\ : std_logic;
SIGNAL \L32|EA.E0~0_combout\ : std_logic;
SIGNAL \L32|EA.E0~q\ : std_logic;
SIGNAL \L15|EA.S5~q\ : std_logic;
SIGNAL \L15|Selector4~0_combout\ : std_logic;
SIGNAL \L15|EA.S4~q\ : std_logic;
SIGNAL \L15|Selector3~0_combout\ : std_logic;
SIGNAL \L15|EA.S3~q\ : std_logic;
SIGNAL \L15|Selector2~0_combout\ : std_logic;
SIGNAL \L15|EA.S2~q\ : std_logic;
SIGNAL \L15|Selector1~0_combout\ : std_logic;
SIGNAL \L15|EA.S1~q\ : std_logic;
SIGNAL \L15|Selector0~0_combout\ : std_logic;
SIGNAL \L15|EA.S0~q\ : std_logic;
SIGNAL \L8|comb~0_combout\ : std_logic;
SIGNAL \L50|Equal5~3_combout\ : std_logic;
SIGNAL \L6|conta3[0]~0_combout\ : std_logic;
SIGNAL \L6|Add1~1_sumout\ : std_logic;
SIGNAL \L6|Add1~2\ : std_logic;
SIGNAL \L6|Add1~5_sumout\ : std_logic;
SIGNAL \L6|Add1~6\ : std_logic;
SIGNAL \L6|Add1~9_sumout\ : std_logic;
SIGNAL \L6|Add1~10\ : std_logic;
SIGNAL \L6|Add1~13_sumout\ : std_logic;
SIGNAL \L6|Add1~14\ : std_logic;
SIGNAL \L6|Add1~17_sumout\ : std_logic;
SIGNAL \L6|Add1~18\ : std_logic;
SIGNAL \L6|Add1~25_sumout\ : std_logic;
SIGNAL \L6|Add1~26\ : std_logic;
SIGNAL \L6|Add1~21_sumout\ : std_logic;
SIGNAL \L6|Add1~22\ : std_logic;
SIGNAL \L6|Add1~29_sumout\ : std_logic;
SIGNAL \L6|Add1~30\ : std_logic;
SIGNAL \L6|Add1~33_sumout\ : std_logic;
SIGNAL \L6|Add1~34\ : std_logic;
SIGNAL \L6|Add1~37_sumout\ : std_logic;
SIGNAL \L6|Add1~38\ : std_logic;
SIGNAL \L6|Add1~41_sumout\ : std_logic;
SIGNAL \L6|Add1~42\ : std_logic;
SIGNAL \L6|Add1~49_sumout\ : std_logic;
SIGNAL \L6|Add1~50\ : std_logic;
SIGNAL \L6|Add1~45_sumout\ : std_logic;
SIGNAL \L6|Add1~46\ : std_logic;
SIGNAL \L6|Add1~53_sumout\ : std_logic;
SIGNAL \L6|Add1~54\ : std_logic;
SIGNAL \L6|Add1~57_sumout\ : std_logic;
SIGNAL \L6|Add1~58\ : std_logic;
SIGNAL \L6|Add1~61_sumout\ : std_logic;
SIGNAL \L6|conta3[16]~feeder_combout\ : std_logic;
SIGNAL \L6|Add1~62\ : std_logic;
SIGNAL \L6|Add1~65_sumout\ : std_logic;
SIGNAL \L6|Add1~66\ : std_logic;
SIGNAL \L6|Add1~73_sumout\ : std_logic;
SIGNAL \L6|conta3[18]~feeder_combout\ : std_logic;
SIGNAL \L6|Add1~74\ : std_logic;
SIGNAL \L6|Add1~69_sumout\ : std_logic;
SIGNAL \L6|Add1~70\ : std_logic;
SIGNAL \L6|Add1~101_sumout\ : std_logic;
SIGNAL \L6|Add1~102\ : std_logic;
SIGNAL \L6|Add1~105_sumout\ : std_logic;
SIGNAL \L6|Add1~106\ : std_logic;
SIGNAL \L6|Add1~109_sumout\ : std_logic;
SIGNAL \L6|Add1~110\ : std_logic;
SIGNAL \L6|Add1~113_sumout\ : std_logic;
SIGNAL \L6|Add1~114\ : std_logic;
SIGNAL \L6|Add1~121_sumout\ : std_logic;
SIGNAL \L6|Add1~122\ : std_logic;
SIGNAL \L6|Add1~117_sumout\ : std_logic;
SIGNAL \L6|Add1~118\ : std_logic;
SIGNAL \L6|Add1~77_sumout\ : std_logic;
SIGNAL \L6|Add1~78\ : std_logic;
SIGNAL \L6|Add1~81_sumout\ : std_logic;
SIGNAL \L6|Add1~82\ : std_logic;
SIGNAL \L6|Add1~85_sumout\ : std_logic;
SIGNAL \L6|Add1~86\ : std_logic;
SIGNAL \L6|Add1~89_sumout\ : std_logic;
SIGNAL \L6|Add1~90\ : std_logic;
SIGNAL \L6|Add1~97_sumout\ : std_logic;
SIGNAL \L6|Add1~98\ : std_logic;
SIGNAL \L6|Add1~93_sumout\ : std_logic;
SIGNAL \L6|Equal1~4_combout\ : std_logic;
SIGNAL \L6|Equal1~0_combout\ : std_logic;
SIGNAL \L6|Equal1~2_combout\ : std_logic;
SIGNAL \L6|Equal1~1_combout\ : std_logic;
SIGNAL \L6|Equal1~5_combout\ : std_logic;
SIGNAL \L6|Equal1~3_combout\ : std_logic;
SIGNAL \L6|Equal1~6_combout\ : std_logic;
SIGNAL \L6|conta4[0]~0_combout\ : std_logic;
SIGNAL \L6|Add2~1_sumout\ : std_logic;
SIGNAL \L6|Equal2~0_combout\ : std_logic;
SIGNAL \L6|Add2~2\ : std_logic;
SIGNAL \L6|Add2~5_sumout\ : std_logic;
SIGNAL \L6|Add2~6\ : std_logic;
SIGNAL \L6|Add2~9_sumout\ : std_logic;
SIGNAL \L6|Add2~10\ : std_logic;
SIGNAL \L6|Add2~13_sumout\ : std_logic;
SIGNAL \L6|Add2~14\ : std_logic;
SIGNAL \L6|Add2~17_sumout\ : std_logic;
SIGNAL \L6|Add2~18\ : std_logic;
SIGNAL \L6|Add2~25_sumout\ : std_logic;
SIGNAL \L6|Add2~26\ : std_logic;
SIGNAL \L6|Add2~21_sumout\ : std_logic;
SIGNAL \L6|Add2~22\ : std_logic;
SIGNAL \L6|Add2~29_sumout\ : std_logic;
SIGNAL \L6|Add2~30\ : std_logic;
SIGNAL \L6|Add2~33_sumout\ : std_logic;
SIGNAL \L6|Add2~34\ : std_logic;
SIGNAL \L6|Add2~37_sumout\ : std_logic;
SIGNAL \L6|Add2~38\ : std_logic;
SIGNAL \L6|Add2~41_sumout\ : std_logic;
SIGNAL \L6|Add2~42\ : std_logic;
SIGNAL \L6|Add2~49_sumout\ : std_logic;
SIGNAL \L6|Add2~50\ : std_logic;
SIGNAL \L6|Add2~45_sumout\ : std_logic;
SIGNAL \L6|Equal2~2_combout\ : std_logic;
SIGNAL \L6|Add2~46\ : std_logic;
SIGNAL \L6|Add2~53_sumout\ : std_logic;
SIGNAL \L6|conta4[14]~feeder_combout\ : std_logic;
SIGNAL \L6|Add2~54\ : std_logic;
SIGNAL \L6|Add2~57_sumout\ : std_logic;
SIGNAL \L6|conta4[15]~feeder_combout\ : std_logic;
SIGNAL \L6|Add2~58\ : std_logic;
SIGNAL \L6|Add2~61_sumout\ : std_logic;
SIGNAL \L6|Add2~62\ : std_logic;
SIGNAL \L6|Add2~65_sumout\ : std_logic;
SIGNAL \L6|Add2~66\ : std_logic;
SIGNAL \L6|Add2~73_sumout\ : std_logic;
SIGNAL \L6|Add2~74\ : std_logic;
SIGNAL \L6|Add2~69_sumout\ : std_logic;
SIGNAL \L6|Add2~70\ : std_logic;
SIGNAL \L6|Add2~101_sumout\ : std_logic;
SIGNAL \L6|Add2~102\ : std_logic;
SIGNAL \L6|Add2~105_sumout\ : std_logic;
SIGNAL \L6|Add2~106\ : std_logic;
SIGNAL \L6|Add2~109_sumout\ : std_logic;
SIGNAL \L6|Add2~110\ : std_logic;
SIGNAL \L6|Add2~113_sumout\ : std_logic;
SIGNAL \L6|Add2~114\ : std_logic;
SIGNAL \L6|Add2~121_sumout\ : std_logic;
SIGNAL \L6|Add2~122\ : std_logic;
SIGNAL \L6|Add2~117_sumout\ : std_logic;
SIGNAL \L6|Equal2~5_combout\ : std_logic;
SIGNAL \L6|Equal2~3_combout\ : std_logic;
SIGNAL \L6|Add2~118\ : std_logic;
SIGNAL \L6|Add2~77_sumout\ : std_logic;
SIGNAL \L6|Add2~78\ : std_logic;
SIGNAL \L6|Add2~81_sumout\ : std_logic;
SIGNAL \L6|Add2~82\ : std_logic;
SIGNAL \L6|Add2~85_sumout\ : std_logic;
SIGNAL \L6|Add2~86\ : std_logic;
SIGNAL \L6|Add2~89_sumout\ : std_logic;
SIGNAL \L6|Add2~90\ : std_logic;
SIGNAL \L6|Add2~97_sumout\ : std_logic;
SIGNAL \L6|Add2~98\ : std_logic;
SIGNAL \L6|Add2~93_sumout\ : std_logic;
SIGNAL \L6|Equal2~4_combout\ : std_logic;
SIGNAL \L6|Equal2~1_combout\ : std_logic;
SIGNAL \L6|Equal2~6_combout\ : std_logic;
SIGNAL \L50|Equal5~1_combout\ : std_logic;
SIGNAL \L6|conta5[0]~0_combout\ : std_logic;
SIGNAL \L6|Add3~5_sumout\ : std_logic;
SIGNAL \L6|Add3~6\ : std_logic;
SIGNAL \L6|Add3~1_sumout\ : std_logic;
SIGNAL \L6|conta5[2]~feeder_combout\ : std_logic;
SIGNAL \L6|Add3~2\ : std_logic;
SIGNAL \L6|Add3~9_sumout\ : std_logic;
SIGNAL \L6|Add3~10\ : std_logic;
SIGNAL \L6|Add3~13_sumout\ : std_logic;
SIGNAL \L6|Add3~14\ : std_logic;
SIGNAL \L6|Add3~17_sumout\ : std_logic;
SIGNAL \L6|Add3~18\ : std_logic;
SIGNAL \L6|Add3~21_sumout\ : std_logic;
SIGNAL \L6|Add3~22\ : std_logic;
SIGNAL \L6|Add3~29_sumout\ : std_logic;
SIGNAL \L6|Add3~30\ : std_logic;
SIGNAL \L6|Add3~25_sumout\ : std_logic;
SIGNAL \L6|Add3~26\ : std_logic;
SIGNAL \L6|Add3~33_sumout\ : std_logic;
SIGNAL \L6|Add3~34\ : std_logic;
SIGNAL \L6|Add3~37_sumout\ : std_logic;
SIGNAL \L6|Add3~38\ : std_logic;
SIGNAL \L6|Add3~41_sumout\ : std_logic;
SIGNAL \L6|Add3~42\ : std_logic;
SIGNAL \L6|Add3~45_sumout\ : std_logic;
SIGNAL \L6|Add3~46\ : std_logic;
SIGNAL \L6|Add3~53_sumout\ : std_logic;
SIGNAL \L6|Add3~54\ : std_logic;
SIGNAL \L6|Add3~49_sumout\ : std_logic;
SIGNAL \L6|Add3~50\ : std_logic;
SIGNAL \L6|Add3~57_sumout\ : std_logic;
SIGNAL \L6|Add3~58\ : std_logic;
SIGNAL \L6|Add3~61_sumout\ : std_logic;
SIGNAL \L6|Add3~62\ : std_logic;
SIGNAL \L6|Add3~65_sumout\ : std_logic;
SIGNAL \L6|Add3~66\ : std_logic;
SIGNAL \L6|Add3~69_sumout\ : std_logic;
SIGNAL \L6|conta5[18]~feeder_combout\ : std_logic;
SIGNAL \L6|Add3~70\ : std_logic;
SIGNAL \L6|Add3~77_sumout\ : std_logic;
SIGNAL \L6|Add3~78\ : std_logic;
SIGNAL \L6|Add3~73_sumout\ : std_logic;
SIGNAL \L6|Add3~74\ : std_logic;
SIGNAL \L6|Add3~101_sumout\ : std_logic;
SIGNAL \L6|Add3~102\ : std_logic;
SIGNAL \L6|Add3~105_sumout\ : std_logic;
SIGNAL \L6|Add3~106\ : std_logic;
SIGNAL \L6|Add3~109_sumout\ : std_logic;
SIGNAL \L6|Add3~110\ : std_logic;
SIGNAL \L6|Add3~113_sumout\ : std_logic;
SIGNAL \L6|Add3~114\ : std_logic;
SIGNAL \L6|Add3~121_sumout\ : std_logic;
SIGNAL \L6|Add3~122\ : std_logic;
SIGNAL \L6|Add3~117_sumout\ : std_logic;
SIGNAL \L6|Add3~118\ : std_logic;
SIGNAL \L6|Add3~81_sumout\ : std_logic;
SIGNAL \L6|Add3~82\ : std_logic;
SIGNAL \L6|Add3~85_sumout\ : std_logic;
SIGNAL \L6|Add3~86\ : std_logic;
SIGNAL \L6|Add3~89_sumout\ : std_logic;
SIGNAL \L6|Add3~90\ : std_logic;
SIGNAL \L6|Add3~93_sumout\ : std_logic;
SIGNAL \L6|Add3~94\ : std_logic;
SIGNAL \L6|Add3~97_sumout\ : std_logic;
SIGNAL \L6|Equal3~4_combout\ : std_logic;
SIGNAL \L6|Equal3~5_combout\ : std_logic;
SIGNAL \L6|Equal3~1_combout\ : std_logic;
SIGNAL \L6|Equal3~3_combout\ : std_logic;
SIGNAL \L6|Equal3~0_combout\ : std_logic;
SIGNAL \L6|Equal3~2_combout\ : std_logic;
SIGNAL \L6|Equal3~6_combout\ : std_logic;
SIGNAL \L50|Equal5~0_combout\ : std_logic;
SIGNAL \L50|REG~3_combout\ : std_logic;
SIGNAL \L50|REG~2_combout\ : std_logic;
SIGNAL \L50|Equal5~2_combout\ : std_logic;
SIGNAL \L50|REG~1_combout\ : std_logic;
SIGNAL \L50|REG~4_combout\ : std_logic;
SIGNAL \L50|REG~0_combout\ : std_logic;
SIGNAL \L50|REG~combout\ : std_logic;
SIGNAL \L9|contador[0]~4_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \L39|REG[22]~0_combout\ : std_logic;
SIGNAL \L31|shl[31]~22_combout\ : std_logic;
SIGNAL \L18|shl[22]~1_combout\ : std_logic;
SIGNAL \L39|REG~1_combout\ : std_logic;
SIGNAL \L18|shl[28]~19_combout\ : std_logic;
SIGNAL \L45|Equal2~0_combout\ : std_logic;
SIGNAL \L29|shl[22]~1_combout\ : std_logic;
SIGNAL \L30|shl[22]~1_combout\ : std_logic;
SIGNAL \L16|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[0]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[22]~36_combout\ : std_logic;
SIGNAL \L16|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[3]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[3]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[4]~21_combout\ : std_logic;
SIGNAL \L16|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[4]~20_combout\ : std_logic;
SIGNAL \L16|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[5]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[6]~19_combout\ : std_logic;
SIGNAL \L16|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[6]~18_combout\ : std_logic;
SIGNAL \L16|shl[7]~17_combout\ : std_logic;
SIGNAL \L16|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[7]~16_combout\ : std_logic;
SIGNAL \L16|shl[8]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[9]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[10]~15_combout\ : std_logic;
SIGNAL \L16|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[10]~14_combout\ : std_logic;
SIGNAL \L16|shl[11]~13_combout\ : std_logic;
SIGNAL \L16|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[11]~12_combout\ : std_logic;
SIGNAL \L16|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[13]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[14]~11_combout\ : std_logic;
SIGNAL \L16|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[14]~10_combout\ : std_logic;
SIGNAL \L16|shl[15]~9_combout\ : std_logic;
SIGNAL \L16|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[15]~8_combout\ : std_logic;
SIGNAL \L16|shl[16]~7_combout\ : std_logic;
SIGNAL \L16|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[16]~6_combout\ : std_logic;
SIGNAL \L16|shl[17]~5_combout\ : std_logic;
SIGNAL \L16|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[17]~4_combout\ : std_logic;
SIGNAL \L16|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[21]~3_combout\ : std_logic;
SIGNAL \L16|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[21]~2_combout\ : std_logic;
SIGNAL \L16|shl[22]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[24]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L16|shl[29]~1_combout\ : std_logic;
SIGNAL \L16|shl[29]~_emulated_q\ : std_logic;
SIGNAL \L16|shl[29]~0_combout\ : std_logic;
SIGNAL \L16|shl[30]~feeder_combout\ : std_logic;
SIGNAL \L16|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \L14|Selector15~0_combout\ : std_logic;
SIGNAL \L14|EA.SF~q\ : std_logic;
SIGNAL \L14|Selector14~0_combout\ : std_logic;
SIGNAL \L14|EA.SE~q\ : std_logic;
SIGNAL \L14|Selector13~0_combout\ : std_logic;
SIGNAL \L14|EA.SD~q\ : std_logic;
SIGNAL \L14|Selector12~0_combout\ : std_logic;
SIGNAL \L14|EA.SC~q\ : std_logic;
SIGNAL \L14|Selector11~0_combout\ : std_logic;
SIGNAL \L14|EA.SB~q\ : std_logic;
SIGNAL \L14|Selector10~0_combout\ : std_logic;
SIGNAL \L14|EA.SA~q\ : std_logic;
SIGNAL \L14|Selector9~0_combout\ : std_logic;
SIGNAL \L14|EA.S9~q\ : std_logic;
SIGNAL \L14|Selector8~0_combout\ : std_logic;
SIGNAL \L14|EA.S8~q\ : std_logic;
SIGNAL \L14|Selector7~0_combout\ : std_logic;
SIGNAL \L14|EA.S7~q\ : std_logic;
SIGNAL \L14|Selector6~0_combout\ : std_logic;
SIGNAL \L14|EA.S6~q\ : std_logic;
SIGNAL \L14|Selector5~0_combout\ : std_logic;
SIGNAL \L14|EA.S5~q\ : std_logic;
SIGNAL \L14|Selector0~0_combout\ : std_logic;
SIGNAL \L14|EA.S0~q\ : std_logic;
SIGNAL \L14|Selector1~0_combout\ : std_logic;
SIGNAL \L14|EA.S1~q\ : std_logic;
SIGNAL \L14|Selector2~0_combout\ : std_logic;
SIGNAL \L14|EA.S2~q\ : std_logic;
SIGNAL \L14|Selector3~0_combout\ : std_logic;
SIGNAL \L14|EA.S3~q\ : std_logic;
SIGNAL \L14|Selector4~0_combout\ : std_logic;
SIGNAL \L14|EA.S4~q\ : std_logic;
SIGNAL \L28|shl[22]~1_combout\ : std_logic;
SIGNAL \L26|shl[26]~5_combout\ : std_logic;
SIGNAL \L45|Equal2~1_combout\ : std_logic;
SIGNAL \L24|shl[24]~1_combout\ : std_logic;
SIGNAL \L28|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[1]~23_combout\ : std_logic;
SIGNAL \L28|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[1]~22_combout\ : std_logic;
SIGNAL \L28|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[5]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[6]~21_combout\ : std_logic;
SIGNAL \L28|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[6]~20_combout\ : std_logic;
SIGNAL \L28|shl[7]~19_combout\ : std_logic;
SIGNAL \L28|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[7]~18_combout\ : std_logic;
SIGNAL \L28|shl[8]~17_combout\ : std_logic;
SIGNAL \L28|shl[8]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[8]~16_combout\ : std_logic;
SIGNAL \L28|shl2[9]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[10]~15_combout\ : std_logic;
SIGNAL \L28|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[10]~14_combout\ : std_logic;
SIGNAL \L28|shl[11]~13_combout\ : std_logic;
SIGNAL \L28|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[11]~12_combout\ : std_logic;
SIGNAL \L28|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[14]~11_combout\ : std_logic;
SIGNAL \L28|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[14]~10_combout\ : std_logic;
SIGNAL \L28|shl[15]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[15]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[16]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[17]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[17]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[18]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[20]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[20]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[21]~9_combout\ : std_logic;
SIGNAL \L28|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[21]~8_combout\ : std_logic;
SIGNAL \L28|shl[22]~3_combout\ : std_logic;
SIGNAL \L28|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[22]~2_combout\ : std_logic;
SIGNAL \L28|shl[23]~5_combout\ : std_logic;
SIGNAL \L28|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[23]~4_combout\ : std_logic;
SIGNAL \L28|shl[24]~7_combout\ : std_logic;
SIGNAL \L28|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L28|shl[24]~6_combout\ : std_logic;
SIGNAL \L28|shl[26]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[27]~feeder_combout\ : std_logic;
SIGNAL \L28|shl[28]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L28|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[1]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[3]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[4]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[4]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[6]~27_combout\ : std_logic;
SIGNAL \L20|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[6]~26_combout\ : std_logic;
SIGNAL \L20|shl[7]~25_combout\ : std_logic;
SIGNAL \L20|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[7]~24_combout\ : std_logic;
SIGNAL \L20|shl[8]~23_combout\ : std_logic;
SIGNAL \L20|shl[8]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[8]~22_combout\ : std_logic;
SIGNAL \L20|shl[9]~21_combout\ : std_logic;
SIGNAL \L20|shl[9]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[9]~20_combout\ : std_logic;
SIGNAL \L20|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[14]~19_combout\ : std_logic;
SIGNAL \L20|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[14]~18_combout\ : std_logic;
SIGNAL \L20|shl[15]~17_combout\ : std_logic;
SIGNAL \L20|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[15]~16_combout\ : std_logic;
SIGNAL \L20|shl[16]~15_combout\ : std_logic;
SIGNAL \L20|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[16]~14_combout\ : std_logic;
SIGNAL \L20|shl[20]~13_combout\ : std_logic;
SIGNAL \L20|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[20]~12_combout\ : std_logic;
SIGNAL \L20|shl[21]~11_combout\ : std_logic;
SIGNAL \L20|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[21]~10_combout\ : std_logic;
SIGNAL \L20|shl[22]~1_combout\ : std_logic;
SIGNAL \L20|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[22]~0_combout\ : std_logic;
SIGNAL \L20|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[23]~3_combout\ : std_logic;
SIGNAL \L20|shl[23]~5_combout\ : std_logic;
SIGNAL \L20|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[23]~4_combout\ : std_logic;
SIGNAL \L20|shl[24]~7_combout\ : std_logic;
SIGNAL \L20|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[24]~6_combout\ : std_logic;
SIGNAL \L20|shl[26]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[28]~9_combout\ : std_logic;
SIGNAL \L20|shl[28]~_emulated_q\ : std_logic;
SIGNAL \L20|shl[28]~8_combout\ : std_logic;
SIGNAL \L20|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L20|shl[29]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L20|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~9_combout\ : std_logic;
SIGNAL \L14|WideOr1~0_combout\ : std_logic;
SIGNAL \L24|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[22]~1_combout\ : std_logic;
SIGNAL \L24|shl[1]~27_combout\ : std_logic;
SIGNAL \L24|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[1]~26_combout\ : std_logic;
SIGNAL \L24|shl[2]~25_combout\ : std_logic;
SIGNAL \L24|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[2]~24_combout\ : std_logic;
SIGNAL \L24|shl2[5]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[6]~23_combout\ : std_logic;
SIGNAL \L24|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[6]~22_combout\ : std_logic;
SIGNAL \L24|shl[7]~21_combout\ : std_logic;
SIGNAL \L24|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[7]~20_combout\ : std_logic;
SIGNAL \L24|shl[10]~19_combout\ : std_logic;
SIGNAL \L24|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[10]~18_combout\ : std_logic;
SIGNAL \L24|shl[11]~17_combout\ : std_logic;
SIGNAL \L24|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[11]~16_combout\ : std_logic;
SIGNAL \L24|shl[13]~feeder_combout\ : std_logic;
SIGNAL \L24|shl2[13]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[14]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[15]~15_combout\ : std_logic;
SIGNAL \L24|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[15]~14_combout\ : std_logic;
SIGNAL \L24|shl[16]~13_combout\ : std_logic;
SIGNAL \L24|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[16]~12_combout\ : std_logic;
SIGNAL \L24|shl[17]~11_combout\ : std_logic;
SIGNAL \L24|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[17]~10_combout\ : std_logic;
SIGNAL \L24|shl[19]~9_combout\ : std_logic;
SIGNAL \L24|shl[19]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[19]~8_combout\ : std_logic;
SIGNAL \L24|shl2[20]~feeder_combout\ : std_logic;
SIGNAL \L24|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[23]~feeder_combout\ : std_logic;
SIGNAL \L24|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[24]~3_combout\ : std_logic;
SIGNAL \L24|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[24]~2_combout\ : std_logic;
SIGNAL \L24|shl[25]~5_combout\ : std_logic;
SIGNAL \L24|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[25]~4_combout\ : std_logic;
SIGNAL \L24|shl2[25]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[26]~7_combout\ : std_logic;
SIGNAL \L24|shl[26]~_emulated_q\ : std_logic;
SIGNAL \L24|shl[26]~6_combout\ : std_logic;
SIGNAL \L24|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[29]~feeder_combout\ : std_logic;
SIGNAL \L24|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L24|shl[30]~feeder_combout\ : std_logic;
SIGNAL \L24|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~10_combout\ : std_logic;
SIGNAL \L14|WideOr1~1_combout\ : std_logic;
SIGNAL \L51|REG[31]~2_combout\ : std_logic;
SIGNAL \L19|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L45|Equal2~2_combout\ : std_logic;
SIGNAL \L29|shl[5]~21_combout\ : std_logic;
SIGNAL \L19|shl[2]~15_combout\ : std_logic;
SIGNAL \L19|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[2]~14_combout\ : std_logic;
SIGNAL \L19|shl2[3]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[4]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[6]~13_combout\ : std_logic;
SIGNAL \L19|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[6]~12_combout\ : std_logic;
SIGNAL \L19|shl[7]~11_combout\ : std_logic;
SIGNAL \L19|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[7]~10_combout\ : std_logic;
SIGNAL \L19|shl[8]~9_combout\ : std_logic;
SIGNAL \L19|shl[8]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[8]~8_combout\ : std_logic;
SIGNAL \L19|shl[9]~7_combout\ : std_logic;
SIGNAL \L19|shl[9]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[9]~6_combout\ : std_logic;
SIGNAL \L19|shl[10]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[11]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[13]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[13]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[14]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[15]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[16]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[16]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[17]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[17]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[20]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[20]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[21]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[22]~1_combout\ : std_logic;
SIGNAL \L19|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[22]~0_combout\ : std_logic;
SIGNAL \L19|shl[23]~3_combout\ : std_logic;
SIGNAL \L19|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[23]~2_combout\ : std_logic;
SIGNAL \L19|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[24]~5_combout\ : std_logic;
SIGNAL \L19|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L19|shl[24]~4_combout\ : std_logic;
SIGNAL \L19|shl[25]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[25]~feeder_combout\ : std_logic;
SIGNAL \L19|shl[27]~feeder_combout\ : std_logic;
SIGNAL \L19|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L31|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[0]~feeder_combout\ : std_logic;
SIGNAL \L31|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L31|shl2[1]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[3]~19_combout\ : std_logic;
SIGNAL \L31|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[3]~18_combout\ : std_logic;
SIGNAL \L31|shl[4]~17_combout\ : std_logic;
SIGNAL \L31|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[4]~16_combout\ : std_logic;
SIGNAL \L31|shl[6]~15_combout\ : std_logic;
SIGNAL \L31|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[6]~14_combout\ : std_logic;
SIGNAL \L31|shl[7]~13_combout\ : std_logic;
SIGNAL \L31|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[7]~12_combout\ : std_logic;
SIGNAL \L31|shl[10]~11_combout\ : std_logic;
SIGNAL \L31|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[10]~10_combout\ : std_logic;
SIGNAL \L31|shl2[11]~feeder_combout\ : std_logic;
SIGNAL \L31|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[13]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[14]~9_combout\ : std_logic;
SIGNAL \L31|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[14]~8_combout\ : std_logic;
SIGNAL \L31|shl2[15]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[16]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[19]~7_combout\ : std_logic;
SIGNAL \L31|shl[19]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[19]~6_combout\ : std_logic;
SIGNAL \L31|shl[20]~5_combout\ : std_logic;
SIGNAL \L31|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[20]~4_combout\ : std_logic;
SIGNAL \L31|shl2[21]~feeder_combout\ : std_logic;
SIGNAL \L31|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[26]~1_combout\ : std_logic;
SIGNAL \L31|shl[26]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[26]~0_combout\ : std_logic;
SIGNAL \L31|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L31|shl[28]~3_combout\ : std_logic;
SIGNAL \L31|shl[28]~_emulated_q\ : std_logic;
SIGNAL \L31|shl[28]~2_combout\ : std_logic;
SIGNAL \L31|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[24]~9_combout\ : std_logic;
SIGNAL \L23|shl[0]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[1]~17_combout\ : std_logic;
SIGNAL \L23|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[1]~16_combout\ : std_logic;
SIGNAL \L23|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[3]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[4]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[4]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[5]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[6]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[6]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[7]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[8]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[8]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[9]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[11]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[13]~15_combout\ : std_logic;
SIGNAL \L23|shl[13]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[13]~14_combout\ : std_logic;
SIGNAL \L23|shl[15]~13_combout\ : std_logic;
SIGNAL \L23|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[15]~12_combout\ : std_logic;
SIGNAL \L23|shl[16]~11_combout\ : std_logic;
SIGNAL \L23|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[16]~10_combout\ : std_logic;
SIGNAL \L23|shl[17]~9_combout\ : std_logic;
SIGNAL \L23|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[17]~8_combout\ : std_logic;
SIGNAL \L23|shl[20]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[21]~7_combout\ : std_logic;
SIGNAL \L23|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[21]~6_combout\ : std_logic;
SIGNAL \L23|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[24]~1_combout\ : std_logic;
SIGNAL \L23|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[24]~0_combout\ : std_logic;
SIGNAL \L23|shl2[24]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[25]~3_combout\ : std_logic;
SIGNAL \L23|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[25]~2_combout\ : std_logic;
SIGNAL \L23|shl[26]~5_combout\ : std_logic;
SIGNAL \L23|shl[26]~_emulated_q\ : std_logic;
SIGNAL \L23|shl[26]~4_combout\ : std_logic;
SIGNAL \L23|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[30]~feeder_combout\ : std_logic;
SIGNAL \L23|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L23|shl[31]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~7_combout\ : std_logic;
SIGNAL \L27|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[4]~21_combout\ : std_logic;
SIGNAL \L27|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[4]~20_combout\ : std_logic;
SIGNAL \L27|shl[5]~19_combout\ : std_logic;
SIGNAL \L27|shl[5]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[5]~18_combout\ : std_logic;
SIGNAL \L27|shl[6]~17_combout\ : std_logic;
SIGNAL \L27|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[6]~16_combout\ : std_logic;
SIGNAL \L27|shl[7]~15_combout\ : std_logic;
SIGNAL \L27|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[7]~14_combout\ : std_logic;
SIGNAL \L27|shl2[8]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[9]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[11]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[12]~13_combout\ : std_logic;
SIGNAL \L27|shl[12]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[12]~12_combout\ : std_logic;
SIGNAL \L27|shl[15]~11_combout\ : std_logic;
SIGNAL \L27|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[15]~10_combout\ : std_logic;
SIGNAL \L27|shl[16]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[17]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[18]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[19]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[21]~9_combout\ : std_logic;
SIGNAL \L27|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[21]~8_combout\ : std_logic;
SIGNAL \L27|shl[22]~3_combout\ : std_logic;
SIGNAL \L27|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[22]~2_combout\ : std_logic;
SIGNAL \L27|shl[24]~5_combout\ : std_logic;
SIGNAL \L27|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[24]~4_combout\ : std_logic;
SIGNAL \L27|shl[25]~7_combout\ : std_logic;
SIGNAL \L27|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L27|shl[25]~6_combout\ : std_logic;
SIGNAL \L27|shl2[25]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[27]~feeder_combout\ : std_logic;
SIGNAL \L27|shl[28]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L27|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~8_combout\ : std_logic;
SIGNAL \L51|REG[31]~1_combout\ : std_logic;
SIGNAL \L18|shl[23]~5_combout\ : std_logic;
SIGNAL \L18|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L18|shl2[1]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[3]~39_combout\ : std_logic;
SIGNAL \L18|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[3]~38_combout\ : std_logic;
SIGNAL \L18|shl[4]~37_combout\ : std_logic;
SIGNAL \L18|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[4]~36_combout\ : std_logic;
SIGNAL \L18|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[6]~35_combout\ : std_logic;
SIGNAL \L18|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[6]~34_combout\ : std_logic;
SIGNAL \L18|shl[7]~33_combout\ : std_logic;
SIGNAL \L18|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[7]~32_combout\ : std_logic;
SIGNAL \L18|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L18|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[14]~31_combout\ : std_logic;
SIGNAL \L18|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[14]~30_combout\ : std_logic;
SIGNAL \L18|shl[15]~29_combout\ : std_logic;
SIGNAL \L18|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[15]~28_combout\ : std_logic;
SIGNAL \L18|shl[16]~27_combout\ : std_logic;
SIGNAL \L18|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[16]~26_combout\ : std_logic;
SIGNAL \L18|shl[17]~25_combout\ : std_logic;
SIGNAL \L18|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[17]~24_combout\ : std_logic;
SIGNAL \L18|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L18|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[22]~3_combout\ : std_logic;
SIGNAL \L18|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[22]~2_combout\ : std_logic;
SIGNAL \L18|shl[23]~7_combout\ : std_logic;
SIGNAL \L18|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[23]~6_combout\ : std_logic;
SIGNAL \L18|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[24]~11_combout\ : std_logic;
SIGNAL \L18|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[24]~10_combout\ : std_logic;
SIGNAL \L18|shl[25]~13_combout\ : std_logic;
SIGNAL \L18|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[25]~12_combout\ : std_logic;
SIGNAL \L18|shl[26]~15_combout\ : std_logic;
SIGNAL \L18|shl[26]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[26]~14_combout\ : std_logic;
SIGNAL \L18|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[27]~17_combout\ : std_logic;
SIGNAL \L18|shl[27]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[27]~16_combout\ : std_logic;
SIGNAL \L18|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L18|shl[28]~21_combout\ : std_logic;
SIGNAL \L18|shl[28]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[28]~20_combout\ : std_logic;
SIGNAL \L18|shl[29]~23_combout\ : std_logic;
SIGNAL \L18|shl[29]~_emulated_q\ : std_logic;
SIGNAL \L18|shl[29]~22_combout\ : std_logic;
SIGNAL \L18|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[4]~31_combout\ : std_logic;
SIGNAL \L26|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[4]~30_combout\ : std_logic;
SIGNAL \L26|shl[5]~29_combout\ : std_logic;
SIGNAL \L26|shl[5]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[5]~28_combout\ : std_logic;
SIGNAL \L26|shl[6]~27_combout\ : std_logic;
SIGNAL \L26|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[6]~26_combout\ : std_logic;
SIGNAL \L26|shl[7]~25_combout\ : std_logic;
SIGNAL \L26|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[7]~24_combout\ : std_logic;
SIGNAL \L26|shl[8]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[9]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[10]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[12]~23_combout\ : std_logic;
SIGNAL \L26|shl[12]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[12]~22_combout\ : std_logic;
SIGNAL \L26|shl[14]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[15]~21_combout\ : std_logic;
SIGNAL \L26|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[15]~20_combout\ : std_logic;
SIGNAL \L26|shl[16]~19_combout\ : std_logic;
SIGNAL \L26|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[16]~18_combout\ : std_logic;
SIGNAL \L26|shl[17]~17_combout\ : std_logic;
SIGNAL \L26|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[17]~16_combout\ : std_logic;
SIGNAL \L26|shl[18]~15_combout\ : std_logic;
SIGNAL \L26|shl[18]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[18]~14_combout\ : std_logic;
SIGNAL \L26|shl[19]~13_combout\ : std_logic;
SIGNAL \L26|shl[19]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[19]~12_combout\ : std_logic;
SIGNAL \L26|shl[20]~11_combout\ : std_logic;
SIGNAL \L26|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[20]~10_combout\ : std_logic;
SIGNAL \L26|shl[21]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[21]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[24]~1_combout\ : std_logic;
SIGNAL \L26|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[24]~0_combout\ : std_logic;
SIGNAL \L26|shl2[24]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[25]~3_combout\ : std_logic;
SIGNAL \L26|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[25]~2_combout\ : std_logic;
SIGNAL \L26|shl[26]~7_combout\ : std_logic;
SIGNAL \L26|shl[26]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[26]~6_combout\ : std_logic;
SIGNAL \L26|shl[27]~9_combout\ : std_logic;
SIGNAL \L26|shl[27]~_emulated_q\ : std_logic;
SIGNAL \L26|shl[27]~8_combout\ : std_logic;
SIGNAL \L26|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[29]~feeder_combout\ : std_logic;
SIGNAL \L26|shl[30]~feeder_combout\ : std_logic;
SIGNAL \L26|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~6_combout\ : std_logic;
SIGNAL \L17|shl[24]~3_combout\ : std_logic;
SIGNAL \L22|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[0]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[1]~25_combout\ : std_logic;
SIGNAL \L22|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[1]~24_combout\ : std_logic;
SIGNAL \L22|shl[2]~23_combout\ : std_logic;
SIGNAL \L22|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[2]~22_combout\ : std_logic;
SIGNAL \L22|shl[3]~21_combout\ : std_logic;
SIGNAL \L22|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[3]~20_combout\ : std_logic;
SIGNAL \L22|shl[6]~19_combout\ : std_logic;
SIGNAL \L22|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[6]~18_combout\ : std_logic;
SIGNAL \L22|shl[7]~17_combout\ : std_logic;
SIGNAL \L22|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[7]~16_combout\ : std_logic;
SIGNAL \L22|shl[10]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[11]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[11]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[14]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[15]~15_combout\ : std_logic;
SIGNAL \L22|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[15]~14_combout\ : std_logic;
SIGNAL \L22|shl[16]~13_combout\ : std_logic;
SIGNAL \L22|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[16]~12_combout\ : std_logic;
SIGNAL \L22|shl[17]~11_combout\ : std_logic;
SIGNAL \L22|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[17]~10_combout\ : std_logic;
SIGNAL \L22|shl[19]~9_combout\ : std_logic;
SIGNAL \L22|shl[19]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[19]~8_combout\ : std_logic;
SIGNAL \L22|shl[20]~7_combout\ : std_logic;
SIGNAL \L22|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[20]~6_combout\ : std_logic;
SIGNAL \L22|shl[21]~5_combout\ : std_logic;
SIGNAL \L22|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[21]~4_combout\ : std_logic;
SIGNAL \L22|shl[22]~1_combout\ : std_logic;
SIGNAL \L22|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[22]~0_combout\ : std_logic;
SIGNAL \L22|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[24]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[24]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[25]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L22|shl[28]~3_combout\ : std_logic;
SIGNAL \L22|shl[28]~_emulated_q\ : std_logic;
SIGNAL \L22|shl[28]~2_combout\ : std_logic;
SIGNAL \L22|shl[29]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L22|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[1]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[1]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[3]~17_combout\ : std_logic;
SIGNAL \L30|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[3]~16_combout\ : std_logic;
SIGNAL \L30|shl[4]~15_combout\ : std_logic;
SIGNAL \L30|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[4]~14_combout\ : std_logic;
SIGNAL \L30|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[16]~5_combout\ : std_logic;
SIGNAL \L30|shl[6]~13_combout\ : std_logic;
SIGNAL \L30|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[6]~12_combout\ : std_logic;
SIGNAL \L30|shl[7]~11_combout\ : std_logic;
SIGNAL \L30|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[7]~10_combout\ : std_logic;
SIGNAL \L30|shl2[8]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[9]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[11]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[12]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[13]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[13]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[14]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[15]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[15]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[16]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[16]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[17]~9_combout\ : std_logic;
SIGNAL \L30|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[17]~8_combout\ : std_logic;
SIGNAL \L30|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[20]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[21]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[22]~3_combout\ : std_logic;
SIGNAL \L30|shl[22]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \L30|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[22]~2_combout\ : std_logic;
SIGNAL \L30|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[24]~5_combout\ : std_logic;
SIGNAL \L30|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[24]~4_combout\ : std_logic;
SIGNAL \L30|shl[25]~7_combout\ : std_logic;
SIGNAL \L30|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L30|shl[25]~6_combout\ : std_logic;
SIGNAL \L30|shl2[26]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L30|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L30|shl[31]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~5_combout\ : std_logic;
SIGNAL \L51|REG[31]~0_combout\ : std_logic;
SIGNAL \L14|WideOr3~0_combout\ : std_logic;
SIGNAL \L14|WideOr2~combout\ : std_logic;
SIGNAL \L21|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[0]~feeder_combout\ : std_logic;
SIGNAL \L21|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[1]~27_combout\ : std_logic;
SIGNAL \L21|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[1]~26_combout\ : std_logic;
SIGNAL \L21|shl[2]~25_combout\ : std_logic;
SIGNAL \L21|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[2]~24_combout\ : std_logic;
SIGNAL \L21|shl[3]~23_combout\ : std_logic;
SIGNAL \L21|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[3]~22_combout\ : std_logic;
SIGNAL \L21|shl2[4]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[6]~21_combout\ : std_logic;
SIGNAL \L21|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[6]~20_combout\ : std_logic;
SIGNAL \L21|shl[7]~19_combout\ : std_logic;
SIGNAL \L21|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[7]~18_combout\ : std_logic;
SIGNAL \L21|shl[8]~17_combout\ : std_logic;
SIGNAL \L21|shl[8]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[8]~16_combout\ : std_logic;
SIGNAL \L21|shl[9]~15_combout\ : std_logic;
SIGNAL \L21|shl[9]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[9]~14_combout\ : std_logic;
SIGNAL \L21|shl2[10]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[11]~feeder_combout\ : std_logic;
SIGNAL \L21|shl2[11]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L21|shl[15]~13_combout\ : std_logic;
SIGNAL \L21|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[15]~12_combout\ : std_logic;
SIGNAL \L21|shl[16]~11_combout\ : std_logic;
SIGNAL \L21|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[16]~10_combout\ : std_logic;
SIGNAL \L21|shl[19]~9_combout\ : std_logic;
SIGNAL \L21|shl[19]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[19]~8_combout\ : std_logic;
SIGNAL \L21|shl[20]~7_combout\ : std_logic;
SIGNAL \L21|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[20]~6_combout\ : std_logic;
SIGNAL \L21|shl[21]~5_combout\ : std_logic;
SIGNAL \L21|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[21]~4_combout\ : std_logic;
SIGNAL \L21|shl[22]~1_combout\ : std_logic;
SIGNAL \L21|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[22]~0_combout\ : std_logic;
SIGNAL \L21|shl[23]~3_combout\ : std_logic;
SIGNAL \L21|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L21|shl[23]~2_combout\ : std_logic;
SIGNAL \L21|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L21|shl2[24]~feeder_combout\ : std_logic;
SIGNAL \L21|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L21|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L29|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L29|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[1]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[2]~25_combout\ : std_logic;
SIGNAL \L29|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[2]~24_combout\ : std_logic;
SIGNAL \L29|shl2[3]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[4]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[5]~23_combout\ : std_logic;
SIGNAL \L29|shl[5]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[5]~22_combout\ : std_logic;
SIGNAL \L29|shl[6]~19_combout\ : std_logic;
SIGNAL \L29|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[6]~18_combout\ : std_logic;
SIGNAL \L29|shl[7]~17_combout\ : std_logic;
SIGNAL \L29|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[7]~16_combout\ : std_logic;
SIGNAL \L29|shl[10]~15_combout\ : std_logic;
SIGNAL \L29|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[10]~14_combout\ : std_logic;
SIGNAL \L29|shl[11]~13_combout\ : std_logic;
SIGNAL \L29|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[11]~12_combout\ : std_logic;
SIGNAL \L29|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[14]~11_combout\ : std_logic;
SIGNAL \L29|shl[14]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[14]~10_combout\ : std_logic;
SIGNAL \L29|shl[15]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[16]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L29|shl2[18]~feeder_combout\ : std_logic;
SIGNAL \L29|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[20]~9_combout\ : std_logic;
SIGNAL \L29|shl[20]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[20]~8_combout\ : std_logic;
SIGNAL \L29|shl[21]~7_combout\ : std_logic;
SIGNAL \L29|shl[21]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[21]~6_combout\ : std_logic;
SIGNAL \L29|shl[22]~3_combout\ : std_logic;
SIGNAL \L29|shl[22]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[22]~2_combout\ : std_logic;
SIGNAL \L29|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L29|shl[25]~5_combout\ : std_logic;
SIGNAL \L29|shl[25]~_emulated_q\ : std_logic;
SIGNAL \L29|shl[25]~4_combout\ : std_logic;
SIGNAL \L29|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L29|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~11_combout\ : std_logic;
SIGNAL \L17|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[0]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[1]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[2]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[2]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[3]~21_combout\ : std_logic;
SIGNAL \L17|shl[3]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[3]~20_combout\ : std_logic;
SIGNAL \L17|shl[4]~19_combout\ : std_logic;
SIGNAL \L17|shl[4]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[4]~18_combout\ : std_logic;
SIGNAL \L17|shl[6]~17_combout\ : std_logic;
SIGNAL \L17|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[6]~16_combout\ : std_logic;
SIGNAL \L17|shl[7]~15_combout\ : std_logic;
SIGNAL \L17|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[7]~14_combout\ : std_logic;
SIGNAL \L17|shl2[8]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[9]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[10]~13_combout\ : std_logic;
SIGNAL \L17|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[10]~12_combout\ : std_logic;
SIGNAL \L17|shl[11]~11_combout\ : std_logic;
SIGNAL \L17|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[11]~10_combout\ : std_logic;
SIGNAL \L17|shl[15]~9_combout\ : std_logic;
SIGNAL \L17|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[15]~8_combout\ : std_logic;
SIGNAL \L17|shl[16]~7_combout\ : std_logic;
SIGNAL \L17|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[16]~6_combout\ : std_logic;
SIGNAL \L17|shl[17]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[18]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[18]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[19]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[19]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[20]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[21]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L17|shl[23]~1_combout\ : std_logic;
SIGNAL \L17|shl[23]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[23]~0_combout\ : std_logic;
SIGNAL \L17|shl[24]~5_combout\ : std_logic;
SIGNAL \L17|shl[24]~_emulated_q\ : std_logic;
SIGNAL \L17|shl[24]~4_combout\ : std_logic;
SIGNAL \L17|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L17|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[31]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[1]~21_combout\ : std_logic;
SIGNAL \L25|shl[1]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[1]~20_combout\ : std_logic;
SIGNAL \L25|shl[2]~19_combout\ : std_logic;
SIGNAL \L25|shl[2]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[2]~18_combout\ : std_logic;
SIGNAL \L25|shl2[4]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[5]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[6]~17_combout\ : std_logic;
SIGNAL \L25|shl[6]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[6]~16_combout\ : std_logic;
SIGNAL \L25|shl[7]~15_combout\ : std_logic;
SIGNAL \L25|shl[7]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[7]~14_combout\ : std_logic;
SIGNAL \L25|shl2[8]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[9]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[10]~13_combout\ : std_logic;
SIGNAL \L25|shl[10]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[10]~12_combout\ : std_logic;
SIGNAL \L25|shl[11]~11_combout\ : std_logic;
SIGNAL \L25|shl[11]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[11]~10_combout\ : std_logic;
SIGNAL \L25|shl[12]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[15]~9_combout\ : std_logic;
SIGNAL \L25|shl[15]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[15]~8_combout\ : std_logic;
SIGNAL \L25|shl[16]~7_combout\ : std_logic;
SIGNAL \L25|shl[16]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[16]~6_combout\ : std_logic;
SIGNAL \L25|shl[17]~3_combout\ : std_logic;
SIGNAL \L25|shl[17]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[17]~2_combout\ : std_logic;
SIGNAL \L25|shl[18]~1_combout\ : std_logic;
SIGNAL \L25|shl[18]~_emulated_q\ : std_logic;
SIGNAL \L25|shl[18]~0_combout\ : std_logic;
SIGNAL \L25|shl2[20]~feeder_combout\ : std_logic;
SIGNAL \L25|shl[21]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[21]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[22]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[23]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[25]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[27]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[28]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[29]~feeder_combout\ : std_logic;
SIGNAL \L25|shl2[30]~feeder_combout\ : std_logic;
SIGNAL \L51|REG[31]~12_combout\ : std_logic;
SIGNAL \L51|REG[31]~3_combout\ : std_logic;
SIGNAL \L14|WideOr3~1_combout\ : std_logic;
SIGNAL \L14|WideOr3~combout\ : std_logic;
SIGNAL \L51|REG[31]~4_combout\ : std_logic;
SIGNAL \L9|process_0~0_combout\ : std_logic;
SIGNAL \L9|contador[1]~0_combout\ : std_logic;
SIGNAL \L9|Add0~2_combout\ : std_logic;
SIGNAL \L9|Add0~1_combout\ : std_logic;
SIGNAL \L9|Add0~0_combout\ : std_logic;
SIGNAL \L12|Equal0~0_combout\ : std_logic;
SIGNAL \L32|EA.E1~0_combout\ : std_logic;
SIGNAL \L32|EA.E1~q\ : std_logic;
SIGNAL \L32|Selector3~0_combout\ : std_logic;
SIGNAL \L32|EA.E2~q\ : std_logic;
SIGNAL \L49|REG[2]~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \L13|Add0~10\ : std_logic;
SIGNAL \L13|Add0~6\ : std_logic;
SIGNAL \L13|Add0~2\ : std_logic;
SIGNAL \L13|Add0~13_sumout\ : std_logic;
SIGNAL \L49|REG[4]~6_combout\ : std_logic;
SIGNAL \L13|Add0~5_sumout\ : std_logic;
SIGNAL \L49|REG[2]~2_combout\ : std_logic;
SIGNAL \L49|Equal1~0_combout\ : std_logic;
SIGNAL \L49|REG[1]~3_combout\ : std_logic;
SIGNAL \L49|REG[0]~5_combout\ : std_logic;
SIGNAL \L49|REG[0]~24_combout\ : std_logic;
SIGNAL \L13|Add0~9_sumout\ : std_logic;
SIGNAL \L49|REG[1]~4_combout\ : std_logic;
SIGNAL \L13|Add0~1_sumout\ : std_logic;
SIGNAL \L49|REG[3]~1_combout\ : std_logic;
SIGNAL \L59|F[0]~0_combout\ : std_logic;
SIGNAL \L49|REG[1]~20_combout\ : std_logic;
SIGNAL \L59|F[1]~1_combout\ : std_logic;
SIGNAL \L59|F[2]~2_combout\ : std_logic;
SIGNAL \L59|F[3]~3_combout\ : std_logic;
SIGNAL \L59|F[4]~4_combout\ : std_logic;
SIGNAL \L59|F[5]~5_combout\ : std_logic;
SIGNAL \L59|F[6]~6_combout\ : std_logic;
SIGNAL \L13|Add0~14\ : std_logic;
SIGNAL \L13|Add0~30\ : std_logic;
SIGNAL \L13|Add0~26\ : std_logic;
SIGNAL \L13|Add0~33_sumout\ : std_logic;
SIGNAL \L49|REG[7]~11_combout\ : std_logic;
SIGNAL \L13|Add0~34\ : std_logic;
SIGNAL \L13|Add0~22\ : std_logic;
SIGNAL \L13|Add0~17_sumout\ : std_logic;
SIGNAL \L49|REG[9]~7_combout\ : std_logic;
SIGNAL \L13|Add0~29_sumout\ : std_logic;
SIGNAL \L49|REG[5]~10_combout\ : std_logic;
SIGNAL \L13|Add0~21_sumout\ : std_logic;
SIGNAL \L49|REG[8]~8_combout\ : std_logic;
SIGNAL \L13|Add0~25_sumout\ : std_logic;
SIGNAL \L49|REG[6]~9_combout\ : std_logic;
SIGNAL \L58|F[0]~0_combout\ : std_logic;
SIGNAL \L58|F[1]~1_combout\ : std_logic;
SIGNAL \L58|F[2]~2_combout\ : std_logic;
SIGNAL \L58|F[3]~3_combout\ : std_logic;
SIGNAL \L58|F[4]~4_combout\ : std_logic;
SIGNAL \L58|F[5]~5_combout\ : std_logic;
SIGNAL \L58|F[6]~6_combout\ : std_logic;
SIGNAL \L49|REG[11]~16_combout\ : std_logic;
SIGNAL \L49|REG[12]~14_combout\ : std_logic;
SIGNAL \L49|REG[10]~15_combout\ : std_logic;
SIGNAL \L14|WideOr0~combout\ : std_logic;
SIGNAL \L49|REG[13]~13_combout\ : std_logic;
SIGNAL \L49|REG[14]~12_combout\ : std_logic;
SIGNAL \L49|Equal1~1_combout\ : std_logic;
SIGNAL \L57|F[0]~0_combout\ : std_logic;
SIGNAL \L57|F[1]~1_combout\ : std_logic;
SIGNAL \L57|F[2]~2_combout\ : std_logic;
SIGNAL \L57|F[3]~3_combout\ : std_logic;
SIGNAL \L57|F[4]~4_combout\ : std_logic;
SIGNAL \L57|F[5]~5_combout\ : std_logic;
SIGNAL \L57|F[6]~6_combout\ : std_logic;
SIGNAL \L56|F[0]~0_combout\ : std_logic;
SIGNAL \L56|F[1]~1_combout\ : std_logic;
SIGNAL \L49|REG[22]~17_combout\ : std_logic;
SIGNAL \L56|F[3]~2_combout\ : std_logic;
SIGNAL \L56|F[5]~3_combout\ : std_logic;
SIGNAL \L49|REG[20]~18_combout\ : std_logic;
SIGNAL \L49|REG[21]~19_combout\ : std_logic;
SIGNAL \L55|F[0]~0_combout\ : std_logic;
SIGNAL \L55|F[1]~1_combout\ : std_logic;
SIGNAL \L55|Equal29~0_combout\ : std_logic;
SIGNAL \L55|F[3]~2_combout\ : std_logic;
SIGNAL \L55|F[4]~3_combout\ : std_logic;
SIGNAL \L55|F[5]~4_combout\ : std_logic;
SIGNAL \L55|F[6]~5_combout\ : std_logic;
SIGNAL \L52|REG[0]~3_combout\ : std_logic;
SIGNAL \L52|REG[0]~2_combout\ : std_logic;
SIGNAL \L52|REG[0]~0_combout\ : std_logic;
SIGNAL \L14|WideOr1~combout\ : std_logic;
SIGNAL \L52|REG[0]~1_combout\ : std_logic;
SIGNAL \L52|REG[0]~69_combout\ : std_logic;
SIGNAL \L52|REG[1]~7_combout\ : std_logic;
SIGNAL \L52|REG[1]~4_combout\ : std_logic;
SIGNAL \L52|REG[1]~6_combout\ : std_logic;
SIGNAL \L52|REG[1]~5_combout\ : std_logic;
SIGNAL \L52|REG[1]~65_combout\ : std_logic;
SIGNAL \L52|REG[2]~8_combout\ : std_logic;
SIGNAL \L52|REG[2]~11_combout\ : std_logic;
SIGNAL \L52|REG[2]~10_combout\ : std_logic;
SIGNAL \L52|REG[2]~9_combout\ : std_logic;
SIGNAL \L52|REG[2]~61_combout\ : std_logic;
SIGNAL \L52|REG[3]~12_combout\ : std_logic;
SIGNAL \L52|REG[3]~14_combout\ : std_logic;
SIGNAL \L52|REG[3]~15_combout\ : std_logic;
SIGNAL \L52|REG[3]~13_combout\ : std_logic;
SIGNAL \L52|REG[3]~57_combout\ : std_logic;
SIGNAL \L52|REG[4]~16_combout\ : std_logic;
SIGNAL \L52|REG[4]~19_combout\ : std_logic;
SIGNAL \L52|REG[4]~18_combout\ : std_logic;
SIGNAL \L52|REG[4]~17_combout\ : std_logic;
SIGNAL \L52|REG[4]~53_combout\ : std_logic;
SIGNAL \L52|REG[5]~22_combout\ : std_logic;
SIGNAL \L52|REG[5]~20_combout\ : std_logic;
SIGNAL \L52|REG[5]~23_combout\ : std_logic;
SIGNAL \L52|REG[5]~21_combout\ : std_logic;
SIGNAL \L52|REG[5]~49_combout\ : std_logic;
SIGNAL \L52|REG[6]~24_combout\ : std_logic;
SIGNAL \L52|REG[6]~26_combout\ : std_logic;
SIGNAL \L52|REG[6]~27_combout\ : std_logic;
SIGNAL \L52|REG[6]~25_combout\ : std_logic;
SIGNAL \L52|REG[6]~45_combout\ : std_logic;
SIGNAL \L52|REG[7]~31_combout\ : std_logic;
SIGNAL \L52|REG[7]~28_combout\ : std_logic;
SIGNAL \L52|REG[7]~30_combout\ : std_logic;
SIGNAL \L52|REG[7]~29_combout\ : std_logic;
SIGNAL \L52|REG[7]~41_combout\ : std_logic;
SIGNAL \L52|REG[8]~32_combout\ : std_logic;
SIGNAL \L52|REG[8]~35_combout\ : std_logic;
SIGNAL \L52|REG[8]~34_combout\ : std_logic;
SIGNAL \L52|REG[8]~33_combout\ : std_logic;
SIGNAL \L52|REG[8]~37_combout\ : std_logic;
SIGNAL \L6|sig_led~0_combout\ : std_logic;
SIGNAL \L52|REG[9]~36_combout\ : std_logic;
SIGNAL \L7|contador2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L23|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L8|contador2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L15|speed\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \L17|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L7|contador1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L19|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L9|contador\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L16|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L8|contador1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L16|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L31|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L26|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L24|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L25|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L22|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L30|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L29|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L27|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L21|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L20|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L19|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L28|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L18|shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L23|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L17|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L31|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L26|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L24|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L25|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L22|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L30|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L29|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L27|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L21|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L20|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L28|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L18|shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|conta5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|conta1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|conta4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|conta3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \L29|ALT_INV_shl[5]~21_combout\ : std_logic;
SIGNAL \L25|ALT_INV_shl[16]~5_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[28]~19_combout\ : std_logic;
SIGNAL \L26|ALT_INV_shl[26]~5_combout\ : std_logic;
SIGNAL \L17|ALT_INV_shl[24]~3_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[24]~9_combout\ : std_logic;
SIGNAL \L24|ALT_INV_shl[24]~1_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[23]~5_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl[23]~3_combout\ : std_logic;
SIGNAL \L28|ALT_INV_shl[22]~1_combout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[22]~1_combout\ : std_logic;
SIGNAL \L27|ALT_INV_shl[22]~1_combout\ : std_logic;
SIGNAL \L29|ALT_INV_shl[22]~1_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[22]~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_conta1[0]~0_combout\ : std_logic;
SIGNAL \L8|ALT_INV_contador1[1]~8_combout\ : std_logic;
SIGNAL \L8|ALT_INV_contador1[2]~7_combout\ : std_logic;
SIGNAL \L8|ALT_INV_contador1[3]~6_combout\ : std_logic;
SIGNAL \L8|ALT_INV_contador1[4]~5_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~12_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~11_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~10_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~9_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~8_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~7_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~6_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~5_combout\ : std_logic;
SIGNAL \L32|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \L21|ALT_INV_shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L22|ALT_INV_shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L29|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L28|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L31|ALT_INV_shl2\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \L16|ALT_INV_shl2\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \L19|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L18|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L21|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L23|ALT_INV_shl2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L22|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L24|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L26|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L29|ALT_INV_shl2\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \L28|ALT_INV_shl2\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \L31|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L30|ALT_INV_shl2\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \L17|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L16|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L20|ALT_INV_shl2\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \L25|ALT_INV_shl2\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \L24|ALT_INV_shl2\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \L28|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \L21|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl2\ : std_logic_vector(27 DOWNTO 1);
SIGNAL \L19|ALT_INV_shl2\ : std_logic_vector(26 DOWNTO 1);
SIGNAL \L18|ALT_INV_shl2\ : std_logic_vector(28 DOWNTO 1);
SIGNAL \L23|ALT_INV_shl[1]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \L29|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl2\ : std_logic_vector(23 DOWNTO 1);
SIGNAL \L19|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[2]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \L51|ALT_INV_REG[31]~0_combout\ : std_logic;
SIGNAL \L8|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \L31|ALT_INV_shl[31]~22_combout\ : std_logic;
SIGNAL \L10|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L11|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L11|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L10|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L12|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L1|ALT_INV_btn1state.SaidaAtiva~q\ : std_logic;
SIGNAL \L1|ALT_INV_btn0state.SaidaAtiva~q\ : std_logic;
SIGNAL \L52|ALT_INV_REG[8]~35_combout\ : std_logic;
SIGNAL \L25|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 4);
SIGNAL \L52|ALT_INV_REG[8]~34_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[8]~33_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[8]~32_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl\ : std_logic_vector(31 DOWNTO 4);
SIGNAL \L52|ALT_INV_REG[7]~31_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[7]~30_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[7]~29_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[7]~28_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[6]~27_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[6]~26_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[6]~25_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[6]~24_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[5]~23_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[5]~22_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[5]~21_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[5]~20_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[4]~19_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[4]~18_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[4]~17_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[4]~16_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[3]~15_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[3]~14_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[3]~13_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[3]~12_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[2]~11_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[2]~10_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[2]~9_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[2]~8_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[1]~7_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[1]~6_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[1]~5_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[1]~4_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[0]~3_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[0]~2_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[0]~1_combout\ : std_logic;
SIGNAL \L52|ALT_INV_REG[0]~0_combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr3~combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \L55|ALT_INV_F[6]~5_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[21]~19_combout\ : std_logic;
SIGNAL \L32|ALT_INV_EA.E1~q\ : std_logic;
SIGNAL \L15|ALT_INV_speed\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \L15|ALT_INV_EA.S3~q\ : std_logic;
SIGNAL \L49|ALT_INV_REG[20]~18_combout\ : std_logic;
SIGNAL \L15|ALT_INV_EA.S2~q\ : std_logic;
SIGNAL \L15|ALT_INV_EA.S0~q\ : std_logic;
SIGNAL \L15|ALT_INV_EA.S5~q\ : std_logic;
SIGNAL \L15|ALT_INV_EA.S4~q\ : std_logic;
SIGNAL \L56|ALT_INV_F[5]~3_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[22]~17_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[11]~16_combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SD~q\ : std_logic;
SIGNAL \L9|ALT_INV_contador\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L49|ALT_INV_REG[10]~15_combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr3~1_combout\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SE~q\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SC~q\ : std_logic;
SIGNAL \L49|ALT_INV_REG[12]~14_combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SB~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SA~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S9~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S8~q\ : std_logic;
SIGNAL \L49|ALT_INV_REG[13]~13_combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \L14|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S0~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S3~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S2~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S1~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S6~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S5~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S4~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.S7~q\ : std_logic;
SIGNAL \L49|ALT_INV_REG[14]~12_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[7]~11_combout\ : std_logic;
SIGNAL \L7|ALT_INV_contador1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L8|ALT_INV_contador1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L49|ALT_INV_REG[5]~10_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[6]~9_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[8]~8_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[9]~7_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[4]~6_combout\ : std_logic;
SIGNAL \L7|ALT_INV_contador2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \L49|ALT_INV_REG[0]~5_combout\ : std_logic;
SIGNAL \L49|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \L8|ALT_INV_contador2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \L49|ALT_INV_REG[1]~4_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[1]~3_combout\ : std_logic;
SIGNAL \L49|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[2]~2_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[3]~1_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[2]~0_combout\ : std_logic;
SIGNAL \L32|ALT_INV_EA.E3~q\ : std_logic;
SIGNAL \L32|ALT_INV_EA.E2~q\ : std_logic;
SIGNAL \L32|ALT_INV_EA.E0~q\ : std_logic;
SIGNAL \L49|ALT_INV_REG[0]~24_combout\ : std_logic;
SIGNAL \L49|ALT_INV_REG[1]~20_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \L6|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \L6|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \L6|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \L6|ALT_INV_Add3~69_sumout\ : std_logic;
SIGNAL \L6|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \L13|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[3]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl2\ : std_logic_vector(29 DOWNTO 3);
SIGNAL \L30|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L45|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \L31|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[4]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[5]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[5]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[5]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[6]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[7]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[8]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[8]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[8]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[8]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[9]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[9]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[9]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[10]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[11]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[12]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[12]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[13]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[14]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[15]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[16]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L16|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[17]~_emulated_q\ : std_logic;
SIGNAL \L25|ALT_INV_shl[18]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[18]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[19]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[19]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[19]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[19]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[19]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[20]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L39|ALT_INV_REG~1_combout\ : std_logic;
SIGNAL \L45|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[22]~3_combout\ : std_logic;
SIGNAL \L16|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L45|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \L23|ALT_INV_shl[21]~_emulated_q\ : std_logic;
SIGNAL \L39|ALT_INV_REG[22]~0_combout\ : std_logic;
SIGNAL \L1|ALT_INV_btn2state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|ALT_INV_btn3state.EsperaApertar~q\ : std_logic;
SIGNAL \L8|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \L50|ALT_INV_REG~0_combout\ : std_logic;
SIGNAL \L50|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \L50|ALT_INV_REG~4_combout\ : std_logic;
SIGNAL \L50|ALT_INV_REG~1_combout\ : std_logic;
SIGNAL \L50|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \L6|ALT_INV_conta3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \L50|ALT_INV_REG~2_combout\ : std_logic;
SIGNAL \L50|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \L6|ALT_INV_conta4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \L50|ALT_INV_REG~3_combout\ : std_logic;
SIGNAL \L50|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \L6|ALT_INV_conta1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \L1|ALT_INV_btn1state.EsperaApertar~q\ : std_logic;
SIGNAL \L1|ALT_INV_btn0state.EsperaApertar~q\ : std_logic;
SIGNAL \L6|ALT_INV_sig_led~0_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \L6|ALT_INV_conta5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \L6|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \L6|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \L16|ALT_INV_shl[29]~0_combout\ : std_logic;
SIGNAL \L16|ALT_INV_shl[29]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[29]~22_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[29]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[28]~2_combout\ : std_logic;
SIGNAL \L31|ALT_INV_shl[28]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[28]~20_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[28]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[28]~8_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl[28]~_emulated_q\ : std_logic;
SIGNAL \L22|ALT_INV_shl[28]~2_combout\ : std_logic;
SIGNAL \L22|ALT_INV_shl[28]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[27]~8_combout\ : std_logic;
SIGNAL \L26|ALT_INV_shl[27]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[27]~16_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[27]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[26]~6_combout\ : std_logic;
SIGNAL \L24|ALT_INV_shl[26]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[26]~6_combout\ : std_logic;
SIGNAL \L26|ALT_INV_shl[26]~_emulated_q\ : std_logic;
SIGNAL \L31|ALT_INV_shl[26]~0_combout\ : std_logic;
SIGNAL \L31|ALT_INV_shl[26]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[26]~14_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[26]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[26]~4_combout\ : std_logic;
SIGNAL \L23|ALT_INV_shl[26]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[25]~4_combout\ : std_logic;
SIGNAL \L24|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[25]~6_combout\ : std_logic;
SIGNAL \L27|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[25]~2_combout\ : std_logic;
SIGNAL \L26|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[25]~4_combout\ : std_logic;
SIGNAL \L29|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[25]~6_combout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[25]~12_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[25]~2_combout\ : std_logic;
SIGNAL \L23|ALT_INV_shl[25]~_emulated_q\ : std_logic;
SIGNAL \L24|ALT_INV_shl[24]~2_combout\ : std_logic;
SIGNAL \L24|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[24]~4_combout\ : std_logic;
SIGNAL \L27|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[24]~0_combout\ : std_logic;
SIGNAL \L26|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[24]~6_combout\ : std_logic;
SIGNAL \L28|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[24]~4_combout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[24]~4_combout\ : std_logic;
SIGNAL \L17|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[24]~4_combout\ : std_logic;
SIGNAL \L19|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[24]~10_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[24]~6_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L23|ALT_INV_shl[24]~0_combout\ : std_logic;
SIGNAL \L23|ALT_INV_shl[24]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[23]~4_combout\ : std_logic;
SIGNAL \L28|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L17|ALT_INV_shl[23]~0_combout\ : std_logic;
SIGNAL \L17|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[23]~2_combout\ : std_logic;
SIGNAL \L19|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[23]~6_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[23]~2_combout\ : std_logic;
SIGNAL \L21|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[23]~4_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl[23]~_emulated_q\ : std_logic;
SIGNAL \L27|ALT_INV_shl[22]~2_combout\ : std_logic;
SIGNAL \L27|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L29|ALT_INV_shl[22]~2_combout\ : std_logic;
SIGNAL \L29|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L28|ALT_INV_shl[22]~2_combout\ : std_logic;
SIGNAL \L28|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L30|ALT_INV_shl[22]~2_combout\ : std_logic;
SIGNAL \L30|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L19|ALT_INV_shl[22]~0_combout\ : std_logic;
SIGNAL \L19|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L18|ALT_INV_shl[22]~2_combout\ : std_logic;
SIGNAL \L18|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L21|ALT_INV_shl[22]~0_combout\ : std_logic;
SIGNAL \L21|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L20|ALT_INV_shl[22]~0_combout\ : std_logic;
SIGNAL \L20|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L26|ALT_INV_shl[22]~36_combout\ : std_logic;
SIGNAL \L22|ALT_INV_shl[22]~0_combout\ : std_logic;
SIGNAL \L22|ALT_INV_shl[22]~_emulated_q\ : std_logic;
SIGNAL \L15|ALT_INV_EA.S1~q\ : std_logic;
SIGNAL \L1|ALT_INV_btn2state.SaidaAtiva~q\ : std_logic;
SIGNAL \L1|ALT_INV_btn3state.SaidaAtiva~q\ : std_logic;
SIGNAL \L14|ALT_INV_EA.SF~q\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~4_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~3_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~2_combout\ : std_logic;
SIGNAL \L51|ALT_INV_REG[31]~1_combout\ : std_logic;

BEGIN

ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LEDR <= ww_LEDR;
ww_KEY <= KEY;
ww_CLOCK_50 <= CLOCK_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\L29|ALT_INV_shl[5]~21_combout\ <= NOT \L29|shl[5]~21_combout\;
\L25|ALT_INV_shl[16]~5_combout\ <= NOT \L25|shl[16]~5_combout\;
\L18|ALT_INV_shl[28]~19_combout\ <= NOT \L18|shl[28]~19_combout\;
\L26|ALT_INV_shl[26]~5_combout\ <= NOT \L26|shl[26]~5_combout\;
\L17|ALT_INV_shl[24]~3_combout\ <= NOT \L17|shl[24]~3_combout\;
\L18|ALT_INV_shl[24]~9_combout\ <= NOT \L18|shl[24]~9_combout\;
\L24|ALT_INV_shl[24]~1_combout\ <= NOT \L24|shl[24]~1_combout\;
\L18|ALT_INV_shl[23]~5_combout\ <= NOT \L18|shl[23]~5_combout\;
\L20|ALT_INV_shl[23]~3_combout\ <= NOT \L20|shl[23]~3_combout\;
\L28|ALT_INV_shl[22]~1_combout\ <= NOT \L28|shl[22]~1_combout\;
\L30|ALT_INV_shl[22]~1_combout\ <= NOT \L30|shl[22]~1_combout\;
\L27|ALT_INV_shl[22]~1_combout\ <= NOT \L27|shl[22]~1_combout\;
\L29|ALT_INV_shl[22]~1_combout\ <= NOT \L29|shl[22]~1_combout\;
\L18|ALT_INV_shl[22]~1_combout\ <= NOT \L18|shl[22]~1_combout\;
\L6|ALT_INV_conta1[0]~0_combout\ <= NOT \L6|conta1[0]~0_combout\;
\L8|ALT_INV_contador1[1]~8_combout\ <= NOT \L8|contador1[1]~8_combout\;
\L8|ALT_INV_contador1[2]~7_combout\ <= NOT \L8|contador1[2]~7_combout\;
\L8|ALT_INV_contador1[3]~6_combout\ <= NOT \L8|contador1[3]~6_combout\;
\L8|ALT_INV_contador1[4]~5_combout\ <= NOT \L8|contador1[4]~5_combout\;
\L51|ALT_INV_REG[31]~12_combout\ <= NOT \L51|REG[31]~12_combout\;
\L51|ALT_INV_REG[31]~11_combout\ <= NOT \L51|REG[31]~11_combout\;
\L51|ALT_INV_REG[31]~10_combout\ <= NOT \L51|REG[31]~10_combout\;
\L51|ALT_INV_REG[31]~9_combout\ <= NOT \L51|REG[31]~9_combout\;
\L51|ALT_INV_REG[31]~8_combout\ <= NOT \L51|REG[31]~8_combout\;
\L51|ALT_INV_REG[31]~7_combout\ <= NOT \L51|REG[31]~7_combout\;
\L51|ALT_INV_REG[31]~6_combout\ <= NOT \L51|REG[31]~6_combout\;
\L51|ALT_INV_REG[31]~5_combout\ <= NOT \L51|REG[31]~5_combout\;
\L32|ALT_INV_Selector3~1_combout\ <= NOT \L32|Selector3~1_combout\;
\L21|ALT_INV_shl2\(31) <= NOT \L21|shl2\(31);
\L22|ALT_INV_shl2\(31) <= NOT \L22|shl2\(31);
\L29|ALT_INV_shl\(0) <= NOT \L29|shl\(0);
\L28|ALT_INV_shl\(0) <= NOT \L28|shl\(0);
\L31|ALT_INV_shl2\(31) <= NOT \L31|shl2\(31);
\L16|ALT_INV_shl2\(31) <= NOT \L16|shl2\(31);
\L19|ALT_INV_shl\(0) <= NOT \L19|shl\(0);
\L18|ALT_INV_shl\(0) <= NOT \L18|shl\(0);
\L21|ALT_INV_shl\(0) <= NOT \L21|shl\(0);
\L23|ALT_INV_shl2\(31) <= NOT \L23|shl2\(31);
\L22|ALT_INV_shl\(0) <= NOT \L22|shl\(0);
\L24|ALT_INV_shl\(0) <= NOT \L24|shl\(0);
\L26|ALT_INV_shl\(0) <= NOT \L26|shl\(0);
\L29|ALT_INV_shl2\(0) <= NOT \L29|shl2\(0);
\L28|ALT_INV_shl2\(0) <= NOT \L28|shl2\(0);
\L31|ALT_INV_shl\(0) <= NOT \L31|shl\(0);
\L30|ALT_INV_shl2\(0) <= NOT \L30|shl2\(0);
\L17|ALT_INV_shl\(0) <= NOT \L17|shl\(0);
\L16|ALT_INV_shl\(0) <= NOT \L16|shl\(0);
\L21|ALT_INV_shl2\(0) <= NOT \L21|shl2\(0);
\L20|ALT_INV_shl2\(0) <= NOT \L20|shl2\(0);
\L22|ALT_INV_shl2\(0) <= NOT \L22|shl2\(0);
\L25|ALT_INV_shl2\(0) <= NOT \L25|shl2\(0);
\L24|ALT_INV_shl2\(0) <= NOT \L24|shl2\(0);
\L28|ALT_INV_shl[1]~_emulated_q\ <= NOT \L28|shl[1]~_emulated_q\;
\L30|ALT_INV_shl\(1) <= NOT \L30|shl\(1);
\L18|ALT_INV_shl\(1) <= NOT \L18|shl\(1);
\L21|ALT_INV_shl[1]~_emulated_q\ <= NOT \L21|shl[1]~_emulated_q\;
\L23|ALT_INV_shl2\(0) <= NOT \L23|shl2\(0);
\L22|ALT_INV_shl[1]~_emulated_q\ <= NOT \L22|shl[1]~_emulated_q\;
\L25|ALT_INV_shl[1]~_emulated_q\ <= NOT \L25|shl[1]~_emulated_q\;
\L24|ALT_INV_shl[1]~_emulated_q\ <= NOT \L24|shl[1]~_emulated_q\;
\L27|ALT_INV_shl2\(1) <= NOT \L27|shl2\(1);
\L29|ALT_INV_shl2\(1) <= NOT \L29|shl2\(1);
\L31|ALT_INV_shl\(1) <= NOT \L31|shl\(1);
\L17|ALT_INV_shl\(1) <= NOT \L17|shl\(1);
\L19|ALT_INV_shl2\(1) <= NOT \L19|shl2\(1);
\L18|ALT_INV_shl2\(1) <= NOT \L18|shl2\(1);
\L21|ALT_INV_shl2\(1) <= NOT \L21|shl2\(1);
\L20|ALT_INV_shl2\(1) <= NOT \L20|shl2\(1);
\L23|ALT_INV_shl[1]~_emulated_q\ <= NOT \L23|shl[1]~_emulated_q\;
\L22|ALT_INV_shl2\(1) <= NOT \L22|shl2\(1);
\L25|ALT_INV_shl2\(1) <= NOT \L25|shl2\(1);
\L24|ALT_INV_shl2\(1) <= NOT \L24|shl2\(1);
\L27|ALT_INV_shl\(2) <= NOT \L27|shl\(2);
\L29|ALT_INV_shl[2]~_emulated_q\ <= NOT \L29|shl[2]~_emulated_q\;
\L28|ALT_INV_shl\(2) <= NOT \L28|shl\(2);
\L31|ALT_INV_shl2\(1) <= NOT \L31|shl2\(1);
\L30|ALT_INV_shl\(2) <= NOT \L30|shl\(2);
\L17|ALT_INV_shl2\(1) <= NOT \L17|shl2\(1);
\L16|ALT_INV_shl2\(1) <= NOT \L16|shl2\(1);
\L19|ALT_INV_shl[2]~_emulated_q\ <= NOT \L19|shl[2]~_emulated_q\;
\L21|ALT_INV_shl[2]~_emulated_q\ <= NOT \L21|shl[2]~_emulated_q\;
\L22|ALT_INV_shl[2]~_emulated_q\ <= NOT \L22|shl[2]~_emulated_q\;
\L25|ALT_INV_shl[2]~_emulated_q\ <= NOT \L25|shl[2]~_emulated_q\;
\L24|ALT_INV_shl[2]~_emulated_q\ <= NOT \L24|shl[2]~_emulated_q\;
\L23|ALT_INV_shl\(31) <= NOT \L23|shl\(31);
\L19|ALT_INV_shl\(31) <= NOT \L19|shl\(31);
\L31|ALT_INV_shl\(31) <= NOT \L31|shl\(31);
\L27|ALT_INV_shl\(31) <= NOT \L27|shl\(31);
\L51|ALT_INV_REG[31]~0_combout\ <= NOT \L51|REG[31]~0_combout\;
\L22|ALT_INV_shl\(31) <= NOT \L22|shl\(31);
\L18|ALT_INV_shl\(31) <= NOT \L18|shl\(31);
\L30|ALT_INV_shl\(31) <= NOT \L30|shl\(31);
\L26|ALT_INV_shl\(31) <= NOT \L26|shl\(31);
\L8|ALT_INV_process_0~0_combout\ <= NOT \L8|process_0~0_combout\;
\L31|ALT_INV_shl[31]~22_combout\ <= NOT \L31|shl[31]~22_combout\;
\L10|ALT_INV_Equal0~1_combout\ <= NOT \L10|Equal0~1_combout\;
\L11|ALT_INV_Equal0~1_combout\ <= NOT \L11|Equal0~1_combout\;
\L11|ALT_INV_Equal0~0_combout\ <= NOT \L11|Equal0~0_combout\;
\L10|ALT_INV_Equal0~0_combout\ <= NOT \L10|Equal0~0_combout\;
\L12|ALT_INV_Equal0~0_combout\ <= NOT \L12|Equal0~0_combout\;
\L1|ALT_INV_btn1state.SaidaAtiva~q\ <= NOT \L1|btn1state.SaidaAtiva~q\;
\L1|ALT_INV_btn0state.SaidaAtiva~q\ <= NOT \L1|btn0state.SaidaAtiva~q\;
\L52|ALT_INV_REG[8]~35_combout\ <= NOT \L52|REG[8]~35_combout\;
\L25|ALT_INV_shl\(30) <= NOT \L25|shl\(30);
\L24|ALT_INV_shl\(30) <= NOT \L24|shl\(30);
\L27|ALT_INV_shl\(30) <= NOT \L27|shl\(30);
\L26|ALT_INV_shl\(30) <= NOT \L26|shl\(30);
\L52|ALT_INV_REG[8]~34_combout\ <= NOT \L52|REG[8]~34_combout\;
\L29|ALT_INV_shl\(30) <= NOT \L29|shl\(30);
\L28|ALT_INV_shl\(30) <= NOT \L28|shl\(30);
\L31|ALT_INV_shl\(30) <= NOT \L31|shl\(30);
\L30|ALT_INV_shl\(30) <= NOT \L30|shl\(30);
\L52|ALT_INV_REG[8]~33_combout\ <= NOT \L52|REG[8]~33_combout\;
\L17|ALT_INV_shl\(30) <= NOT \L17|shl\(30);
\L16|ALT_INV_shl\(30) <= NOT \L16|shl\(30);
\L19|ALT_INV_shl\(30) <= NOT \L19|shl\(30);
\L18|ALT_INV_shl\(30) <= NOT \L18|shl\(30);
\L52|ALT_INV_REG[8]~32_combout\ <= NOT \L52|REG[8]~32_combout\;
\L21|ALT_INV_shl\(30) <= NOT \L21|shl\(30);
\L20|ALT_INV_shl\(30) <= NOT \L20|shl\(30);
\L23|ALT_INV_shl\(30) <= NOT \L23|shl\(30);
\L22|ALT_INV_shl\(30) <= NOT \L22|shl\(30);
\L52|ALT_INV_REG[7]~31_combout\ <= NOT \L52|REG[7]~31_combout\;
\L25|ALT_INV_shl\(29) <= NOT \L25|shl\(29);
\L24|ALT_INV_shl\(29) <= NOT \L24|shl\(29);
\L27|ALT_INV_shl\(29) <= NOT \L27|shl\(29);
\L26|ALT_INV_shl\(29) <= NOT \L26|shl\(29);
\L52|ALT_INV_REG[7]~30_combout\ <= NOT \L52|REG[7]~30_combout\;
\L29|ALT_INV_shl\(29) <= NOT \L29|shl\(29);
\L28|ALT_INV_shl\(29) <= NOT \L28|shl\(29);
\L31|ALT_INV_shl\(29) <= NOT \L31|shl\(29);
\L30|ALT_INV_shl\(29) <= NOT \L30|shl\(29);
\L52|ALT_INV_REG[7]~29_combout\ <= NOT \L52|REG[7]~29_combout\;
\L17|ALT_INV_shl\(29) <= NOT \L17|shl\(29);
\L19|ALT_INV_shl\(29) <= NOT \L19|shl\(29);
\L52|ALT_INV_REG[7]~28_combout\ <= NOT \L52|REG[7]~28_combout\;
\L21|ALT_INV_shl\(29) <= NOT \L21|shl\(29);
\L20|ALT_INV_shl\(29) <= NOT \L20|shl\(29);
\L23|ALT_INV_shl\(29) <= NOT \L23|shl\(29);
\L22|ALT_INV_shl\(29) <= NOT \L22|shl\(29);
\L52|ALT_INV_REG[6]~27_combout\ <= NOT \L52|REG[6]~27_combout\;
\L25|ALT_INV_shl\(28) <= NOT \L25|shl\(28);
\L24|ALT_INV_shl\(28) <= NOT \L24|shl\(28);
\L27|ALT_INV_shl\(28) <= NOT \L27|shl\(28);
\L26|ALT_INV_shl\(28) <= NOT \L26|shl\(28);
\L52|ALT_INV_REG[6]~26_combout\ <= NOT \L52|REG[6]~26_combout\;
\L29|ALT_INV_shl\(28) <= NOT \L29|shl\(28);
\L28|ALT_INV_shl\(28) <= NOT \L28|shl\(28);
\L30|ALT_INV_shl\(28) <= NOT \L30|shl\(28);
\L52|ALT_INV_REG[6]~25_combout\ <= NOT \L52|REG[6]~25_combout\;
\L17|ALT_INV_shl\(28) <= NOT \L17|shl\(28);
\L16|ALT_INV_shl\(28) <= NOT \L16|shl\(28);
\L19|ALT_INV_shl\(28) <= NOT \L19|shl\(28);
\L52|ALT_INV_REG[6]~24_combout\ <= NOT \L52|REG[6]~24_combout\;
\L21|ALT_INV_shl\(28) <= NOT \L21|shl\(28);
\L23|ALT_INV_shl\(28) <= NOT \L23|shl\(28);
\L52|ALT_INV_REG[5]~23_combout\ <= NOT \L52|REG[5]~23_combout\;
\L25|ALT_INV_shl\(27) <= NOT \L25|shl\(27);
\L24|ALT_INV_shl\(27) <= NOT \L24|shl\(27);
\L27|ALT_INV_shl\(27) <= NOT \L27|shl\(27);
\L52|ALT_INV_REG[5]~22_combout\ <= NOT \L52|REG[5]~22_combout\;
\L29|ALT_INV_shl\(27) <= NOT \L29|shl\(27);
\L28|ALT_INV_shl\(27) <= NOT \L28|shl\(27);
\L31|ALT_INV_shl\(27) <= NOT \L31|shl\(27);
\L30|ALT_INV_shl\(27) <= NOT \L30|shl\(27);
\L52|ALT_INV_REG[5]~21_combout\ <= NOT \L52|REG[5]~21_combout\;
\L17|ALT_INV_shl\(27) <= NOT \L17|shl\(27);
\L16|ALT_INV_shl\(27) <= NOT \L16|shl\(27);
\L19|ALT_INV_shl\(27) <= NOT \L19|shl\(27);
\L52|ALT_INV_REG[5]~20_combout\ <= NOT \L52|REG[5]~20_combout\;
\L21|ALT_INV_shl\(27) <= NOT \L21|shl\(27);
\L20|ALT_INV_shl\(27) <= NOT \L20|shl\(27);
\L23|ALT_INV_shl\(27) <= NOT \L23|shl\(27);
\L22|ALT_INV_shl\(27) <= NOT \L22|shl\(27);
\L52|ALT_INV_REG[4]~19_combout\ <= NOT \L52|REG[4]~19_combout\;
\L25|ALT_INV_shl\(26) <= NOT \L25|shl\(26);
\L27|ALT_INV_shl\(26) <= NOT \L27|shl\(26);
\L52|ALT_INV_REG[4]~18_combout\ <= NOT \L52|REG[4]~18_combout\;
\L29|ALT_INV_shl\(26) <= NOT \L29|shl\(26);
\L28|ALT_INV_shl\(26) <= NOT \L28|shl\(26);
\L30|ALT_INV_shl\(26) <= NOT \L30|shl\(26);
\L52|ALT_INV_REG[4]~17_combout\ <= NOT \L52|REG[4]~17_combout\;
\L17|ALT_INV_shl\(26) <= NOT \L17|shl\(26);
\L16|ALT_INV_shl\(26) <= NOT \L16|shl\(26);
\L19|ALT_INV_shl\(26) <= NOT \L19|shl\(26);
\L52|ALT_INV_REG[4]~16_combout\ <= NOT \L52|REG[4]~16_combout\;
\L21|ALT_INV_shl\(26) <= NOT \L21|shl\(26);
\L20|ALT_INV_shl\(26) <= NOT \L20|shl\(26);
\L22|ALT_INV_shl\(26) <= NOT \L22|shl\(26);
\L52|ALT_INV_REG[3]~15_combout\ <= NOT \L52|REG[3]~15_combout\;
\L25|ALT_INV_shl\(25) <= NOT \L25|shl\(25);
\L52|ALT_INV_REG[3]~14_combout\ <= NOT \L52|REG[3]~14_combout\;
\L28|ALT_INV_shl\(25) <= NOT \L28|shl\(25);
\L31|ALT_INV_shl\(25) <= NOT \L31|shl\(25);
\L52|ALT_INV_REG[3]~13_combout\ <= NOT \L52|REG[3]~13_combout\;
\L17|ALT_INV_shl\(25) <= NOT \L17|shl\(25);
\L16|ALT_INV_shl\(25) <= NOT \L16|shl\(25);
\L19|ALT_INV_shl\(25) <= NOT \L19|shl\(25);
\L52|ALT_INV_REG[3]~12_combout\ <= NOT \L52|REG[3]~12_combout\;
\L21|ALT_INV_shl\(25) <= NOT \L21|shl\(25);
\L20|ALT_INV_shl\(25) <= NOT \L20|shl\(25);
\L22|ALT_INV_shl\(25) <= NOT \L22|shl\(25);
\L52|ALT_INV_REG[2]~11_combout\ <= NOT \L52|REG[2]~11_combout\;
\L25|ALT_INV_shl\(24) <= NOT \L25|shl\(24);
\L52|ALT_INV_REG[2]~10_combout\ <= NOT \L52|REG[2]~10_combout\;
\L29|ALT_INV_shl\(24) <= NOT \L29|shl\(24);
\L31|ALT_INV_shl\(24) <= NOT \L31|shl\(24);
\L52|ALT_INV_REG[2]~9_combout\ <= NOT \L52|REG[2]~9_combout\;
\L16|ALT_INV_shl\(24) <= NOT \L16|shl\(24);
\L52|ALT_INV_REG[2]~8_combout\ <= NOT \L52|REG[2]~8_combout\;
\L21|ALT_INV_shl\(24) <= NOT \L21|shl\(24);
\L22|ALT_INV_shl\(24) <= NOT \L22|shl\(24);
\L52|ALT_INV_REG[1]~7_combout\ <= NOT \L52|REG[1]~7_combout\;
\L25|ALT_INV_shl\(23) <= NOT \L25|shl\(23);
\L24|ALT_INV_shl\(23) <= NOT \L24|shl\(23);
\L27|ALT_INV_shl\(23) <= NOT \L27|shl\(23);
\L26|ALT_INV_shl\(23) <= NOT \L26|shl\(23);
\L52|ALT_INV_REG[1]~6_combout\ <= NOT \L52|REG[1]~6_combout\;
\L29|ALT_INV_shl\(23) <= NOT \L29|shl\(23);
\L31|ALT_INV_shl\(23) <= NOT \L31|shl\(23);
\L30|ALT_INV_shl\(23) <= NOT \L30|shl\(23);
\L52|ALT_INV_REG[1]~5_combout\ <= NOT \L52|REG[1]~5_combout\;
\L16|ALT_INV_shl\(23) <= NOT \L16|shl\(23);
\L52|ALT_INV_REG[1]~4_combout\ <= NOT \L52|REG[1]~4_combout\;
\L23|ALT_INV_shl\(23) <= NOT \L23|shl\(23);
\L22|ALT_INV_shl\(23) <= NOT \L22|shl\(23);
\L52|ALT_INV_REG[0]~3_combout\ <= NOT \L52|REG[0]~3_combout\;
\L25|ALT_INV_shl\(22) <= NOT \L25|shl\(22);
\L24|ALT_INV_shl\(22) <= NOT \L24|shl\(22);
\L26|ALT_INV_shl\(22) <= NOT \L26|shl\(22);
\L52|ALT_INV_REG[0]~2_combout\ <= NOT \L52|REG[0]~2_combout\;
\L31|ALT_INV_shl\(22) <= NOT \L31|shl\(22);
\L52|ALT_INV_REG[0]~1_combout\ <= NOT \L52|REG[0]~1_combout\;
\L17|ALT_INV_shl\(22) <= NOT \L17|shl\(22);
\L16|ALT_INV_shl\(22) <= NOT \L16|shl\(22);
\L52|ALT_INV_REG[0]~0_combout\ <= NOT \L52|REG[0]~0_combout\;
\L14|ALT_INV_WideOr3~combout\ <= NOT \L14|WideOr3~combout\;
\L23|ALT_INV_shl\(22) <= NOT \L23|shl\(22);
\L14|ALT_INV_WideOr1~combout\ <= NOT \L14|WideOr1~combout\;
\L55|ALT_INV_F[6]~5_combout\ <= NOT \L55|F[6]~5_combout\;
\L49|ALT_INV_REG[21]~19_combout\ <= NOT \L49|REG[21]~19_combout\;
\L32|ALT_INV_EA.E1~q\ <= NOT \L32|EA.E1~q\;
\L15|ALT_INV_speed\(1) <= NOT \L15|speed\(1);
\L15|ALT_INV_EA.S3~q\ <= NOT \L15|EA.S3~q\;
\L49|ALT_INV_REG[20]~18_combout\ <= NOT \L49|REG[20]~18_combout\;
\L15|ALT_INV_EA.S2~q\ <= NOT \L15|EA.S2~q\;
\L15|ALT_INV_EA.S0~q\ <= NOT \L15|EA.S0~q\;
\L15|ALT_INV_EA.S5~q\ <= NOT \L15|EA.S5~q\;
\L15|ALT_INV_EA.S4~q\ <= NOT \L15|EA.S4~q\;
\L56|ALT_INV_F[5]~3_combout\ <= NOT \L56|F[5]~3_combout\;
\L49|ALT_INV_REG[22]~17_combout\ <= NOT \L49|REG[22]~17_combout\;
\L49|ALT_INV_REG[11]~16_combout\ <= NOT \L49|REG[11]~16_combout\;
\L14|ALT_INV_WideOr2~combout\ <= NOT \L14|WideOr2~combout\;
\L14|ALT_INV_EA.SD~q\ <= NOT \L14|EA.SD~q\;
\L9|ALT_INV_contador\(1) <= NOT \L9|contador\(1);
\L49|ALT_INV_REG[10]~15_combout\ <= NOT \L49|REG[10]~15_combout\;
\L14|ALT_INV_WideOr3~1_combout\ <= NOT \L14|WideOr3~1_combout\;
\L14|ALT_INV_EA.SE~q\ <= NOT \L14|EA.SE~q\;
\L14|ALT_INV_WideOr3~0_combout\ <= NOT \L14|WideOr3~0_combout\;
\L14|ALT_INV_EA.SC~q\ <= NOT \L14|EA.SC~q\;
\L9|ALT_INV_contador\(0) <= NOT \L9|contador\(0);
\L49|ALT_INV_REG[12]~14_combout\ <= NOT \L49|REG[12]~14_combout\;
\L14|ALT_INV_WideOr1~1_combout\ <= NOT \L14|WideOr1~1_combout\;
\L14|ALT_INV_EA.SB~q\ <= NOT \L14|EA.SB~q\;
\L14|ALT_INV_EA.SA~q\ <= NOT \L14|EA.SA~q\;
\L14|ALT_INV_EA.S9~q\ <= NOT \L14|EA.S9~q\;
\L14|ALT_INV_EA.S8~q\ <= NOT \L14|EA.S8~q\;
\L9|ALT_INV_contador\(2) <= NOT \L9|contador\(2);
\L49|ALT_INV_REG[13]~13_combout\ <= NOT \L49|REG[13]~13_combout\;
\L14|ALT_INV_WideOr0~combout\ <= NOT \L14|WideOr0~combout\;
\L14|ALT_INV_WideOr1~0_combout\ <= NOT \L14|WideOr1~0_combout\;
\L14|ALT_INV_EA.S0~q\ <= NOT \L14|EA.S0~q\;
\L14|ALT_INV_EA.S3~q\ <= NOT \L14|EA.S3~q\;
\L14|ALT_INV_EA.S2~q\ <= NOT \L14|EA.S2~q\;
\L14|ALT_INV_EA.S1~q\ <= NOT \L14|EA.S1~q\;
\L14|ALT_INV_EA.S6~q\ <= NOT \L14|EA.S6~q\;
\L14|ALT_INV_EA.S5~q\ <= NOT \L14|EA.S5~q\;
\L14|ALT_INV_EA.S4~q\ <= NOT \L14|EA.S4~q\;
\L14|ALT_INV_EA.S7~q\ <= NOT \L14|EA.S7~q\;
\L9|ALT_INV_contador\(3) <= NOT \L9|contador\(3);
\L49|ALT_INV_REG[14]~12_combout\ <= NOT \L49|REG[14]~12_combout\;
\L9|ALT_INV_contador\(4) <= NOT \L9|contador\(4);
\L49|ALT_INV_REG[7]~11_combout\ <= NOT \L49|REG[7]~11_combout\;
\L7|ALT_INV_contador1\(2) <= NOT \L7|contador1\(2);
\L8|ALT_INV_contador1\(2) <= NOT \L8|contador1\(2);
\L49|ALT_INV_REG[5]~10_combout\ <= NOT \L49|REG[5]~10_combout\;
\L7|ALT_INV_contador1\(0) <= NOT \L7|contador1\(0);
\L8|ALT_INV_contador1\(0) <= NOT \L8|contador1\(0);
\L49|ALT_INV_REG[6]~9_combout\ <= NOT \L49|REG[6]~9_combout\;
\L7|ALT_INV_contador1\(1) <= NOT \L7|contador1\(1);
\L8|ALT_INV_contador1\(1) <= NOT \L8|contador1\(1);
\L49|ALT_INV_REG[8]~8_combout\ <= NOT \L49|REG[8]~8_combout\;
\L8|ALT_INV_contador1\(3) <= NOT \L8|contador1\(3);
\L7|ALT_INV_contador1\(3) <= NOT \L7|contador1\(3);
\L49|ALT_INV_REG[9]~7_combout\ <= NOT \L49|REG[9]~7_combout\;
\L8|ALT_INV_contador1\(4) <= NOT \L8|contador1\(4);
\L7|ALT_INV_contador1\(4) <= NOT \L7|contador1\(4);
\L49|ALT_INV_REG[4]~6_combout\ <= NOT \L49|REG[4]~6_combout\;
\L7|ALT_INV_contador2\(4) <= NOT \L7|contador2\(4);
\L49|ALT_INV_REG[0]~5_combout\ <= NOT \L49|REG[0]~5_combout\;
\L49|ALT_INV_Equal1~1_combout\ <= NOT \L49|Equal1~1_combout\;
\L7|ALT_INV_contador2\(0) <= NOT \L7|contador2\(0);
\L8|ALT_INV_contador2\(0) <= NOT \L8|contador2\(0);
\L49|ALT_INV_REG[1]~4_combout\ <= NOT \L49|REG[1]~4_combout\;
\L49|ALT_INV_REG[1]~3_combout\ <= NOT \L49|REG[1]~3_combout\;
\L7|ALT_INV_contador2\(1) <= NOT \L7|contador2\(1);
\L8|ALT_INV_contador2\(1) <= NOT \L8|contador2\(1);
\L49|ALT_INV_Equal1~0_combout\ <= NOT \L49|Equal1~0_combout\;
\L49|ALT_INV_REG[2]~2_combout\ <= NOT \L49|REG[2]~2_combout\;
\L8|ALT_INV_contador2\(2) <= NOT \L8|contador2\(2);
\L7|ALT_INV_contador2\(2) <= NOT \L7|contador2\(2);
\L49|ALT_INV_REG[3]~1_combout\ <= NOT \L49|REG[3]~1_combout\;
\L8|ALT_INV_contador2\(3) <= NOT \L8|contador2\(3);
\L7|ALT_INV_contador2\(3) <= NOT \L7|contador2\(3);
\L49|ALT_INV_REG[2]~0_combout\ <= NOT \L49|REG[2]~0_combout\;
\L32|ALT_INV_EA.E3~q\ <= NOT \L32|EA.E3~q\;
\L32|ALT_INV_EA.E2~q\ <= NOT \L32|EA.E2~q\;
\L32|ALT_INV_EA.E0~q\ <= NOT \L32|EA.E0~q\;
\L49|ALT_INV_REG[0]~24_combout\ <= NOT \L49|REG[0]~24_combout\;
\L49|ALT_INV_REG[1]~20_combout\ <= NOT \L49|REG[1]~20_combout\;
\L6|ALT_INV_Add1~73_sumout\ <= NOT \L6|Add1~73_sumout\;
\L6|ALT_INV_Add1~61_sumout\ <= NOT \L6|Add1~61_sumout\;
\L6|ALT_INV_Add2~57_sumout\ <= NOT \L6|Add2~57_sumout\;
\L6|ALT_INV_Add2~53_sumout\ <= NOT \L6|Add2~53_sumout\;
\L6|ALT_INV_Add3~69_sumout\ <= NOT \L6|Add3~69_sumout\;
\L6|ALT_INV_Add3~1_sumout\ <= NOT \L6|Add3~1_sumout\;
\L13|ALT_INV_Add0~33_sumout\ <= NOT \L13|Add0~33_sumout\;
\L13|ALT_INV_Add0~29_sumout\ <= NOT \L13|Add0~29_sumout\;
\L13|ALT_INV_Add0~25_sumout\ <= NOT \L13|Add0~25_sumout\;
\L13|ALT_INV_Add0~21_sumout\ <= NOT \L13|Add0~21_sumout\;
\L13|ALT_INV_Add0~17_sumout\ <= NOT \L13|Add0~17_sumout\;
\L13|ALT_INV_Add0~13_sumout\ <= NOT \L13|Add0~13_sumout\;
\L13|ALT_INV_Add0~9_sumout\ <= NOT \L13|Add0~9_sumout\;
\L13|ALT_INV_Add0~5_sumout\ <= NOT \L13|Add0~5_sumout\;
\L13|ALT_INV_Add0~1_sumout\ <= NOT \L13|Add0~1_sumout\;
\L30|ALT_INV_shl2\(2) <= NOT \L30|shl2\(2);
\L17|ALT_INV_shl\(2) <= NOT \L17|shl\(2);
\L16|ALT_INV_shl\(2) <= NOT \L16|shl\(2);
\L18|ALT_INV_shl2\(2) <= NOT \L18|shl2\(2);
\L21|ALT_INV_shl2\(2) <= NOT \L21|shl2\(2);
\L20|ALT_INV_shl2\(2) <= NOT \L20|shl2\(2);
\L23|ALT_INV_shl\(2) <= NOT \L23|shl\(2);
\L22|ALT_INV_shl2\(2) <= NOT \L22|shl2\(2);
\L29|ALT_INV_shl\(3) <= NOT \L29|shl\(3);
\L31|ALT_INV_shl2\(2) <= NOT \L31|shl2\(2);
\L30|ALT_INV_shl[3]~_emulated_q\ <= NOT \L30|shl[3]~_emulated_q\;
\L17|ALT_INV_shl2\(2) <= NOT \L17|shl2\(2);
\L16|ALT_INV_shl2\(2) <= NOT \L16|shl2\(2);
\L19|ALT_INV_shl\(3) <= NOT \L19|shl\(3);
\L18|ALT_INV_shl[3]~_emulated_q\ <= NOT \L18|shl[3]~_emulated_q\;
\L21|ALT_INV_shl[3]~_emulated_q\ <= NOT \L21|shl[3]~_emulated_q\;
\L23|ALT_INV_shl2\(2) <= NOT \L23|shl2\(2);
\L22|ALT_INV_shl[3]~_emulated_q\ <= NOT \L22|shl[3]~_emulated_q\;
\L27|ALT_INV_shl2\(3) <= NOT \L27|shl2\(3);
\L29|ALT_INV_shl2\(3) <= NOT \L29|shl2\(3);
\L31|ALT_INV_shl[3]~_emulated_q\ <= NOT \L31|shl[3]~_emulated_q\;
\L30|ALT_INV_shl2\(3) <= NOT \L30|shl2\(3);
\L17|ALT_INV_shl[3]~_emulated_q\ <= NOT \L17|shl[3]~_emulated_q\;
\L16|ALT_INV_shl\(3) <= NOT \L16|shl\(3);
\L18|ALT_INV_shl2\(3) <= NOT \L18|shl2\(3);
\L20|ALT_INV_shl2\(3) <= NOT \L20|shl2\(3);
\L27|ALT_INV_shl[4]~_emulated_q\ <= NOT \L27|shl[4]~_emulated_q\;
\L26|ALT_INV_shl2\(3) <= NOT \L26|shl2\(3);
\L31|ALT_INV_shl2\(3) <= NOT \L31|shl2\(3);
\L30|ALT_INV_shl[4]~_emulated_q\ <= NOT \L30|shl[4]~_emulated_q\;
\L17|ALT_INV_shl2\(3) <= NOT \L17|shl2\(3);
\L16|ALT_INV_shl2\(3) <= NOT \L16|shl2\(3);
\L19|ALT_INV_shl\(4) <= NOT \L19|shl\(4);
\L18|ALT_INV_shl[4]~_emulated_q\ <= NOT \L18|shl[4]~_emulated_q\;
\L21|ALT_INV_shl\(4) <= NOT \L21|shl\(4);
\L20|ALT_INV_shl\(4) <= NOT \L20|shl\(4);
\L23|ALT_INV_shl2\(3) <= NOT \L23|shl2\(3);
\L25|ALT_INV_shl\(4) <= NOT \L25|shl\(4);
\L27|ALT_INV_shl2\(4) <= NOT \L27|shl2\(4);
\L26|ALT_INV_shl[4]~_emulated_q\ <= NOT \L26|shl[4]~_emulated_q\;
\L45|ALT_INV_Equal2~2_combout\ <= NOT \L45|Equal2~2_combout\;
\L29|ALT_INV_shl2\(4) <= NOT \L29|shl2\(4);
\L28|ALT_INV_shl2\(4) <= NOT \L28|shl2\(4);
\L31|ALT_INV_shl[4]~_emulated_q\ <= NOT \L31|shl[4]~_emulated_q\;
\L30|ALT_INV_shl2\(4) <= NOT \L30|shl2\(4);
\L17|ALT_INV_shl[4]~_emulated_q\ <= NOT \L17|shl[4]~_emulated_q\;
\L16|ALT_INV_shl[4]~_emulated_q\ <= NOT \L16|shl[4]~_emulated_q\;
\L18|ALT_INV_shl2\(4) <= NOT \L18|shl2\(4);
\L23|ALT_INV_shl\(4) <= NOT \L23|shl\(4);
\L25|ALT_INV_shl2\(4) <= NOT \L25|shl2\(4);
\L27|ALT_INV_shl[5]~_emulated_q\ <= NOT \L27|shl[5]~_emulated_q\;
\L26|ALT_INV_shl2\(4) <= NOT \L26|shl2\(4);
\L29|ALT_INV_shl[5]~_emulated_q\ <= NOT \L29|shl[5]~_emulated_q\;
\L28|ALT_INV_shl\(5) <= NOT \L28|shl\(5);
\L16|ALT_INV_shl2\(4) <= NOT \L16|shl2\(4);
\L23|ALT_INV_shl2\(4) <= NOT \L23|shl2\(4);
\L24|ALT_INV_shl\(5) <= NOT \L24|shl\(5);
\L27|ALT_INV_shl2\(5) <= NOT \L27|shl2\(5);
\L26|ALT_INV_shl[5]~_emulated_q\ <= NOT \L26|shl[5]~_emulated_q\;
\L29|ALT_INV_shl2\(5) <= NOT \L29|shl2\(5);
\L28|ALT_INV_shl2\(5) <= NOT \L28|shl2\(5);
\L30|ALT_INV_shl2\(5) <= NOT \L30|shl2\(5);
\L16|ALT_INV_shl\(5) <= NOT \L16|shl\(5);
\L19|ALT_INV_shl2\(5) <= NOT \L19|shl2\(5);
\L18|ALT_INV_shl2\(5) <= NOT \L18|shl2\(5);
\L21|ALT_INV_shl2\(5) <= NOT \L21|shl2\(5);
\L20|ALT_INV_shl2\(5) <= NOT \L20|shl2\(5);
\L23|ALT_INV_shl\(5) <= NOT \L23|shl\(5);
\L22|ALT_INV_shl2\(5) <= NOT \L22|shl2\(5);
\L25|ALT_INV_shl2\(5) <= NOT \L25|shl2\(5);
\L24|ALT_INV_shl2\(5) <= NOT \L24|shl2\(5);
\L27|ALT_INV_shl[6]~_emulated_q\ <= NOT \L27|shl[6]~_emulated_q\;
\L26|ALT_INV_shl2\(5) <= NOT \L26|shl2\(5);
\L29|ALT_INV_shl[6]~_emulated_q\ <= NOT \L29|shl[6]~_emulated_q\;
\L28|ALT_INV_shl[6]~_emulated_q\ <= NOT \L28|shl[6]~_emulated_q\;
\L31|ALT_INV_shl2\(5) <= NOT \L31|shl2\(5);
\L30|ALT_INV_shl[6]~_emulated_q\ <= NOT \L30|shl[6]~_emulated_q\;
\L17|ALT_INV_shl2\(5) <= NOT \L17|shl2\(5);
\L16|ALT_INV_shl2\(5) <= NOT \L16|shl2\(5);
\L19|ALT_INV_shl[6]~_emulated_q\ <= NOT \L19|shl[6]~_emulated_q\;
\L18|ALT_INV_shl[6]~_emulated_q\ <= NOT \L18|shl[6]~_emulated_q\;
\L21|ALT_INV_shl[6]~_emulated_q\ <= NOT \L21|shl[6]~_emulated_q\;
\L20|ALT_INV_shl[6]~_emulated_q\ <= NOT \L20|shl[6]~_emulated_q\;
\L23|ALT_INV_shl2\(5) <= NOT \L23|shl2\(5);
\L22|ALT_INV_shl[6]~_emulated_q\ <= NOT \L22|shl[6]~_emulated_q\;
\L25|ALT_INV_shl[6]~_emulated_q\ <= NOT \L25|shl[6]~_emulated_q\;
\L24|ALT_INV_shl[6]~_emulated_q\ <= NOT \L24|shl[6]~_emulated_q\;
\L27|ALT_INV_shl2\(6) <= NOT \L27|shl2\(6);
\L26|ALT_INV_shl[6]~_emulated_q\ <= NOT \L26|shl[6]~_emulated_q\;
\L29|ALT_INV_shl2\(6) <= NOT \L29|shl2\(6);
\L28|ALT_INV_shl2\(6) <= NOT \L28|shl2\(6);
\L31|ALT_INV_shl[6]~_emulated_q\ <= NOT \L31|shl[6]~_emulated_q\;
\L30|ALT_INV_shl2\(6) <= NOT \L30|shl2\(6);
\L17|ALT_INV_shl[6]~_emulated_q\ <= NOT \L17|shl[6]~_emulated_q\;
\L16|ALT_INV_shl[6]~_emulated_q\ <= NOT \L16|shl[6]~_emulated_q\;
\L19|ALT_INV_shl2\(6) <= NOT \L19|shl2\(6);
\L18|ALT_INV_shl2\(6) <= NOT \L18|shl2\(6);
\L21|ALT_INV_shl2\(6) <= NOT \L21|shl2\(6);
\L20|ALT_INV_shl2\(6) <= NOT \L20|shl2\(6);
\L23|ALT_INV_shl\(6) <= NOT \L23|shl\(6);
\L22|ALT_INV_shl2\(6) <= NOT \L22|shl2\(6);
\L25|ALT_INV_shl2\(6) <= NOT \L25|shl2\(6);
\L24|ALT_INV_shl2\(6) <= NOT \L24|shl2\(6);
\L27|ALT_INV_shl[7]~_emulated_q\ <= NOT \L27|shl[7]~_emulated_q\;
\L26|ALT_INV_shl2\(6) <= NOT \L26|shl2\(6);
\L29|ALT_INV_shl[7]~_emulated_q\ <= NOT \L29|shl[7]~_emulated_q\;
\L28|ALT_INV_shl[7]~_emulated_q\ <= NOT \L28|shl[7]~_emulated_q\;
\L31|ALT_INV_shl2\(6) <= NOT \L31|shl2\(6);
\L30|ALT_INV_shl[7]~_emulated_q\ <= NOT \L30|shl[7]~_emulated_q\;
\L17|ALT_INV_shl2\(6) <= NOT \L17|shl2\(6);
\L16|ALT_INV_shl2\(6) <= NOT \L16|shl2\(6);
\L19|ALT_INV_shl[7]~_emulated_q\ <= NOT \L19|shl[7]~_emulated_q\;
\L18|ALT_INV_shl[7]~_emulated_q\ <= NOT \L18|shl[7]~_emulated_q\;
\L21|ALT_INV_shl[7]~_emulated_q\ <= NOT \L21|shl[7]~_emulated_q\;
\L20|ALT_INV_shl[7]~_emulated_q\ <= NOT \L20|shl[7]~_emulated_q\;
\L22|ALT_INV_shl[7]~_emulated_q\ <= NOT \L22|shl[7]~_emulated_q\;
\L25|ALT_INV_shl[7]~_emulated_q\ <= NOT \L25|shl[7]~_emulated_q\;
\L24|ALT_INV_shl[7]~_emulated_q\ <= NOT \L24|shl[7]~_emulated_q\;
\L26|ALT_INV_shl[7]~_emulated_q\ <= NOT \L26|shl[7]~_emulated_q\;
\L28|ALT_INV_shl2\(7) <= NOT \L28|shl2\(7);
\L31|ALT_INV_shl[7]~_emulated_q\ <= NOT \L31|shl[7]~_emulated_q\;
\L17|ALT_INV_shl[7]~_emulated_q\ <= NOT \L17|shl[7]~_emulated_q\;
\L16|ALT_INV_shl[7]~_emulated_q\ <= NOT \L16|shl[7]~_emulated_q\;
\L19|ALT_INV_shl2\(7) <= NOT \L19|shl2\(7);
\L21|ALT_INV_shl2\(7) <= NOT \L21|shl2\(7);
\L20|ALT_INV_shl2\(7) <= NOT \L20|shl2\(7);
\L23|ALT_INV_shl\(7) <= NOT \L23|shl\(7);
\L27|ALT_INV_shl\(8) <= NOT \L27|shl\(8);
\L26|ALT_INV_shl2\(7) <= NOT \L26|shl2\(7);
\L28|ALT_INV_shl[8]~_emulated_q\ <= NOT \L28|shl[8]~_emulated_q\;
\L30|ALT_INV_shl\(8) <= NOT \L30|shl\(8);
\L16|ALT_INV_shl2\(7) <= NOT \L16|shl2\(7);
\L19|ALT_INV_shl[8]~_emulated_q\ <= NOT \L19|shl[8]~_emulated_q\;
\L21|ALT_INV_shl[8]~_emulated_q\ <= NOT \L21|shl[8]~_emulated_q\;
\L20|ALT_INV_shl[8]~_emulated_q\ <= NOT \L20|shl[8]~_emulated_q\;
\L23|ALT_INV_shl2\(7) <= NOT \L23|shl2\(7);
\L25|ALT_INV_shl\(8) <= NOT \L25|shl\(8);
\L17|ALT_INV_shl\(8) <= NOT \L17|shl\(8);
\L19|ALT_INV_shl2\(8) <= NOT \L19|shl2\(8);
\L21|ALT_INV_shl2\(8) <= NOT \L21|shl2\(8);
\L20|ALT_INV_shl2\(8) <= NOT \L20|shl2\(8);
\L23|ALT_INV_shl\(8) <= NOT \L23|shl\(8);
\L27|ALT_INV_shl\(9) <= NOT \L27|shl\(9);
\L26|ALT_INV_shl2\(8) <= NOT \L26|shl2\(8);
\L28|ALT_INV_shl\(9) <= NOT \L28|shl\(9);
\L30|ALT_INV_shl\(9) <= NOT \L30|shl\(9);
\L17|ALT_INV_shl2\(8) <= NOT \L17|shl2\(8);
\L16|ALT_INV_shl2\(8) <= NOT \L16|shl2\(8);
\L19|ALT_INV_shl[9]~_emulated_q\ <= NOT \L19|shl[9]~_emulated_q\;
\L21|ALT_INV_shl[9]~_emulated_q\ <= NOT \L21|shl[9]~_emulated_q\;
\L20|ALT_INV_shl[9]~_emulated_q\ <= NOT \L20|shl[9]~_emulated_q\;
\L23|ALT_INV_shl2\(8) <= NOT \L23|shl2\(8);
\L25|ALT_INV_shl\(9) <= NOT \L25|shl\(9);
\L29|ALT_INV_shl2\(9) <= NOT \L29|shl2\(9);
\L28|ALT_INV_shl2\(9) <= NOT \L28|shl2\(9);
\L19|ALT_INV_shl2\(9) <= NOT \L19|shl2\(9);
\L22|ALT_INV_shl2\(9) <= NOT \L22|shl2\(9);
\L25|ALT_INV_shl2\(9) <= NOT \L25|shl2\(9);
\L24|ALT_INV_shl2\(9) <= NOT \L24|shl2\(9);
\L27|ALT_INV_shl\(10) <= NOT \L27|shl\(10);
\L26|ALT_INV_shl2\(9) <= NOT \L26|shl2\(9);
\L29|ALT_INV_shl[10]~_emulated_q\ <= NOT \L29|shl[10]~_emulated_q\;
\L28|ALT_INV_shl[10]~_emulated_q\ <= NOT \L28|shl[10]~_emulated_q\;
\L31|ALT_INV_shl2\(9) <= NOT \L31|shl2\(9);
\L17|ALT_INV_shl2\(9) <= NOT \L17|shl2\(9);
\L16|ALT_INV_shl2\(9) <= NOT \L16|shl2\(9);
\L19|ALT_INV_shl\(10) <= NOT \L19|shl\(10);
\L18|ALT_INV_shl\(10) <= NOT \L18|shl\(10);
\L21|ALT_INV_shl\(10) <= NOT \L21|shl\(10);
\L20|ALT_INV_shl\(10) <= NOT \L20|shl\(10);
\L22|ALT_INV_shl\(10) <= NOT \L22|shl\(10);
\L25|ALT_INV_shl[10]~_emulated_q\ <= NOT \L25|shl[10]~_emulated_q\;
\L24|ALT_INV_shl[10]~_emulated_q\ <= NOT \L24|shl[10]~_emulated_q\;
\L27|ALT_INV_shl2\(10) <= NOT \L27|shl2\(10);
\L26|ALT_INV_shl\(10) <= NOT \L26|shl\(10);
\L29|ALT_INV_shl2\(10) <= NOT \L29|shl2\(10);
\L28|ALT_INV_shl2\(10) <= NOT \L28|shl2\(10);
\L31|ALT_INV_shl[10]~_emulated_q\ <= NOT \L31|shl[10]~_emulated_q\;
\L30|ALT_INV_shl2\(10) <= NOT \L30|shl2\(10);
\L17|ALT_INV_shl[10]~_emulated_q\ <= NOT \L17|shl[10]~_emulated_q\;
\L16|ALT_INV_shl[10]~_emulated_q\ <= NOT \L16|shl[10]~_emulated_q\;
\L21|ALT_INV_shl2\(10) <= NOT \L21|shl2\(10);
\L23|ALT_INV_shl\(10) <= NOT \L23|shl\(10);
\L22|ALT_INV_shl2\(10) <= NOT \L22|shl2\(10);
\L25|ALT_INV_shl2\(10) <= NOT \L25|shl2\(10);
\L24|ALT_INV_shl2\(10) <= NOT \L24|shl2\(10);
\L29|ALT_INV_shl[11]~_emulated_q\ <= NOT \L29|shl[11]~_emulated_q\;
\L28|ALT_INV_shl[11]~_emulated_q\ <= NOT \L28|shl[11]~_emulated_q\;
\L17|ALT_INV_shl2\(10) <= NOT \L17|shl2\(10);
\L16|ALT_INV_shl2\(10) <= NOT \L16|shl2\(10);
\L19|ALT_INV_shl\(11) <= NOT \L19|shl\(11);
\L21|ALT_INV_shl\(11) <= NOT \L21|shl\(11);
\L23|ALT_INV_shl2\(10) <= NOT \L23|shl2\(10);
\L22|ALT_INV_shl\(11) <= NOT \L22|shl\(11);
\L25|ALT_INV_shl[11]~_emulated_q\ <= NOT \L25|shl[11]~_emulated_q\;
\L24|ALT_INV_shl[11]~_emulated_q\ <= NOT \L24|shl[11]~_emulated_q\;
\L27|ALT_INV_shl2\(11) <= NOT \L27|shl2\(11);
\L29|ALT_INV_shl2\(11) <= NOT \L29|shl2\(11);
\L28|ALT_INV_shl2\(11) <= NOT \L28|shl2\(11);
\L31|ALT_INV_shl\(11) <= NOT \L31|shl\(11);
\L30|ALT_INV_shl2\(11) <= NOT \L30|shl2\(11);
\L17|ALT_INV_shl[11]~_emulated_q\ <= NOT \L17|shl[11]~_emulated_q\;
\L16|ALT_INV_shl[11]~_emulated_q\ <= NOT \L16|shl[11]~_emulated_q\;
\L19|ALT_INV_shl2\(11) <= NOT \L19|shl2\(11);
\L18|ALT_INV_shl2\(11) <= NOT \L18|shl2\(11);
\L21|ALT_INV_shl2\(11) <= NOT \L21|shl2\(11);
\L20|ALT_INV_shl2\(11) <= NOT \L20|shl2\(11);
\L22|ALT_INV_shl2\(11) <= NOT \L22|shl2\(11);
\L25|ALT_INV_shl2\(11) <= NOT \L25|shl2\(11);
\L27|ALT_INV_shl[12]~_emulated_q\ <= NOT \L27|shl[12]~_emulated_q\;
\L26|ALT_INV_shl2\(11) <= NOT \L26|shl2\(11);
\L30|ALT_INV_shl\(12) <= NOT \L30|shl\(12);
\L16|ALT_INV_shl2\(11) <= NOT \L16|shl2\(11);
\L18|ALT_INV_shl\(12) <= NOT \L18|shl\(12);
\L20|ALT_INV_shl\(12) <= NOT \L20|shl\(12);
\L22|ALT_INV_shl\(12) <= NOT \L22|shl\(12);
\L26|ALT_INV_shl[12]~_emulated_q\ <= NOT \L26|shl[12]~_emulated_q\;
\L31|ALT_INV_shl\(12) <= NOT \L31|shl\(12);
\L30|ALT_INV_shl2\(12) <= NOT \L30|shl2\(12);
\L16|ALT_INV_shl\(12) <= NOT \L16|shl\(12);
\L19|ALT_INV_shl2\(12) <= NOT \L19|shl2\(12);
\L24|ALT_INV_shl2\(12) <= NOT \L24|shl2\(12);
\L31|ALT_INV_shl2\(12) <= NOT \L31|shl2\(12);
\L30|ALT_INV_shl\(13) <= NOT \L30|shl\(13);
\L19|ALT_INV_shl\(13) <= NOT \L19|shl\(13);
\L23|ALT_INV_shl2\(12) <= NOT \L23|shl2\(12);
\L24|ALT_INV_shl\(13) <= NOT \L24|shl\(13);
\L29|ALT_INV_shl2\(13) <= NOT \L29|shl2\(13);
\L28|ALT_INV_shl2\(13) <= NOT \L28|shl2\(13);
\L30|ALT_INV_shl2\(13) <= NOT \L30|shl2\(13);
\L16|ALT_INV_shl\(13) <= NOT \L16|shl\(13);
\L18|ALT_INV_shl2\(13) <= NOT \L18|shl2\(13);
\L20|ALT_INV_shl2\(13) <= NOT \L20|shl2\(13);
\L23|ALT_INV_shl[13]~_emulated_q\ <= NOT \L23|shl[13]~_emulated_q\;
\L22|ALT_INV_shl2\(13) <= NOT \L22|shl2\(13);
\L24|ALT_INV_shl2\(13) <= NOT \L24|shl2\(13);
\L26|ALT_INV_shl2\(13) <= NOT \L26|shl2\(13);
\L29|ALT_INV_shl[14]~_emulated_q\ <= NOT \L29|shl[14]~_emulated_q\;
\L28|ALT_INV_shl[14]~_emulated_q\ <= NOT \L28|shl[14]~_emulated_q\;
\L31|ALT_INV_shl2\(13) <= NOT \L31|shl2\(13);
\L16|ALT_INV_shl2\(13) <= NOT \L16|shl2\(13);
\L19|ALT_INV_shl\(14) <= NOT \L19|shl\(14);
\L18|ALT_INV_shl[14]~_emulated_q\ <= NOT \L18|shl[14]~_emulated_q\;
\L20|ALT_INV_shl[14]~_emulated_q\ <= NOT \L20|shl[14]~_emulated_q\;
\L27|ALT_INV_shl2\(14) <= NOT \L27|shl2\(14);
\L29|ALT_INV_shl2\(14) <= NOT \L29|shl2\(14);
\L28|ALT_INV_shl2\(14) <= NOT \L28|shl2\(14);
\L31|ALT_INV_shl[14]~_emulated_q\ <= NOT \L31|shl[14]~_emulated_q\;
\L30|ALT_INV_shl2\(14) <= NOT \L30|shl2\(14);
\L16|ALT_INV_shl[14]~_emulated_q\ <= NOT \L16|shl[14]~_emulated_q\;
\L19|ALT_INV_shl2\(14) <= NOT \L19|shl2\(14);
\L18|ALT_INV_shl2\(14) <= NOT \L18|shl2\(14);
\L21|ALT_INV_shl2\(14) <= NOT \L21|shl2\(14);
\L20|ALT_INV_shl2\(14) <= NOT \L20|shl2\(14);
\L22|ALT_INV_shl2\(14) <= NOT \L22|shl2\(14);
\L25|ALT_INV_shl2\(14) <= NOT \L25|shl2\(14);
\L24|ALT_INV_shl2\(14) <= NOT \L24|shl2\(14);
\L27|ALT_INV_shl[15]~_emulated_q\ <= NOT \L27|shl[15]~_emulated_q\;
\L26|ALT_INV_shl2\(14) <= NOT \L26|shl2\(14);
\L28|ALT_INV_shl\(15) <= NOT \L28|shl\(15);
\L30|ALT_INV_shl\(15) <= NOT \L30|shl\(15);
\L17|ALT_INV_shl2\(14) <= NOT \L17|shl2\(14);
\L16|ALT_INV_shl2\(14) <= NOT \L16|shl2\(14);
\L18|ALT_INV_shl[15]~_emulated_q\ <= NOT \L18|shl[15]~_emulated_q\;
\L21|ALT_INV_shl[15]~_emulated_q\ <= NOT \L21|shl[15]~_emulated_q\;
\L20|ALT_INV_shl[15]~_emulated_q\ <= NOT \L20|shl[15]~_emulated_q\;
\L23|ALT_INV_shl2\(14) <= NOT \L23|shl2\(14);
\L22|ALT_INV_shl[15]~_emulated_q\ <= NOT \L22|shl[15]~_emulated_q\;
\L25|ALT_INV_shl[15]~_emulated_q\ <= NOT \L25|shl[15]~_emulated_q\;
\L24|ALT_INV_shl[15]~_emulated_q\ <= NOT \L24|shl[15]~_emulated_q\;
\L27|ALT_INV_shl2\(15) <= NOT \L27|shl2\(15);
\L26|ALT_INV_shl[15]~_emulated_q\ <= NOT \L26|shl[15]~_emulated_q\;
\L29|ALT_INV_shl2\(15) <= NOT \L29|shl2\(15);
\L31|ALT_INV_shl\(15) <= NOT \L31|shl\(15);
\L30|ALT_INV_shl2\(15) <= NOT \L30|shl2\(15);
\L17|ALT_INV_shl[15]~_emulated_q\ <= NOT \L17|shl[15]~_emulated_q\;
\L16|ALT_INV_shl[15]~_emulated_q\ <= NOT \L16|shl[15]~_emulated_q\;
\L19|ALT_INV_shl2\(15) <= NOT \L19|shl2\(15);
\L18|ALT_INV_shl2\(15) <= NOT \L18|shl2\(15);
\L21|ALT_INV_shl2\(15) <= NOT \L21|shl2\(15);
\L20|ALT_INV_shl2\(15) <= NOT \L20|shl2\(15);
\L23|ALT_INV_shl[15]~_emulated_q\ <= NOT \L23|shl[15]~_emulated_q\;
\L22|ALT_INV_shl2\(15) <= NOT \L22|shl2\(15);
\L25|ALT_INV_shl2\(15) <= NOT \L25|shl2\(15);
\L24|ALT_INV_shl2\(15) <= NOT \L24|shl2\(15);
\L26|ALT_INV_shl2\(15) <= NOT \L26|shl2\(15);
\L28|ALT_INV_shl\(16) <= NOT \L28|shl\(16);
\L31|ALT_INV_shl2\(15) <= NOT \L31|shl2\(15);
\L30|ALT_INV_shl\(16) <= NOT \L30|shl\(16);
\L17|ALT_INV_shl2\(15) <= NOT \L17|shl2\(15);
\L16|ALT_INV_shl2\(15) <= NOT \L16|shl2\(15);
\L19|ALT_INV_shl\(16) <= NOT \L19|shl\(16);
\L18|ALT_INV_shl[16]~_emulated_q\ <= NOT \L18|shl[16]~_emulated_q\;
\L21|ALT_INV_shl[16]~_emulated_q\ <= NOT \L21|shl[16]~_emulated_q\;
\L20|ALT_INV_shl[16]~_emulated_q\ <= NOT \L20|shl[16]~_emulated_q\;
\L23|ALT_INV_shl2\(15) <= NOT \L23|shl2\(15);
\L22|ALT_INV_shl[16]~_emulated_q\ <= NOT \L22|shl[16]~_emulated_q\;
\L25|ALT_INV_shl[16]~_emulated_q\ <= NOT \L25|shl[16]~_emulated_q\;
\L24|ALT_INV_shl[16]~_emulated_q\ <= NOT \L24|shl[16]~_emulated_q\;
\L26|ALT_INV_shl[16]~_emulated_q\ <= NOT \L26|shl[16]~_emulated_q\;
\L28|ALT_INV_shl2\(16) <= NOT \L28|shl2\(16);
\L30|ALT_INV_shl2\(16) <= NOT \L30|shl2\(16);
\L17|ALT_INV_shl[16]~_emulated_q\ <= NOT \L17|shl[16]~_emulated_q\;
\L16|ALT_INV_shl[16]~_emulated_q\ <= NOT \L16|shl[16]~_emulated_q\;
\L19|ALT_INV_shl2\(16) <= NOT \L19|shl2\(16);
\L18|ALT_INV_shl2\(16) <= NOT \L18|shl2\(16);
\L23|ALT_INV_shl[16]~_emulated_q\ <= NOT \L23|shl[16]~_emulated_q\;
\L22|ALT_INV_shl2\(16) <= NOT \L22|shl2\(16);
\L25|ALT_INV_shl2\(16) <= NOT \L25|shl2\(16);
\L24|ALT_INV_shl2\(16) <= NOT \L24|shl2\(16);
\L27|ALT_INV_shl\(17) <= NOT \L27|shl\(17);
\L26|ALT_INV_shl2\(16) <= NOT \L26|shl2\(16);
\L28|ALT_INV_shl\(17) <= NOT \L28|shl\(17);
\L30|ALT_INV_shl[17]~_emulated_q\ <= NOT \L30|shl[17]~_emulated_q\;
\L17|ALT_INV_shl2\(16) <= NOT \L17|shl2\(16);
\L16|ALT_INV_shl2\(16) <= NOT \L16|shl2\(16);
\L19|ALT_INV_shl\(17) <= NOT \L19|shl\(17);
\L18|ALT_INV_shl[17]~_emulated_q\ <= NOT \L18|shl[17]~_emulated_q\;
\L23|ALT_INV_shl2\(16) <= NOT \L23|shl2\(16);
\L22|ALT_INV_shl[17]~_emulated_q\ <= NOT \L22|shl[17]~_emulated_q\;
\L25|ALT_INV_shl[17]~_emulated_q\ <= NOT \L25|shl[17]~_emulated_q\;
\L24|ALT_INV_shl[17]~_emulated_q\ <= NOT \L24|shl[17]~_emulated_q\;
\L27|ALT_INV_shl2\(17) <= NOT \L27|shl2\(17);
\L26|ALT_INV_shl[17]~_emulated_q\ <= NOT \L26|shl[17]~_emulated_q\;
\L29|ALT_INV_shl2\(17) <= NOT \L29|shl2\(17);
\L16|ALT_INV_shl[17]~_emulated_q\ <= NOT \L16|shl[17]~_emulated_q\;
\L19|ALT_INV_shl2\(17) <= NOT \L19|shl2\(17);
\L18|ALT_INV_shl2\(17) <= NOT \L18|shl2\(17);
\L23|ALT_INV_shl[17]~_emulated_q\ <= NOT \L23|shl[17]~_emulated_q\;
\L25|ALT_INV_shl2\(17) <= NOT \L25|shl2\(17);
\L27|ALT_INV_shl\(18) <= NOT \L27|shl\(18);
\L26|ALT_INV_shl2\(17) <= NOT \L26|shl2\(17);
\L29|ALT_INV_shl\(18) <= NOT \L29|shl\(18);
\L28|ALT_INV_shl\(18) <= NOT \L28|shl\(18);
\L31|ALT_INV_shl2\(17) <= NOT \L31|shl2\(17);
\L17|ALT_INV_shl2\(17) <= NOT \L17|shl2\(17);
\L25|ALT_INV_shl[18]~_emulated_q\ <= NOT \L25|shl[18]~_emulated_q\;
\L27|ALT_INV_shl2\(18) <= NOT \L27|shl2\(18);
\L26|ALT_INV_shl[18]~_emulated_q\ <= NOT \L26|shl[18]~_emulated_q\;
\L17|ALT_INV_shl\(18) <= NOT \L17|shl\(18);
\L21|ALT_INV_shl2\(18) <= NOT \L21|shl2\(18);
\L22|ALT_INV_shl2\(18) <= NOT \L22|shl2\(18);
\L24|ALT_INV_shl2\(18) <= NOT \L24|shl2\(18);
\L26|ALT_INV_shl2\(18) <= NOT \L26|shl2\(18);
\L29|ALT_INV_shl\(19) <= NOT \L29|shl\(19);
\L28|ALT_INV_shl\(19) <= NOT \L28|shl\(19);
\L31|ALT_INV_shl2\(18) <= NOT \L31|shl2\(18);
\L30|ALT_INV_shl\(19) <= NOT \L30|shl\(19);
\L17|ALT_INV_shl2\(18) <= NOT \L17|shl2\(18);
\L19|ALT_INV_shl\(19) <= NOT \L19|shl\(19);
\L18|ALT_INV_shl\(19) <= NOT \L18|shl\(19);
\L21|ALT_INV_shl[19]~_emulated_q\ <= NOT \L21|shl[19]~_emulated_q\;
\L22|ALT_INV_shl[19]~_emulated_q\ <= NOT \L22|shl[19]~_emulated_q\;
\L24|ALT_INV_shl[19]~_emulated_q\ <= NOT \L24|shl[19]~_emulated_q\;
\L26|ALT_INV_shl[19]~_emulated_q\ <= NOT \L26|shl[19]~_emulated_q\;
\L29|ALT_INV_shl2\(19) <= NOT \L29|shl2\(19);
\L28|ALT_INV_shl2\(19) <= NOT \L28|shl2\(19);
\L31|ALT_INV_shl[19]~_emulated_q\ <= NOT \L31|shl[19]~_emulated_q\;
\L30|ALT_INV_shl2\(19) <= NOT \L30|shl2\(19);
\L17|ALT_INV_shl\(19) <= NOT \L17|shl\(19);
\L16|ALT_INV_shl\(19) <= NOT \L16|shl\(19);
\L19|ALT_INV_shl2\(19) <= NOT \L19|shl2\(19);
\L21|ALT_INV_shl2\(19) <= NOT \L21|shl2\(19);
\L20|ALT_INV_shl2\(19) <= NOT \L20|shl2\(19);
\L22|ALT_INV_shl2\(19) <= NOT \L22|shl2\(19);
\L26|ALT_INV_shl2\(19) <= NOT \L26|shl2\(19);
\L29|ALT_INV_shl[20]~_emulated_q\ <= NOT \L29|shl[20]~_emulated_q\;
\L28|ALT_INV_shl\(20) <= NOT \L28|shl\(20);
\L31|ALT_INV_shl2\(19) <= NOT \L31|shl2\(19);
\L19|ALT_INV_shl\(20) <= NOT \L19|shl\(20);
\L21|ALT_INV_shl[20]~_emulated_q\ <= NOT \L21|shl[20]~_emulated_q\;
\L20|ALT_INV_shl[20]~_emulated_q\ <= NOT \L20|shl[20]~_emulated_q\;
\L23|ALT_INV_shl2\(19) <= NOT \L23|shl2\(19);
\L22|ALT_INV_shl[20]~_emulated_q\ <= NOT \L22|shl[20]~_emulated_q\;
\L25|ALT_INV_shl\(20) <= NOT \L25|shl\(20);
\L24|ALT_INV_shl\(20) <= NOT \L24|shl\(20);
\L27|ALT_INV_shl2\(20) <= NOT \L27|shl2\(20);
\L26|ALT_INV_shl[20]~_emulated_q\ <= NOT \L26|shl[20]~_emulated_q\;
\L29|ALT_INV_shl2\(20) <= NOT \L29|shl2\(20);
\L28|ALT_INV_shl2\(20) <= NOT \L28|shl2\(20);
\L31|ALT_INV_shl[20]~_emulated_q\ <= NOT \L31|shl[20]~_emulated_q\;
\L30|ALT_INV_shl2\(20) <= NOT \L30|shl2\(20);
\L17|ALT_INV_shl\(20) <= NOT \L17|shl\(20);
\L19|ALT_INV_shl2\(20) <= NOT \L19|shl2\(20);
\L21|ALT_INV_shl2\(20) <= NOT \L21|shl2\(20);
\L20|ALT_INV_shl2\(20) <= NOT \L20|shl2\(20);
\L22|ALT_INV_shl2\(20) <= NOT \L22|shl2\(20);
\L25|ALT_INV_shl2\(20) <= NOT \L25|shl2\(20);
\L27|ALT_INV_shl[21]~_emulated_q\ <= NOT \L27|shl[21]~_emulated_q\;
\L26|ALT_INV_shl2\(20) <= NOT \L26|shl2\(20);
\L29|ALT_INV_shl[21]~_emulated_q\ <= NOT \L29|shl[21]~_emulated_q\;
\L28|ALT_INV_shl[21]~_emulated_q\ <= NOT \L28|shl[21]~_emulated_q\;
\L16|ALT_INV_shl2\(20) <= NOT \L16|shl2\(20);
\L21|ALT_INV_shl[21]~_emulated_q\ <= NOT \L21|shl[21]~_emulated_q\;
\L20|ALT_INV_shl[21]~_emulated_q\ <= NOT \L20|shl[21]~_emulated_q\;
\L23|ALT_INV_shl2\(20) <= NOT \L23|shl2\(20);
\L22|ALT_INV_shl[21]~_emulated_q\ <= NOT \L22|shl[21]~_emulated_q\;
\L16|ALT_INV_shl2\(28) <= NOT \L16|shl2\(28);
\L18|ALT_INV_shl2\(28) <= NOT \L18|shl2\(28);
\L31|ALT_INV_shl2\(27) <= NOT \L31|shl2\(27);
\L18|ALT_INV_shl2\(27) <= NOT \L18|shl2\(27);
\L20|ALT_INV_shl2\(27) <= NOT \L20|shl2\(27);
\L22|ALT_INV_shl2\(27) <= NOT \L22|shl2\(27);
\L26|ALT_INV_shl2\(26) <= NOT \L26|shl2\(26);
\L18|ALT_INV_shl2\(26) <= NOT \L18|shl2\(26);
\L24|ALT_INV_shl2\(25) <= NOT \L24|shl2\(25);
\L26|ALT_INV_shl2\(25) <= NOT \L26|shl2\(25);
\L31|ALT_INV_shl2\(25) <= NOT \L31|shl2\(25);
\L18|ALT_INV_shl2\(25) <= NOT \L18|shl2\(25);
\L23|ALT_INV_shl2\(25) <= NOT \L23|shl2\(25);
\L24|ALT_INV_shl2\(24) <= NOT \L24|shl2\(24);
\L27|ALT_INV_shl2\(24) <= NOT \L27|shl2\(24);
\L26|ALT_INV_shl2\(24) <= NOT \L26|shl2\(24);
\L29|ALT_INV_shl2\(24) <= NOT \L29|shl2\(24);
\L30|ALT_INV_shl2\(24) <= NOT \L30|shl2\(24);
\L18|ALT_INV_shl2\(24) <= NOT \L18|shl2\(24);
\L23|ALT_INV_shl2\(24) <= NOT \L23|shl2\(24);
\L24|ALT_INV_shl2\(23) <= NOT \L24|shl2\(23);
\L27|ALT_INV_shl2\(23) <= NOT \L27|shl2\(23);
\L26|ALT_INV_shl2\(23) <= NOT \L26|shl2\(23);
\L28|ALT_INV_shl2\(23) <= NOT \L28|shl2\(23);
\L30|ALT_INV_shl2\(23) <= NOT \L30|shl2\(23);
\L39|ALT_INV_REG~1_combout\ <= NOT \L39|REG~1_combout\;
\L17|ALT_INV_shl2\(23) <= NOT \L17|shl2\(23);
\L19|ALT_INV_shl2\(23) <= NOT \L19|shl2\(23);
\L18|ALT_INV_shl2\(23) <= NOT \L18|shl2\(23);
\L20|ALT_INV_shl2\(23) <= NOT \L20|shl2\(23);
\L23|ALT_INV_shl2\(23) <= NOT \L23|shl2\(23);
\L28|ALT_INV_shl2\(22) <= NOT \L28|shl2\(22);
\L17|ALT_INV_shl2\(22) <= NOT \L17|shl2\(22);
\L19|ALT_INV_shl2\(22) <= NOT \L19|shl2\(22);
\L45|ALT_INV_Equal2~1_combout\ <= NOT \L45|Equal2~1_combout\;
\L18|ALT_INV_shl2\(22) <= NOT \L18|shl2\(22);
\L21|ALT_INV_shl2\(22) <= NOT \L21|shl2\(22);
\L20|ALT_INV_shl2\(22) <= NOT \L20|shl2\(22);
\L25|ALT_INV_shl\(21) <= NOT \L25|shl\(21);
\L27|ALT_INV_shl2\(21) <= NOT \L27|shl2\(21);
\L26|ALT_INV_shl\(21) <= NOT \L26|shl\(21);
\L29|ALT_INV_shl2\(21) <= NOT \L29|shl2\(21);
\L28|ALT_INV_shl2\(21) <= NOT \L28|shl2\(21);
\L31|ALT_INV_shl\(21) <= NOT \L31|shl\(21);
\L30|ALT_INV_shl[22]~3_combout\ <= NOT \L30|shl[22]~3_combout\;
\L30|ALT_INV_shl2\(21) <= NOT \L30|shl2\(21);
\L17|ALT_INV_shl\(21) <= NOT \L17|shl\(21);
\L16|ALT_INV_shl[21]~_emulated_q\ <= NOT \L16|shl[21]~_emulated_q\;
\L19|ALT_INV_shl2\(21) <= NOT \L19|shl2\(21);
\L18|ALT_INV_shl2\(21) <= NOT \L18|shl2\(21);
\L21|ALT_INV_shl2\(21) <= NOT \L21|shl2\(21);
\L45|ALT_INV_Equal2~0_combout\ <= NOT \L45|Equal2~0_combout\;
\L20|ALT_INV_shl2\(21) <= NOT \L20|shl2\(21);
\L23|ALT_INV_shl[21]~_emulated_q\ <= NOT \L23|shl[21]~_emulated_q\;
\L39|ALT_INV_REG[22]~0_combout\ <= NOT \L39|REG[22]~0_combout\;
\L22|ALT_INV_shl2\(21) <= NOT \L22|shl2\(21);
\L1|ALT_INV_btn2state.EsperaApertar~q\ <= NOT \L1|btn2state.EsperaApertar~q\;
\L1|ALT_INV_btn3state.EsperaApertar~q\ <= NOT \L1|btn3state.EsperaApertar~q\;
\L23|ALT_INV_shl2\(30) <= NOT \L23|shl2\(30);
\L30|ALT_INV_shl2\(30) <= NOT \L30|shl2\(30);
\L8|ALT_INV_comb~0_combout\ <= NOT \L8|comb~0_combout\;
\L50|ALT_INV_REG~0_combout\ <= NOT \L50|REG~0_combout\;
\L50|ALT_INV_Equal5~3_combout\ <= NOT \L50|Equal5~3_combout\;
\L50|ALT_INV_REG~4_combout\ <= NOT \L50|REG~4_combout\;
\L50|ALT_INV_REG~1_combout\ <= NOT \L50|REG~1_combout\;
\L50|ALT_INV_Equal5~2_combout\ <= NOT \L50|Equal5~2_combout\;
\L6|ALT_INV_Equal1~6_combout\ <= NOT \L6|Equal1~6_combout\;
\L6|ALT_INV_Equal1~5_combout\ <= NOT \L6|Equal1~5_combout\;
\L6|ALT_INV_conta3\(24) <= NOT \L6|conta3\(24);
\L6|ALT_INV_conta3\(25) <= NOT \L6|conta3\(25);
\L6|ALT_INV_conta3\(23) <= NOT \L6|conta3\(23);
\L6|ALT_INV_conta3\(22) <= NOT \L6|conta3\(22);
\L6|ALT_INV_conta3\(21) <= NOT \L6|conta3\(21);
\L6|ALT_INV_conta3\(20) <= NOT \L6|conta3\(20);
\L6|ALT_INV_Equal1~4_combout\ <= NOT \L6|Equal1~4_combout\;
\L6|ALT_INV_conta3\(30) <= NOT \L6|conta3\(30);
\L6|ALT_INV_conta3\(31) <= NOT \L6|conta3\(31);
\L6|ALT_INV_conta3\(29) <= NOT \L6|conta3\(29);
\L6|ALT_INV_conta3\(28) <= NOT \L6|conta3\(28);
\L6|ALT_INV_conta3\(27) <= NOT \L6|conta3\(27);
\L6|ALT_INV_conta3\(26) <= NOT \L6|conta3\(26);
\L6|ALT_INV_Equal1~3_combout\ <= NOT \L6|Equal1~3_combout\;
\L6|ALT_INV_conta3\(18) <= NOT \L6|conta3\(18);
\L6|ALT_INV_conta3\(19) <= NOT \L6|conta3\(19);
\L6|ALT_INV_conta3\(17) <= NOT \L6|conta3\(17);
\L6|ALT_INV_conta3\(16) <= NOT \L6|conta3\(16);
\L6|ALT_INV_conta3\(15) <= NOT \L6|conta3\(15);
\L6|ALT_INV_conta3\(14) <= NOT \L6|conta3\(14);
\L6|ALT_INV_Equal1~2_combout\ <= NOT \L6|Equal1~2_combout\;
\L6|ALT_INV_conta3\(12) <= NOT \L6|conta3\(12);
\L6|ALT_INV_conta3\(13) <= NOT \L6|conta3\(13);
\L6|ALT_INV_conta3\(11) <= NOT \L6|conta3\(11);
\L6|ALT_INV_conta3\(10) <= NOT \L6|conta3\(10);
\L6|ALT_INV_conta3\(9) <= NOT \L6|conta3\(9);
\L6|ALT_INV_conta3\(8) <= NOT \L6|conta3\(8);
\L6|ALT_INV_Equal1~1_combout\ <= NOT \L6|Equal1~1_combout\;
\L6|ALT_INV_conta3\(6) <= NOT \L6|conta3\(6);
\L6|ALT_INV_conta3\(7) <= NOT \L6|conta3\(7);
\L6|ALT_INV_conta3\(5) <= NOT \L6|conta3\(5);
\L6|ALT_INV_conta3\(4) <= NOT \L6|conta3\(4);
\L6|ALT_INV_conta3\(3) <= NOT \L6|conta3\(3);
\L6|ALT_INV_conta3\(2) <= NOT \L6|conta3\(2);
\L6|ALT_INV_Equal1~0_combout\ <= NOT \L6|Equal1~0_combout\;
\L6|ALT_INV_conta3\(0) <= NOT \L6|conta3\(0);
\L6|ALT_INV_conta3\(1) <= NOT \L6|conta3\(1);
\L50|ALT_INV_REG~2_combout\ <= NOT \L50|REG~2_combout\;
\L50|ALT_INV_Equal5~1_combout\ <= NOT \L50|Equal5~1_combout\;
\L6|ALT_INV_Equal2~6_combout\ <= NOT \L6|Equal2~6_combout\;
\L6|ALT_INV_Equal2~5_combout\ <= NOT \L6|Equal2~5_combout\;
\L6|ALT_INV_conta4\(24) <= NOT \L6|conta4\(24);
\L6|ALT_INV_conta4\(25) <= NOT \L6|conta4\(25);
\L6|ALT_INV_conta4\(23) <= NOT \L6|conta4\(23);
\L6|ALT_INV_conta4\(22) <= NOT \L6|conta4\(22);
\L6|ALT_INV_conta4\(21) <= NOT \L6|conta4\(21);
\L6|ALT_INV_conta4\(20) <= NOT \L6|conta4\(20);
\L6|ALT_INV_Equal2~4_combout\ <= NOT \L6|Equal2~4_combout\;
\L6|ALT_INV_conta4\(30) <= NOT \L6|conta4\(30);
\L6|ALT_INV_conta4\(31) <= NOT \L6|conta4\(31);
\L6|ALT_INV_conta4\(29) <= NOT \L6|conta4\(29);
\L6|ALT_INV_conta4\(28) <= NOT \L6|conta4\(28);
\L6|ALT_INV_conta4\(27) <= NOT \L6|conta4\(27);
\L6|ALT_INV_conta4\(26) <= NOT \L6|conta4\(26);
\L6|ALT_INV_Equal2~3_combout\ <= NOT \L6|Equal2~3_combout\;
\L6|ALT_INV_conta4\(18) <= NOT \L6|conta4\(18);
\L6|ALT_INV_conta4\(19) <= NOT \L6|conta4\(19);
\L6|ALT_INV_conta4\(17) <= NOT \L6|conta4\(17);
\L6|ALT_INV_conta4\(16) <= NOT \L6|conta4\(16);
\L6|ALT_INV_conta4\(15) <= NOT \L6|conta4\(15);
\L6|ALT_INV_conta4\(14) <= NOT \L6|conta4\(14);
\L6|ALT_INV_Equal2~2_combout\ <= NOT \L6|Equal2~2_combout\;
\L6|ALT_INV_conta4\(12) <= NOT \L6|conta4\(12);
\L6|ALT_INV_conta4\(13) <= NOT \L6|conta4\(13);
\L6|ALT_INV_conta4\(11) <= NOT \L6|conta4\(11);
\L6|ALT_INV_conta4\(10) <= NOT \L6|conta4\(10);
\L6|ALT_INV_conta4\(9) <= NOT \L6|conta4\(9);
\L6|ALT_INV_conta4\(8) <= NOT \L6|conta4\(8);
\L6|ALT_INV_Equal2~1_combout\ <= NOT \L6|Equal2~1_combout\;
\L6|ALT_INV_conta4\(6) <= NOT \L6|conta4\(6);
\L6|ALT_INV_conta4\(7) <= NOT \L6|conta4\(7);
\L6|ALT_INV_conta4\(5) <= NOT \L6|conta4\(5);
\L6|ALT_INV_conta4\(4) <= NOT \L6|conta4\(4);
\L6|ALT_INV_conta4\(3) <= NOT \L6|conta4\(3);
\L6|ALT_INV_conta4\(2) <= NOT \L6|conta4\(2);
\L6|ALT_INV_Equal2~0_combout\ <= NOT \L6|Equal2~0_combout\;
\L6|ALT_INV_conta4\(0) <= NOT \L6|conta4\(0);
\L6|ALT_INV_conta4\(1) <= NOT \L6|conta4\(1);
\L50|ALT_INV_REG~3_combout\ <= NOT \L50|REG~3_combout\;
\L50|ALT_INV_Equal5~0_combout\ <= NOT \L50|Equal5~0_combout\;
\L6|ALT_INV_Equal0~combout\ <= NOT \L6|Equal0~combout\;
\L6|ALT_INV_Equal0~5_combout\ <= NOT \L6|Equal0~5_combout\;
\L6|ALT_INV_conta1\(24) <= NOT \L6|conta1\(24);
\L6|ALT_INV_conta1\(25) <= NOT \L6|conta1\(25);
\L6|ALT_INV_conta1\(23) <= NOT \L6|conta1\(23);
\L6|ALT_INV_conta1\(22) <= NOT \L6|conta1\(22);
\L6|ALT_INV_conta1\(21) <= NOT \L6|conta1\(21);
\L6|ALT_INV_conta1\(20) <= NOT \L6|conta1\(20);
\L6|ALT_INV_Equal0~4_combout\ <= NOT \L6|Equal0~4_combout\;
\L6|ALT_INV_conta1\(30) <= NOT \L6|conta1\(30);
\L6|ALT_INV_conta1\(31) <= NOT \L6|conta1\(31);
\L6|ALT_INV_conta1\(29) <= NOT \L6|conta1\(29);
\L6|ALT_INV_conta1\(28) <= NOT \L6|conta1\(28);
\L6|ALT_INV_conta1\(27) <= NOT \L6|conta1\(27);
\L6|ALT_INV_conta1\(26) <= NOT \L6|conta1\(26);
\L6|ALT_INV_Equal0~3_combout\ <= NOT \L6|Equal0~3_combout\;
\L6|ALT_INV_conta1\(18) <= NOT \L6|conta1\(18);
\L6|ALT_INV_conta1\(19) <= NOT \L6|conta1\(19);
\L6|ALT_INV_conta1\(17) <= NOT \L6|conta1\(17);
\L6|ALT_INV_conta1\(16) <= NOT \L6|conta1\(16);
\L6|ALT_INV_conta1\(15) <= NOT \L6|conta1\(15);
\L6|ALT_INV_conta1\(14) <= NOT \L6|conta1\(14);
\L6|ALT_INV_Equal0~2_combout\ <= NOT \L6|Equal0~2_combout\;
\L6|ALT_INV_conta1\(12) <= NOT \L6|conta1\(12);
\L6|ALT_INV_conta1\(13) <= NOT \L6|conta1\(13);
\L6|ALT_INV_conta1\(11) <= NOT \L6|conta1\(11);
\L6|ALT_INV_conta1\(10) <= NOT \L6|conta1\(10);
\L6|ALT_INV_conta1\(9) <= NOT \L6|conta1\(9);
\L6|ALT_INV_conta1\(8) <= NOT \L6|conta1\(8);
\L6|ALT_INV_Equal0~1_combout\ <= NOT \L6|Equal0~1_combout\;
\L6|ALT_INV_conta1\(6) <= NOT \L6|conta1\(6);
\L6|ALT_INV_conta1\(7) <= NOT \L6|conta1\(7);
\L6|ALT_INV_conta1\(5) <= NOT \L6|conta1\(5);
\L6|ALT_INV_conta1\(4) <= NOT \L6|conta1\(4);
\L6|ALT_INV_conta1\(3) <= NOT \L6|conta1\(3);
\L6|ALT_INV_conta1\(2) <= NOT \L6|conta1\(2);
\L6|ALT_INV_Equal0~0_combout\ <= NOT \L6|Equal0~0_combout\;
\L6|ALT_INV_conta1\(0) <= NOT \L6|conta1\(0);
\L6|ALT_INV_conta1\(1) <= NOT \L6|conta1\(1);
\L1|ALT_INV_btn1state.EsperaApertar~q\ <= NOT \L1|btn1state.EsperaApertar~q\;
\L1|ALT_INV_btn0state.EsperaApertar~q\ <= NOT \L1|btn0state.EsperaApertar~q\;
\L6|ALT_INV_sig_led~0_combout\ <= NOT \L6|sig_led~0_combout\;
\L6|ALT_INV_Equal3~6_combout\ <= NOT \L6|Equal3~6_combout\;
\L6|ALT_INV_Equal3~5_combout\ <= NOT \L6|Equal3~5_combout\;
\L6|ALT_INV_conta5\(25) <= NOT \L6|conta5\(25);
\L6|ALT_INV_conta5\(26) <= NOT \L6|conta5\(26);
\L6|ALT_INV_conta5\(24) <= NOT \L6|conta5\(24);
\L6|ALT_INV_conta5\(23) <= NOT \L6|conta5\(23);
\L6|ALT_INV_conta5\(22) <= NOT \L6|conta5\(22);
\L6|ALT_INV_conta5\(21) <= NOT \L6|conta5\(21);
\L6|ALT_INV_Equal3~4_combout\ <= NOT \L6|Equal3~4_combout\;
\L6|ALT_INV_conta5\(31) <= NOT \L6|conta5\(31);
\L6|ALT_INV_conta5\(0) <= NOT \L6|conta5\(0);
\L6|ALT_INV_conta5\(30) <= NOT \L6|conta5\(30);
\L6|ALT_INV_conta5\(29) <= NOT \L6|conta5\(29);
\L6|ALT_INV_conta5\(28) <= NOT \L6|conta5\(28);
\L6|ALT_INV_conta5\(27) <= NOT \L6|conta5\(27);
\L6|ALT_INV_Equal3~3_combout\ <= NOT \L6|Equal3~3_combout\;
\L6|ALT_INV_conta5\(19) <= NOT \L6|conta5\(19);
\L6|ALT_INV_conta5\(20) <= NOT \L6|conta5\(20);
\L6|ALT_INV_conta5\(18) <= NOT \L6|conta5\(18);
\L6|ALT_INV_conta5\(17) <= NOT \L6|conta5\(17);
\L6|ALT_INV_conta5\(16) <= NOT \L6|conta5\(16);
\L6|ALT_INV_conta5\(15) <= NOT \L6|conta5\(15);
\L6|ALT_INV_Equal3~2_combout\ <= NOT \L6|Equal3~2_combout\;
\L6|ALT_INV_conta5\(13) <= NOT \L6|conta5\(13);
\L6|ALT_INV_conta5\(14) <= NOT \L6|conta5\(14);
\L6|ALT_INV_conta5\(12) <= NOT \L6|conta5\(12);
\L6|ALT_INV_conta5\(11) <= NOT \L6|conta5\(11);
\L6|ALT_INV_conta5\(10) <= NOT \L6|conta5\(10);
\L6|ALT_INV_conta5\(9) <= NOT \L6|conta5\(9);
\L6|ALT_INV_Equal3~1_combout\ <= NOT \L6|Equal3~1_combout\;
\L6|ALT_INV_conta5\(7) <= NOT \L6|conta5\(7);
\L6|ALT_INV_conta5\(8) <= NOT \L6|conta5\(8);
\L6|ALT_INV_conta5\(6) <= NOT \L6|conta5\(6);
\L6|ALT_INV_conta5\(5) <= NOT \L6|conta5\(5);
\L6|ALT_INV_conta5\(4) <= NOT \L6|conta5\(4);
\L6|ALT_INV_conta5\(3) <= NOT \L6|conta5\(3);
\L6|ALT_INV_Equal3~0_combout\ <= NOT \L6|Equal3~0_combout\;
\L6|ALT_INV_conta5\(1) <= NOT \L6|conta5\(1);
\L6|ALT_INV_conta5\(2) <= NOT \L6|conta5\(2);
\L24|ALT_INV_shl2\(29) <= NOT \L24|shl2\(29);
\L26|ALT_INV_shl2\(29) <= NOT \L26|shl2\(29);
\L16|ALT_INV_shl2\(29) <= NOT \L16|shl2\(29);
\L23|ALT_INV_shl2\(29) <= NOT \L23|shl2\(29);
\L24|ALT_INV_shl2\(28) <= NOT \L24|shl2\(28);
\L26|ALT_INV_shl2\(28) <= NOT \L26|shl2\(28);
\L16|ALT_INV_shl[29]~0_combout\ <= NOT \L16|shl[29]~0_combout\;
\L16|ALT_INV_shl[29]~_emulated_q\ <= NOT \L16|shl[29]~_emulated_q\;
\L18|ALT_INV_shl[29]~22_combout\ <= NOT \L18|shl[29]~22_combout\;
\L18|ALT_INV_shl[29]~_emulated_q\ <= NOT \L18|shl[29]~_emulated_q\;
\L20|ALT_INV_shl2\(28) <= NOT \L20|shl2\(28);
\L22|ALT_INV_shl2\(28) <= NOT \L22|shl2\(28);
\L27|ALT_INV_shl2\(27) <= NOT \L27|shl2\(27);
\L28|ALT_INV_shl2\(27) <= NOT \L28|shl2\(27);
\L31|ALT_INV_shl[28]~2_combout\ <= NOT \L31|shl[28]~2_combout\;
\L31|ALT_INV_shl[28]~_emulated_q\ <= NOT \L31|shl[28]~_emulated_q\;
\L18|ALT_INV_shl[28]~20_combout\ <= NOT \L18|shl[28]~20_combout\;
\L18|ALT_INV_shl[28]~_emulated_q\ <= NOT \L18|shl[28]~_emulated_q\;
\L20|ALT_INV_shl[28]~8_combout\ <= NOT \L20|shl[28]~8_combout\;
\L20|ALT_INV_shl[28]~_emulated_q\ <= NOT \L20|shl[28]~_emulated_q\;
\L22|ALT_INV_shl[28]~2_combout\ <= NOT \L22|shl[28]~2_combout\;
\L22|ALT_INV_shl[28]~_emulated_q\ <= NOT \L22|shl[28]~_emulated_q\;
\L27|ALT_INV_shl2\(26) <= NOT \L27|shl2\(26);
\L26|ALT_INV_shl[27]~8_combout\ <= NOT \L26|shl[27]~8_combout\;
\L26|ALT_INV_shl[27]~_emulated_q\ <= NOT \L26|shl[27]~_emulated_q\;
\L28|ALT_INV_shl2\(26) <= NOT \L28|shl2\(26);
\L19|ALT_INV_shl2\(26) <= NOT \L19|shl2\(26);
\L18|ALT_INV_shl[27]~16_combout\ <= NOT \L18|shl[27]~16_combout\;
\L18|ALT_INV_shl[27]~_emulated_q\ <= NOT \L18|shl[27]~_emulated_q\;
\L24|ALT_INV_shl[26]~6_combout\ <= NOT \L24|shl[26]~6_combout\;
\L24|ALT_INV_shl[26]~_emulated_q\ <= NOT \L24|shl[26]~_emulated_q\;
\L26|ALT_INV_shl[26]~6_combout\ <= NOT \L26|shl[26]~6_combout\;
\L26|ALT_INV_shl[26]~_emulated_q\ <= NOT \L26|shl[26]~_emulated_q\;
\L28|ALT_INV_shl2\(25) <= NOT \L28|shl2\(25);
\L31|ALT_INV_shl[26]~0_combout\ <= NOT \L31|shl[26]~0_combout\;
\L31|ALT_INV_shl[26]~_emulated_q\ <= NOT \L31|shl[26]~_emulated_q\;
\L18|ALT_INV_shl[26]~14_combout\ <= NOT \L18|shl[26]~14_combout\;
\L18|ALT_INV_shl[26]~_emulated_q\ <= NOT \L18|shl[26]~_emulated_q\;
\L20|ALT_INV_shl2\(25) <= NOT \L20|shl2\(25);
\L23|ALT_INV_shl[26]~4_combout\ <= NOT \L23|shl[26]~4_combout\;
\L23|ALT_INV_shl[26]~_emulated_q\ <= NOT \L23|shl[26]~_emulated_q\;
\L24|ALT_INV_shl[25]~4_combout\ <= NOT \L24|shl[25]~4_combout\;
\L24|ALT_INV_shl[25]~_emulated_q\ <= NOT \L24|shl[25]~_emulated_q\;
\L27|ALT_INV_shl[25]~6_combout\ <= NOT \L27|shl[25]~6_combout\;
\L27|ALT_INV_shl[25]~_emulated_q\ <= NOT \L27|shl[25]~_emulated_q\;
\L26|ALT_INV_shl[25]~2_combout\ <= NOT \L26|shl[25]~2_combout\;
\L26|ALT_INV_shl[25]~_emulated_q\ <= NOT \L26|shl[25]~_emulated_q\;
\L29|ALT_INV_shl[25]~4_combout\ <= NOT \L29|shl[25]~4_combout\;
\L29|ALT_INV_shl[25]~_emulated_q\ <= NOT \L29|shl[25]~_emulated_q\;
\L30|ALT_INV_shl[25]~6_combout\ <= NOT \L30|shl[25]~6_combout\;
\L30|ALT_INV_shl[25]~_emulated_q\ <= NOT \L30|shl[25]~_emulated_q\;
\L19|ALT_INV_shl2\(24) <= NOT \L19|shl2\(24);
\L18|ALT_INV_shl[25]~12_combout\ <= NOT \L18|shl[25]~12_combout\;
\L18|ALT_INV_shl[25]~_emulated_q\ <= NOT \L18|shl[25]~_emulated_q\;
\L23|ALT_INV_shl[25]~2_combout\ <= NOT \L23|shl[25]~2_combout\;
\L23|ALT_INV_shl[25]~_emulated_q\ <= NOT \L23|shl[25]~_emulated_q\;
\L24|ALT_INV_shl[24]~2_combout\ <= NOT \L24|shl[24]~2_combout\;
\L24|ALT_INV_shl[24]~_emulated_q\ <= NOT \L24|shl[24]~_emulated_q\;
\L27|ALT_INV_shl[24]~4_combout\ <= NOT \L27|shl[24]~4_combout\;
\L27|ALT_INV_shl[24]~_emulated_q\ <= NOT \L27|shl[24]~_emulated_q\;
\L26|ALT_INV_shl[24]~0_combout\ <= NOT \L26|shl[24]~0_combout\;
\L26|ALT_INV_shl[24]~_emulated_q\ <= NOT \L26|shl[24]~_emulated_q\;
\L28|ALT_INV_shl[24]~6_combout\ <= NOT \L28|shl[24]~6_combout\;
\L28|ALT_INV_shl[24]~_emulated_q\ <= NOT \L28|shl[24]~_emulated_q\;
\L30|ALT_INV_shl[24]~4_combout\ <= NOT \L30|shl[24]~4_combout\;
\L30|ALT_INV_shl[24]~_emulated_q\ <= NOT \L30|shl[24]~_emulated_q\;
\L17|ALT_INV_shl[24]~4_combout\ <= NOT \L17|shl[24]~4_combout\;
\L17|ALT_INV_shl[24]~_emulated_q\ <= NOT \L17|shl[24]~_emulated_q\;
\L19|ALT_INV_shl[24]~4_combout\ <= NOT \L19|shl[24]~4_combout\;
\L19|ALT_INV_shl[24]~_emulated_q\ <= NOT \L19|shl[24]~_emulated_q\;
\L18|ALT_INV_shl[24]~10_combout\ <= NOT \L18|shl[24]~10_combout\;
\L18|ALT_INV_shl[24]~_emulated_q\ <= NOT \L18|shl[24]~_emulated_q\;
\L20|ALT_INV_shl[24]~6_combout\ <= NOT \L20|shl[24]~6_combout\;
\L20|ALT_INV_shl[24]~_emulated_q\ <= NOT \L20|shl[24]~_emulated_q\;
\L23|ALT_INV_shl[24]~0_combout\ <= NOT \L23|shl[24]~0_combout\;
\L23|ALT_INV_shl[24]~_emulated_q\ <= NOT \L23|shl[24]~_emulated_q\;
\L22|ALT_INV_shl2\(23) <= NOT \L22|shl2\(23);
\L24|ALT_INV_shl2\(22) <= NOT \L24|shl2\(22);
\L28|ALT_INV_shl[23]~4_combout\ <= NOT \L28|shl[23]~4_combout\;
\L28|ALT_INV_shl[23]~_emulated_q\ <= NOT \L28|shl[23]~_emulated_q\;
\L17|ALT_INV_shl[23]~0_combout\ <= NOT \L17|shl[23]~0_combout\;
\L17|ALT_INV_shl[23]~_emulated_q\ <= NOT \L17|shl[23]~_emulated_q\;
\L19|ALT_INV_shl[23]~2_combout\ <= NOT \L19|shl[23]~2_combout\;
\L19|ALT_INV_shl[23]~_emulated_q\ <= NOT \L19|shl[23]~_emulated_q\;
\L18|ALT_INV_shl[23]~6_combout\ <= NOT \L18|shl[23]~6_combout\;
\L18|ALT_INV_shl[23]~_emulated_q\ <= NOT \L18|shl[23]~_emulated_q\;
\L21|ALT_INV_shl[23]~2_combout\ <= NOT \L21|shl[23]~2_combout\;
\L21|ALT_INV_shl[23]~_emulated_q\ <= NOT \L21|shl[23]~_emulated_q\;
\L20|ALT_INV_shl[23]~4_combout\ <= NOT \L20|shl[23]~4_combout\;
\L20|ALT_INV_shl[23]~_emulated_q\ <= NOT \L20|shl[23]~_emulated_q\;
\L27|ALT_INV_shl[22]~2_combout\ <= NOT \L27|shl[22]~2_combout\;
\L27|ALT_INV_shl[22]~_emulated_q\ <= NOT \L27|shl[22]~_emulated_q\;
\L29|ALT_INV_shl[22]~2_combout\ <= NOT \L29|shl[22]~2_combout\;
\L29|ALT_INV_shl[22]~_emulated_q\ <= NOT \L29|shl[22]~_emulated_q\;
\L28|ALT_INV_shl[22]~2_combout\ <= NOT \L28|shl[22]~2_combout\;
\L28|ALT_INV_shl[22]~_emulated_q\ <= NOT \L28|shl[22]~_emulated_q\;
\L30|ALT_INV_shl[22]~2_combout\ <= NOT \L30|shl[22]~2_combout\;
\L30|ALT_INV_shl[22]~_emulated_q\ <= NOT \L30|shl[22]~_emulated_q\;
\L16|ALT_INV_shl2\(21) <= NOT \L16|shl2\(21);
\L19|ALT_INV_shl[22]~0_combout\ <= NOT \L19|shl[22]~0_combout\;
\L19|ALT_INV_shl[22]~_emulated_q\ <= NOT \L19|shl[22]~_emulated_q\;
\L18|ALT_INV_shl[22]~2_combout\ <= NOT \L18|shl[22]~2_combout\;
\L18|ALT_INV_shl[22]~_emulated_q\ <= NOT \L18|shl[22]~_emulated_q\;
\L21|ALT_INV_shl[22]~0_combout\ <= NOT \L21|shl[22]~0_combout\;
\L21|ALT_INV_shl[22]~_emulated_q\ <= NOT \L21|shl[22]~_emulated_q\;
\L20|ALT_INV_shl[22]~0_combout\ <= NOT \L20|shl[22]~0_combout\;
\L20|ALT_INV_shl[22]~_emulated_q\ <= NOT \L20|shl[22]~_emulated_q\;
\L26|ALT_INV_shl[22]~36_combout\ <= NOT \L26|shl[22]~36_combout\;
\L22|ALT_INV_shl[22]~0_combout\ <= NOT \L22|shl[22]~0_combout\;
\L22|ALT_INV_shl[22]~_emulated_q\ <= NOT \L22|shl[22]~_emulated_q\;
\L15|ALT_INV_EA.S1~q\ <= NOT \L15|EA.S1~q\;
\L1|ALT_INV_btn2state.SaidaAtiva~q\ <= NOT \L1|btn2state.SaidaAtiva~q\;
\L1|ALT_INV_btn3state.SaidaAtiva~q\ <= NOT \L1|btn3state.SaidaAtiva~q\;
\L14|ALT_INV_EA.SF~q\ <= NOT \L14|EA.SF~q\;
\L51|ALT_INV_REG[31]~4_combout\ <= NOT \L51|REG[31]~4_combout\;
\L51|ALT_INV_REG[31]~3_combout\ <= NOT \L51|REG[31]~3_combout\;
\L21|ALT_INV_shl\(31) <= NOT \L21|shl\(31);
\L17|ALT_INV_shl\(31) <= NOT \L17|shl\(31);
\L29|ALT_INV_shl\(31) <= NOT \L29|shl\(31);
\L25|ALT_INV_shl\(31) <= NOT \L25|shl\(31);
\L51|ALT_INV_REG[31]~2_combout\ <= NOT \L51|REG[31]~2_combout\;
\L20|ALT_INV_shl\(31) <= NOT \L20|shl\(31);
\L16|ALT_INV_shl\(31) <= NOT \L16|shl\(31);
\L28|ALT_INV_shl\(31) <= NOT \L28|shl\(31);
\L24|ALT_INV_shl\(31) <= NOT \L24|shl\(31);
\L51|ALT_INV_REG[31]~1_combout\ <= NOT \L51|REG[31]~1_combout\;

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L59|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L58|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L57|F[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L56|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L56|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L49|REG[22]~17_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L56|F[3]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L56|ALT_INV_F[5]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L49|ALT_INV_Equal1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|F[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|F[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|Equal29~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|F[3]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|F[4]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|F[5]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L55|ALT_INV_F[6]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L49|ALT_INV_REG[22]~17_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L49|REG[22]~17_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[0]~69_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[1]~65_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[2]~61_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[3]~57_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[4]~53_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[5]~49_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[6]~45_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[7]~41_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[8]~37_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \L52|REG[9]~36_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X84_Y3_N24
\L6|conta1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta1[0]~0_combout\ = ( !\L6|conta1\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_conta1\(0),
	combout => \L6|conta1[0]~0_combout\);

-- Location: MLABCELL_X82_Y3_N57
\L6|conta1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta1[0]~feeder_combout\ = ( \L6|conta1[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_conta1[0]~0_combout\,
	combout => \L6|conta1[0]~feeder_combout\);

-- Location: FF_X82_Y3_N59
\L6|conta1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta1[0]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(0));

-- Location: LABCELL_X81_Y4_N0
\L6|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~1_sumout\ = SUM(( \L6|conta1\(0) ) + ( \L6|conta1\(1) ) + ( !VCC ))
-- \L6|Add0~2\ = CARRY(( \L6|conta1\(0) ) + ( \L6|conta1\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(1),
	datad => \L6|ALT_INV_conta1\(0),
	cin => GND,
	sumout => \L6|Add0~1_sumout\,
	cout => \L6|Add0~2\);

-- Location: FF_X81_Y4_N2
\L6|conta1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~1_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(1));

-- Location: MLABCELL_X82_Y3_N36
\L6|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~0_combout\ = ( !\L6|conta1\(0) & ( !\L6|conta1\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L6|ALT_INV_conta1\(0),
	dataf => \L6|ALT_INV_conta1\(1),
	combout => \L6|Equal0~0_combout\);

-- Location: LABCELL_X81_Y4_N3
\L6|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~5_sumout\ = SUM(( \L6|conta1\(2) ) + ( GND ) + ( \L6|Add0~2\ ))
-- \L6|Add0~6\ = CARRY(( \L6|conta1\(2) ) + ( GND ) + ( \L6|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(2),
	cin => \L6|Add0~2\,
	sumout => \L6|Add0~5_sumout\,
	cout => \L6|Add0~6\);

-- Location: FF_X81_Y4_N5
\L6|conta1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~5_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(2));

-- Location: LABCELL_X81_Y4_N6
\L6|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~9_sumout\ = SUM(( \L6|conta1\(3) ) + ( GND ) + ( \L6|Add0~6\ ))
-- \L6|Add0~10\ = CARRY(( \L6|conta1\(3) ) + ( GND ) + ( \L6|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(3),
	cin => \L6|Add0~6\,
	sumout => \L6|Add0~9_sumout\,
	cout => \L6|Add0~10\);

-- Location: FF_X81_Y4_N8
\L6|conta1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~9_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(3));

-- Location: LABCELL_X81_Y4_N9
\L6|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~13_sumout\ = SUM(( \L6|conta1\(4) ) + ( GND ) + ( \L6|Add0~10\ ))
-- \L6|Add0~14\ = CARRY(( \L6|conta1\(4) ) + ( GND ) + ( \L6|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(4),
	cin => \L6|Add0~10\,
	sumout => \L6|Add0~13_sumout\,
	cout => \L6|Add0~14\);

-- Location: FF_X81_Y4_N11
\L6|conta1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~13_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(4));

-- Location: LABCELL_X81_Y4_N12
\L6|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~17_sumout\ = SUM(( \L6|conta1\(5) ) + ( GND ) + ( \L6|Add0~14\ ))
-- \L6|Add0~18\ = CARRY(( \L6|conta1\(5) ) + ( GND ) + ( \L6|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(5),
	cin => \L6|Add0~14\,
	sumout => \L6|Add0~17_sumout\,
	cout => \L6|Add0~18\);

-- Location: FF_X81_Y4_N14
\L6|conta1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~17_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(5));

-- Location: LABCELL_X81_Y4_N15
\L6|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~25_sumout\ = SUM(( \L6|conta1\(6) ) + ( GND ) + ( \L6|Add0~18\ ))
-- \L6|Add0~26\ = CARRY(( \L6|conta1\(6) ) + ( GND ) + ( \L6|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(6),
	cin => \L6|Add0~18\,
	sumout => \L6|Add0~25_sumout\,
	cout => \L6|Add0~26\);

-- Location: FF_X81_Y4_N17
\L6|conta1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~25_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(6));

-- Location: LABCELL_X81_Y4_N18
\L6|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~21_sumout\ = SUM(( \L6|conta1\(7) ) + ( GND ) + ( \L6|Add0~26\ ))
-- \L6|Add0~22\ = CARRY(( \L6|conta1\(7) ) + ( GND ) + ( \L6|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(7),
	cin => \L6|Add0~26\,
	sumout => \L6|Add0~21_sumout\,
	cout => \L6|Add0~22\);

-- Location: FF_X81_Y4_N20
\L6|conta1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~21_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(7));

-- Location: LABCELL_X81_Y4_N21
\L6|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~29_sumout\ = SUM(( \L6|conta1\(8) ) + ( GND ) + ( \L6|Add0~22\ ))
-- \L6|Add0~30\ = CARRY(( \L6|conta1\(8) ) + ( GND ) + ( \L6|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(8),
	cin => \L6|Add0~22\,
	sumout => \L6|Add0~29_sumout\,
	cout => \L6|Add0~30\);

-- Location: FF_X81_Y4_N23
\L6|conta1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~29_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(8));

-- Location: LABCELL_X81_Y4_N24
\L6|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~33_sumout\ = SUM(( \L6|conta1\(9) ) + ( GND ) + ( \L6|Add0~30\ ))
-- \L6|Add0~34\ = CARRY(( \L6|conta1\(9) ) + ( GND ) + ( \L6|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(9),
	cin => \L6|Add0~30\,
	sumout => \L6|Add0~33_sumout\,
	cout => \L6|Add0~34\);

-- Location: FF_X81_Y4_N26
\L6|conta1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~33_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(9));

-- Location: LABCELL_X81_Y4_N27
\L6|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~37_sumout\ = SUM(( \L6|conta1\(10) ) + ( GND ) + ( \L6|Add0~34\ ))
-- \L6|Add0~38\ = CARRY(( \L6|conta1\(10) ) + ( GND ) + ( \L6|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(10),
	cin => \L6|Add0~34\,
	sumout => \L6|Add0~37_sumout\,
	cout => \L6|Add0~38\);

-- Location: FF_X81_Y4_N29
\L6|conta1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~37_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(10));

-- Location: LABCELL_X81_Y4_N30
\L6|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~41_sumout\ = SUM(( \L6|conta1\(11) ) + ( GND ) + ( \L6|Add0~38\ ))
-- \L6|Add0~42\ = CARRY(( \L6|conta1\(11) ) + ( GND ) + ( \L6|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(11),
	cin => \L6|Add0~38\,
	sumout => \L6|Add0~41_sumout\,
	cout => \L6|Add0~42\);

-- Location: FF_X81_Y4_N32
\L6|conta1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~41_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(11));

-- Location: LABCELL_X81_Y4_N33
\L6|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~49_sumout\ = SUM(( \L6|conta1\(12) ) + ( GND ) + ( \L6|Add0~42\ ))
-- \L6|Add0~50\ = CARRY(( \L6|conta1\(12) ) + ( GND ) + ( \L6|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(12),
	cin => \L6|Add0~42\,
	sumout => \L6|Add0~49_sumout\,
	cout => \L6|Add0~50\);

-- Location: FF_X81_Y4_N35
\L6|conta1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~49_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(12));

-- Location: LABCELL_X81_Y4_N36
\L6|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~45_sumout\ = SUM(( \L6|conta1\(13) ) + ( GND ) + ( \L6|Add0~50\ ))
-- \L6|Add0~46\ = CARRY(( \L6|conta1\(13) ) + ( GND ) + ( \L6|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(13),
	cin => \L6|Add0~50\,
	sumout => \L6|Add0~45_sumout\,
	cout => \L6|Add0~46\);

-- Location: FF_X81_Y4_N38
\L6|conta1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~45_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(13));

-- Location: LABCELL_X81_Y4_N39
\L6|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~53_sumout\ = SUM(( \L6|conta1\(14) ) + ( GND ) + ( \L6|Add0~46\ ))
-- \L6|Add0~54\ = CARRY(( \L6|conta1\(14) ) + ( GND ) + ( \L6|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(14),
	cin => \L6|Add0~46\,
	sumout => \L6|Add0~53_sumout\,
	cout => \L6|Add0~54\);

-- Location: FF_X81_Y3_N38
\L6|conta1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \L6|Add0~53_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(14));

-- Location: LABCELL_X81_Y4_N42
\L6|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~57_sumout\ = SUM(( \L6|conta1\(15) ) + ( GND ) + ( \L6|Add0~54\ ))
-- \L6|Add0~58\ = CARRY(( \L6|conta1\(15) ) + ( GND ) + ( \L6|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(15),
	cin => \L6|Add0~54\,
	sumout => \L6|Add0~57_sumout\,
	cout => \L6|Add0~58\);

-- Location: FF_X81_Y4_N44
\L6|conta1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~57_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(15));

-- Location: LABCELL_X81_Y4_N45
\L6|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~61_sumout\ = SUM(( \L6|conta1\(16) ) + ( GND ) + ( \L6|Add0~58\ ))
-- \L6|Add0~62\ = CARRY(( \L6|conta1\(16) ) + ( GND ) + ( \L6|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(16),
	cin => \L6|Add0~58\,
	sumout => \L6|Add0~61_sumout\,
	cout => \L6|Add0~62\);

-- Location: FF_X81_Y4_N47
\L6|conta1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~61_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(16));

-- Location: LABCELL_X81_Y4_N48
\L6|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~65_sumout\ = SUM(( \L6|conta1\(17) ) + ( GND ) + ( \L6|Add0~62\ ))
-- \L6|Add0~66\ = CARRY(( \L6|conta1\(17) ) + ( GND ) + ( \L6|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(17),
	cin => \L6|Add0~62\,
	sumout => \L6|Add0~65_sumout\,
	cout => \L6|Add0~66\);

-- Location: FF_X81_Y4_N50
\L6|conta1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~65_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(17));

-- Location: LABCELL_X81_Y4_N51
\L6|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~73_sumout\ = SUM(( \L6|conta1\(18) ) + ( GND ) + ( \L6|Add0~66\ ))
-- \L6|Add0~74\ = CARRY(( \L6|conta1\(18) ) + ( GND ) + ( \L6|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(18),
	cin => \L6|Add0~66\,
	sumout => \L6|Add0~73_sumout\,
	cout => \L6|Add0~74\);

-- Location: FF_X81_Y4_N53
\L6|conta1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~73_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(18));

-- Location: LABCELL_X81_Y4_N54
\L6|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~69_sumout\ = SUM(( \L6|conta1\(19) ) + ( GND ) + ( \L6|Add0~74\ ))
-- \L6|Add0~70\ = CARRY(( \L6|conta1\(19) ) + ( GND ) + ( \L6|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(19),
	cin => \L6|Add0~74\,
	sumout => \L6|Add0~69_sumout\,
	cout => \L6|Add0~70\);

-- Location: FF_X81_Y4_N56
\L6|conta1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~69_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(19));

-- Location: LABCELL_X81_Y3_N39
\L6|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~3_combout\ = ( \L6|conta1\(19) & ( !\L6|conta1\(16) & ( (\L6|conta1\(14) & (!\L6|conta1\(18) & (\L6|conta1\(15) & \L6|conta1\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(14),
	datab => \L6|ALT_INV_conta1\(18),
	datac => \L6|ALT_INV_conta1\(15),
	datad => \L6|ALT_INV_conta1\(17),
	datae => \L6|ALT_INV_conta1\(19),
	dataf => \L6|ALT_INV_conta1\(16),
	combout => \L6|Equal0~3_combout\);

-- Location: LABCELL_X81_Y4_N57
\L6|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~101_sumout\ = SUM(( \L6|conta1\(20) ) + ( GND ) + ( \L6|Add0~70\ ))
-- \L6|Add0~102\ = CARRY(( \L6|conta1\(20) ) + ( GND ) + ( \L6|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(20),
	cin => \L6|Add0~70\,
	sumout => \L6|Add0~101_sumout\,
	cout => \L6|Add0~102\);

-- Location: FF_X81_Y4_N59
\L6|conta1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~101_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(20));

-- Location: LABCELL_X81_Y3_N0
\L6|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~105_sumout\ = SUM(( \L6|conta1\(21) ) + ( GND ) + ( \L6|Add0~102\ ))
-- \L6|Add0~106\ = CARRY(( \L6|conta1\(21) ) + ( GND ) + ( \L6|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(21),
	cin => \L6|Add0~102\,
	sumout => \L6|Add0~105_sumout\,
	cout => \L6|Add0~106\);

-- Location: FF_X81_Y3_N2
\L6|conta1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~105_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(21));

-- Location: LABCELL_X81_Y3_N3
\L6|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~109_sumout\ = SUM(( \L6|conta1\(22) ) + ( GND ) + ( \L6|Add0~106\ ))
-- \L6|Add0~110\ = CARRY(( \L6|conta1\(22) ) + ( GND ) + ( \L6|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(22),
	cin => \L6|Add0~106\,
	sumout => \L6|Add0~109_sumout\,
	cout => \L6|Add0~110\);

-- Location: FF_X81_Y3_N5
\L6|conta1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~109_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(22));

-- Location: LABCELL_X81_Y3_N6
\L6|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~113_sumout\ = SUM(( \L6|conta1\(23) ) + ( GND ) + ( \L6|Add0~110\ ))
-- \L6|Add0~114\ = CARRY(( \L6|conta1\(23) ) + ( GND ) + ( \L6|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(23),
	cin => \L6|Add0~110\,
	sumout => \L6|Add0~113_sumout\,
	cout => \L6|Add0~114\);

-- Location: FF_X81_Y3_N8
\L6|conta1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~113_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(23));

-- Location: LABCELL_X81_Y3_N9
\L6|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~121_sumout\ = SUM(( \L6|conta1\(24) ) + ( GND ) + ( \L6|Add0~114\ ))
-- \L6|Add0~122\ = CARRY(( \L6|conta1\(24) ) + ( GND ) + ( \L6|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(24),
	cin => \L6|Add0~114\,
	sumout => \L6|Add0~121_sumout\,
	cout => \L6|Add0~122\);

-- Location: FF_X81_Y3_N11
\L6|conta1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~121_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(24));

-- Location: LABCELL_X81_Y3_N12
\L6|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~117_sumout\ = SUM(( \L6|conta1\(25) ) + ( GND ) + ( \L6|Add0~122\ ))
-- \L6|Add0~118\ = CARRY(( \L6|conta1\(25) ) + ( GND ) + ( \L6|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(25),
	cin => \L6|Add0~122\,
	sumout => \L6|Add0~117_sumout\,
	cout => \L6|Add0~118\);

-- Location: FF_X81_Y3_N14
\L6|conta1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~117_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(25));

-- Location: LABCELL_X81_Y3_N54
\L6|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~5_combout\ = ( \L6|conta1\(20) & ( \L6|conta1\(23) & ( (\L6|conta1\(21) & (!\L6|conta1\(24) & (\L6|conta1\(22) & \L6|conta1\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(21),
	datab => \L6|ALT_INV_conta1\(24),
	datac => \L6|ALT_INV_conta1\(22),
	datad => \L6|ALT_INV_conta1\(25),
	datae => \L6|ALT_INV_conta1\(20),
	dataf => \L6|ALT_INV_conta1\(23),
	combout => \L6|Equal0~5_combout\);

-- Location: LABCELL_X81_Y3_N15
\L6|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~77_sumout\ = SUM(( \L6|conta1\(26) ) + ( GND ) + ( \L6|Add0~118\ ))
-- \L6|Add0~78\ = CARRY(( \L6|conta1\(26) ) + ( GND ) + ( \L6|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(26),
	cin => \L6|Add0~118\,
	sumout => \L6|Add0~77_sumout\,
	cout => \L6|Add0~78\);

-- Location: FF_X81_Y3_N17
\L6|conta1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~77_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(26));

-- Location: LABCELL_X81_Y3_N18
\L6|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~81_sumout\ = SUM(( \L6|conta1\(27) ) + ( GND ) + ( \L6|Add0~78\ ))
-- \L6|Add0~82\ = CARRY(( \L6|conta1\(27) ) + ( GND ) + ( \L6|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(27),
	cin => \L6|Add0~78\,
	sumout => \L6|Add0~81_sumout\,
	cout => \L6|Add0~82\);

-- Location: FF_X81_Y3_N20
\L6|conta1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~81_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(27));

-- Location: LABCELL_X81_Y3_N21
\L6|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~85_sumout\ = SUM(( \L6|conta1\(28) ) + ( GND ) + ( \L6|Add0~82\ ))
-- \L6|Add0~86\ = CARRY(( \L6|conta1\(28) ) + ( GND ) + ( \L6|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(28),
	cin => \L6|Add0~82\,
	sumout => \L6|Add0~85_sumout\,
	cout => \L6|Add0~86\);

-- Location: FF_X81_Y3_N23
\L6|conta1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~85_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(28));

-- Location: LABCELL_X81_Y3_N24
\L6|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~89_sumout\ = SUM(( \L6|conta1\(29) ) + ( GND ) + ( \L6|Add0~86\ ))
-- \L6|Add0~90\ = CARRY(( \L6|conta1\(29) ) + ( GND ) + ( \L6|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta1\(29),
	cin => \L6|Add0~86\,
	sumout => \L6|Add0~89_sumout\,
	cout => \L6|Add0~90\);

-- Location: FF_X81_Y3_N26
\L6|conta1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~89_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(29));

-- Location: LABCELL_X81_Y3_N27
\L6|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~97_sumout\ = SUM(( \L6|conta1\(30) ) + ( GND ) + ( \L6|Add0~90\ ))
-- \L6|Add0~98\ = CARRY(( \L6|conta1\(30) ) + ( GND ) + ( \L6|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta1\(30),
	cin => \L6|Add0~90\,
	sumout => \L6|Add0~97_sumout\,
	cout => \L6|Add0~98\);

-- Location: FF_X81_Y3_N29
\L6|conta1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~97_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(30));

-- Location: LABCELL_X81_Y3_N30
\L6|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add0~93_sumout\ = SUM(( \L6|conta1\(31) ) + ( GND ) + ( \L6|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta1\(31),
	cin => \L6|Add0~98\,
	sumout => \L6|Add0~93_sumout\);

-- Location: FF_X81_Y3_N32
\L6|conta1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add0~93_sumout\,
	clrn => \L6|ALT_INV_Equal0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta1\(31));

-- Location: LABCELL_X81_Y3_N48
\L6|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~4_combout\ = ( !\L6|conta1\(28) & ( !\L6|conta1\(27) & ( (!\L6|conta1\(30) & (!\L6|conta1\(31) & (!\L6|conta1\(29) & !\L6|conta1\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(30),
	datab => \L6|ALT_INV_conta1\(31),
	datac => \L6|ALT_INV_conta1\(29),
	datad => \L6|ALT_INV_conta1\(26),
	datae => \L6|ALT_INV_conta1\(28),
	dataf => \L6|ALT_INV_conta1\(27),
	combout => \L6|Equal0~4_combout\);

-- Location: MLABCELL_X82_Y3_N0
\L6|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~1_combout\ = ( !\L6|conta1\(4) & ( !\L6|conta1\(6) & ( (!\L6|conta1\(3) & (!\L6|conta1\(5) & (\L6|conta1\(7) & !\L6|conta1\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(3),
	datab => \L6|ALT_INV_conta1\(5),
	datac => \L6|ALT_INV_conta1\(7),
	datad => \L6|ALT_INV_conta1\(2),
	datae => \L6|ALT_INV_conta1\(4),
	dataf => \L6|ALT_INV_conta1\(6),
	combout => \L6|Equal0~1_combout\);

-- Location: MLABCELL_X82_Y3_N24
\L6|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~2_combout\ = ( \L6|conta1\(12) & ( !\L6|conta1\(10) & ( (!\L6|conta1\(9) & (\L6|conta1\(13) & (!\L6|conta1\(11) & !\L6|conta1\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta1\(9),
	datab => \L6|ALT_INV_conta1\(13),
	datac => \L6|ALT_INV_conta1\(11),
	datad => \L6|ALT_INV_conta1\(8),
	datae => \L6|ALT_INV_conta1\(12),
	dataf => \L6|ALT_INV_conta1\(10),
	combout => \L6|Equal0~2_combout\);

-- Location: MLABCELL_X82_Y3_N42
\L6|Equal0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal0~combout\ = LCELL(( \L6|Equal0~1_combout\ & ( \L6|Equal0~2_combout\ & ( (\L6|Equal0~0_combout\ & (\L6|Equal0~3_combout\ & (\L6|Equal0~5_combout\ & \L6|Equal0~4_combout\))) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_Equal0~0_combout\,
	datab => \L6|ALT_INV_Equal0~3_combout\,
	datac => \L6|ALT_INV_Equal0~5_combout\,
	datad => \L6|ALT_INV_Equal0~4_combout\,
	datae => \L6|ALT_INV_Equal0~1_combout\,
	dataf => \L6|ALT_INV_Equal0~2_combout\,
	combout => \L6|Equal0~combout\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X80_Y8_N57
\L1|btn3state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn3state.EsperaApertar~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	combout => \L1|btn3state.EsperaApertar~0_combout\);

-- Location: FF_X80_Y8_N58
\L1|btn3state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn3state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn3state.EsperaApertar~q\);

-- Location: LABCELL_X81_Y9_N48
\L1|btn3next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn3next.SaidaAtiva~0_combout\ = ( !\L1|btn3state.EsperaApertar~q\ & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \L1|ALT_INV_btn3state.EsperaApertar~q\,
	combout => \L1|btn3next.SaidaAtiva~0_combout\);

-- Location: FF_X80_Y8_N56
\L1|btn3state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \L1|btn3next.SaidaAtiva~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn3state.SaidaAtiva~q\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X65_Y8_N0
\L1|btn2state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn2state.EsperaApertar~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	combout => \L1|btn2state.EsperaApertar~0_combout\);

-- Location: FF_X65_Y8_N1
\L1|btn2state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn2state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn2state.EsperaApertar~q\);

-- Location: MLABCELL_X65_Y8_N3
\L1|btn2next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn2next.SaidaAtiva~0_combout\ = ( !\L1|btn2state.EsperaApertar~q\ & ( !\KEY[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	dataf => \L1|ALT_INV_btn2state.EsperaApertar~q\,
	combout => \L1|btn2next.SaidaAtiva~0_combout\);

-- Location: FF_X65_Y8_N5
\L1|btn2state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn2next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn2state.SaidaAtiva~q\);

-- Location: LABCELL_X80_Y8_N21
\L15|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector5~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( ((!\L1|btn3state.SaidaAtiva~q\ & \L15|EA.S4~q\)) # (\L15|EA.S5~q\) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & \L15|EA.S5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010111111110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L15|ALT_INV_EA.S4~q\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector5~0_combout\);

-- Location: LABCELL_X81_Y6_N6
\L7|contador2[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador2[0]~4_combout\ = ( !\L7|contador2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L7|ALT_INV_contador2\(0),
	combout => \L7|contador2[0]~4_combout\);

-- Location: FF_X81_Y6_N32
\L7|contador2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador2[0]~4_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador2\(0));

-- Location: LABCELL_X81_Y6_N24
\L7|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|Add1~0_combout\ = ( \L7|contador2\(2) & ( \L7|contador2\(3) ) ) # ( !\L7|contador2\(2) & ( !\L7|contador2\(3) $ (((!\L7|contador2\(0)) # (\L7|contador2\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L7|ALT_INV_contador2\(0),
	datac => \L7|ALT_INV_contador2\(1),
	datad => \L7|ALT_INV_contador2\(3),
	dataf => \L7|ALT_INV_contador2\(2),
	combout => \L7|Add1~0_combout\);

-- Location: FF_X81_Y6_N23
\L7|contador2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|Add1~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador2\(3));

-- Location: LABCELL_X81_Y6_N9
\L7|contador2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador2~0_combout\ = ( \L7|contador2\(3) & ( (!\L7|contador2\(1) & ((!\L7|contador2\(2) & (\L7|contador2\(0) & \L7|contador2\(4))) # (\L7|contador2\(2) & (!\L7|contador2\(0))))) # (\L7|contador2\(1) & (\L7|contador2\(2))) ) ) # ( !\L7|contador2\(3) 
-- & ( !\L7|contador2\(2) $ (((!\L7|contador2\(0)) # (\L7|contador2\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111001001110010011100100110001001110010011000100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador2\(1),
	datab => \L7|ALT_INV_contador2\(2),
	datac => \L7|ALT_INV_contador2\(0),
	datad => \L7|ALT_INV_contador2\(4),
	dataf => \L7|ALT_INV_contador2\(3),
	combout => \L7|contador2~0_combout\);

-- Location: FF_X81_Y6_N5
\L7|contador2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador2~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador2\(2));

-- Location: LABCELL_X81_Y6_N42
\L7|contador2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador2~1_combout\ = ( \L7|contador2\(3) & ( (!\L7|contador2\(0) & (((\L7|contador2\(1))))) # (\L7|contador2\(0) & (!\L7|contador2\(1) & ((\L7|contador2\(2)) # (\L7|contador2\(4))))) ) ) # ( !\L7|contador2\(3) & ( !\L7|contador2\(0) $ 
-- (!\L7|contador2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000010011110011000001001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador2\(4),
	datab => \L7|ALT_INV_contador2\(0),
	datac => \L7|ALT_INV_contador2\(2),
	datad => \L7|ALT_INV_contador2\(1),
	dataf => \L7|ALT_INV_contador2\(3),
	combout => \L7|contador2~1_combout\);

-- Location: FF_X81_Y6_N53
\L7|contador2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador2~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador2\(1));

-- Location: LABCELL_X81_Y6_N45
\L7|contador2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador2~2_combout\ = ( \L7|contador2\(2) & ( \L7|contador2\(4) ) ) # ( !\L7|contador2\(2) & ( (\L7|contador2\(4) & ((!\L7|contador2\(0)) # ((!\L7|contador2\(3)) # (\L7|contador2\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000101010101010100010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador2\(4),
	datab => \L7|ALT_INV_contador2\(0),
	datac => \L7|ALT_INV_contador2\(1),
	datad => \L7|ALT_INV_contador2\(3),
	dataf => \L7|ALT_INV_contador2\(2),
	combout => \L7|contador2~2_combout\);

-- Location: FF_X81_Y6_N8
\L7|contador2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador2~2_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador2\(4));

-- Location: LABCELL_X81_Y6_N36
\L10|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L10|Equal0~0_combout\ = ( !\L7|contador2\(1) & ( (!\L7|contador2\(4) & (\L7|contador2\(3) & (\L7|contador2\(0) & !\L7|contador2\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador2\(4),
	datab => \L7|ALT_INV_contador2\(3),
	datac => \L7|ALT_INV_contador2\(0),
	datad => \L7|ALT_INV_contador2\(2),
	dataf => \L7|ALT_INV_contador2\(1),
	combout => \L10|Equal0~0_combout\);

-- Location: LABCELL_X81_Y6_N51
\L7|contador1[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador1[0]~4_combout\ = ( !\L7|contador1\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L7|ALT_INV_contador1\(0),
	combout => \L7|contador1[0]~4_combout\);

-- Location: LABCELL_X81_Y6_N57
\L7|contador1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador1[0]~0_combout\ = ( !\L7|contador2\(4) & ( \L32|EA.E2~q\ & ( (\L7|contador2\(0) & (\L7|contador2\(3) & (!\L7|contador2\(2) & !\L7|contador2\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador2\(0),
	datab => \L7|ALT_INV_contador2\(3),
	datac => \L7|ALT_INV_contador2\(2),
	datad => \L7|ALT_INV_contador2\(1),
	datae => \L7|ALT_INV_contador2\(4),
	dataf => \L32|ALT_INV_EA.E2~q\,
	combout => \L7|contador1[0]~0_combout\);

-- Location: FF_X81_Y6_N29
\L7|contador1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador1[0]~4_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L7|contador1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador1\(0));

-- Location: LABCELL_X81_Y6_N27
\L7|contador1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|contador1[1]~1_combout\ = ( \L32|EA.E2~q\ & ( !\L7|contador1\(1) $ (((!\L10|Equal0~0_combout\) # (!\L7|contador1\(0)))) ) ) # ( !\L32|EA.E2~q\ & ( \L7|contador1\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L10|ALT_INV_Equal0~0_combout\,
	datac => \L7|ALT_INV_contador1\(1),
	datad => \L7|ALT_INV_contador1\(0),
	dataf => \L32|ALT_INV_EA.E2~q\,
	combout => \L7|contador1[1]~1_combout\);

-- Location: FF_X81_Y6_N56
\L7|contador1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|contador1[1]~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador1\(1));

-- Location: LABCELL_X81_Y6_N33
\L7|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|Add0~2_combout\ = ( \L7|contador1\(0) & ( !\L7|contador1\(2) $ (\L7|contador1\(1)) ) ) # ( !\L7|contador1\(0) & ( \L7|contador1\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L7|ALT_INV_contador1\(2),
	datad => \L7|ALT_INV_contador1\(1),
	dataf => \L7|ALT_INV_contador1\(0),
	combout => \L7|Add0~2_combout\);

-- Location: FF_X81_Y6_N17
\L7|contador1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|Add0~2_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L7|contador1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador1\(2));

-- Location: LABCELL_X81_Y6_N18
\L7|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|Add0~1_combout\ = !\L7|contador1\(3) $ ((((!\L7|contador1\(0)) # (\L7|contador1\(1))) # (\L7|contador1\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011011111001000001101111100100000110111110010000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador1\(2),
	datab => \L7|ALT_INV_contador1\(0),
	datac => \L7|ALT_INV_contador1\(1),
	datad => \L7|ALT_INV_contador1\(3),
	combout => \L7|Add0~1_combout\);

-- Location: FF_X81_Y6_N41
\L7|contador1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|Add0~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L7|contador1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador1\(3));

-- Location: LABCELL_X81_Y6_N48
\L7|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L7|Add0~0_combout\ = ( \L7|contador1\(3) & ( !\L7|contador1\(4) $ ((((!\L7|contador1\(0)) # (\L7|contador1\(1))) # (\L7|contador1\(2)))) ) ) # ( !\L7|contador1\(3) & ( \L7|contador1\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101100101010101010110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador1\(4),
	datab => \L7|ALT_INV_contador1\(2),
	datac => \L7|ALT_INV_contador1\(1),
	datad => \L7|ALT_INV_contador1\(0),
	dataf => \L7|ALT_INV_contador1\(3),
	combout => \L7|Add0~0_combout\);

-- Location: FF_X81_Y6_N14
\L7|contador1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L6|Equal0~combout\,
	asdata => \L7|Add0~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L7|contador1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L7|contador1\(4));

-- Location: LABCELL_X81_Y6_N21
\L10|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L10|Equal0~1_combout\ = ( !\L7|contador1\(1) & ( (!\L7|contador1\(2) & (\L7|contador1\(0) & (\L7|contador1\(3) & !\L7|contador1\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L7|ALT_INV_contador1\(2),
	datab => \L7|ALT_INV_contador1\(0),
	datac => \L7|ALT_INV_contador1\(3),
	datad => \L7|ALT_INV_contador1\(4),
	dataf => \L7|ALT_INV_contador1\(1),
	combout => \L10|Equal0~1_combout\);

-- Location: LABCELL_X81_Y6_N39
\L32|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L32|Selector3~1_combout\ = ( \L10|Equal0~1_combout\ & ( \L10|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L10|ALT_INV_Equal0~0_combout\,
	dataf => \L10|ALT_INV_Equal0~1_combout\,
	combout => \L32|Selector3~1_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X71_Y9_N36
\L1|btn1state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn1state.EsperaApertar~0_combout\ = ( !\KEY[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \L1|btn1state.EsperaApertar~0_combout\);

-- Location: FF_X71_Y9_N38
\L1|btn1state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn1state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn1state.EsperaApertar~q\);

-- Location: LABCELL_X81_Y9_N6
\L1|btn1next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn1next.SaidaAtiva~0_combout\ = ( !\L1|btn1state.EsperaApertar~q\ & ( !\KEY[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[1]~input_o\,
	dataf => \L1|ALT_INV_btn1state.EsperaApertar~q\,
	combout => \L1|btn1next.SaidaAtiva~0_combout\);

-- Location: FF_X81_Y9_N8
\L1|btn1state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn1next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn1state.SaidaAtiva~q\);

-- Location: LABCELL_X81_Y9_N57
\L8|contador2[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador2[0]~3_combout\ = ( !\L8|contador2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L8|ALT_INV_contador2\(0),
	combout => \L8|contador2[0]~3_combout\);

-- Location: LABCELL_X79_Y8_N51
\L8|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|process_0~0_combout\ = ( \L32|EA.E2~q\ & ( \L15|EA.S2~q\ ) ) # ( \L32|EA.E2~q\ & ( !\L15|EA.S2~q\ & ( (((\L15|EA.S0~q\) # (\L15|EA.S5~q\)) # (\L15|EA.S4~q\)) # (\L15|EA.S3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S3~q\,
	datab => \L15|ALT_INV_EA.S4~q\,
	datac => \L15|ALT_INV_EA.S5~q\,
	datad => \L15|ALT_INV_EA.S0~q\,
	datae => \L32|ALT_INV_EA.E2~q\,
	dataf => \L15|ALT_INV_EA.S2~q\,
	combout => \L8|process_0~0_combout\);

-- Location: FF_X82_Y9_N5
\L8|contador2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador2[0]~3_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador2\(0));

-- Location: MLABCELL_X82_Y9_N30
\L8|contador2[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador2[1]~2_combout\ = ( \L8|contador2\(1) & ( (!\L8|contador2\(0)) # (!\L8|process_0~0_combout\) ) ) # ( !\L8|contador2\(1) & ( (\L8|contador2\(0) & \L8|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datac => \L8|ALT_INV_process_0~0_combout\,
	dataf => \L8|ALT_INV_contador2\(1),
	combout => \L8|contador2[1]~2_combout\);

-- Location: FF_X82_Y9_N8
\L8|contador2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador2[1]~2_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador2\(1));

-- Location: MLABCELL_X82_Y9_N45
\L8|contador2[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador2[2]~1_combout\ = !\L8|contador2\(2) $ (((!\L8|contador2\(0)) # ((!\L8|contador2\(1)) # (!\L8|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000011111111000000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_contador2\(1),
	datac => \L8|ALT_INV_process_0~0_combout\,
	datad => \L8|ALT_INV_contador2\(2),
	combout => \L8|contador2[2]~1_combout\);

-- Location: FF_X82_Y9_N56
\L8|contador2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador2[2]~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador2\(2));

-- Location: MLABCELL_X82_Y9_N42
\L8|contador2[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador2[3]~0_combout\ = ( \L8|contador2\(2) & ( !\L8|contador2\(3) $ (((!\L8|contador2\(0)) # ((!\L8|contador2\(1)) # (!\L8|process_0~0_combout\)))) ) ) # ( !\L8|contador2\(2) & ( \L8|contador2\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_contador2\(1),
	datac => \L8|ALT_INV_process_0~0_combout\,
	datad => \L8|ALT_INV_contador2\(3),
	dataf => \L8|ALT_INV_contador2\(2),
	combout => \L8|contador2[3]~0_combout\);

-- Location: FF_X82_Y9_N11
\L8|contador2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador2[3]~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador2\(3));

-- Location: MLABCELL_X82_Y9_N0
\L8|contador1[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[0]~3_combout\ = ( \L8|contador2\(2) & ( \L8|contador2\(1) & ( !\L8|contador1\(0) $ (((!\L8|contador2\(0)) # ((!\L8|contador2\(3)) # (!\L8|process_0~0_combout\)))) ) ) ) # ( !\L8|contador2\(2) & ( \L8|contador2\(1) & ( \L8|contador1\(0) ) ) ) 
-- # ( \L8|contador2\(2) & ( !\L8|contador2\(1) & ( \L8|contador1\(0) ) ) ) # ( !\L8|contador2\(2) & ( !\L8|contador2\(1) & ( \L8|contador1\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_contador2\(3),
	datac => \L8|ALT_INV_process_0~0_combout\,
	datad => \L8|ALT_INV_contador1\(0),
	datae => \L8|ALT_INV_contador2\(2),
	dataf => \L8|ALT_INV_contador2\(1),
	combout => \L8|contador1[0]~3_combout\);

-- Location: FF_X82_Y9_N32
\L8|contador1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador1[0]~3_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador1\(0));

-- Location: MLABCELL_X82_Y9_N15
\L8|contador1[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[1]~8_combout\ = ( \L8|contador2\(0) & ( \L8|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L8|ALT_INV_process_0~0_combout\,
	dataf => \L8|ALT_INV_contador2\(0),
	combout => \L8|contador1[1]~8_combout\);

-- Location: MLABCELL_X82_Y9_N39
\L8|contador1[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[1]~2_combout\ = ( \L8|contador1\(1) & ( \L8|contador1[1]~8_combout\ & ( (!\L8|contador1\(0)) # ((!\L8|contador2\(3)) # ((!\L8|contador2\(1)) # (!\L8|contador2\(2)))) ) ) ) # ( !\L8|contador1\(1) & ( \L8|contador1[1]~8_combout\ & ( 
-- (\L8|contador1\(0) & (\L8|contador2\(3) & (\L8|contador2\(1) & \L8|contador2\(2)))) ) ) ) # ( \L8|contador1\(1) & ( !\L8|contador1[1]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador1\(0),
	datab => \L8|ALT_INV_contador2\(3),
	datac => \L8|ALT_INV_contador2\(1),
	datad => \L8|ALT_INV_contador2\(2),
	datae => \L8|ALT_INV_contador1\(1),
	dataf => \L8|ALT_INV_contador1[1]~8_combout\,
	combout => \L8|contador1[1]~2_combout\);

-- Location: FF_X82_Y9_N29
\L8|contador1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador1[1]~2_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador1\(1));

-- Location: MLABCELL_X82_Y9_N21
\L8|contador1[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[2]~7_combout\ = ( \L8|contador2\(1) & ( (\L8|contador2\(0) & \L8|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datad => \L8|ALT_INV_process_0~0_combout\,
	dataf => \L8|ALT_INV_contador2\(1),
	combout => \L8|contador1[2]~7_combout\);

-- Location: MLABCELL_X82_Y9_N24
\L8|contador1[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[2]~4_combout\ = ( \L8|contador2\(2) & ( \L8|contador1[2]~7_combout\ & ( !\L8|contador1\(2) $ (((!\L8|contador1\(0)) # ((!\L8|contador1\(1)) # (!\L8|contador2\(3))))) ) ) ) # ( !\L8|contador2\(2) & ( \L8|contador1[2]~7_combout\ & ( 
-- \L8|contador1\(2) ) ) ) # ( \L8|contador2\(2) & ( !\L8|contador1[2]~7_combout\ & ( \L8|contador1\(2) ) ) ) # ( !\L8|contador2\(2) & ( !\L8|contador1[2]~7_combout\ & ( \L8|contador1\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador1\(0),
	datab => \L8|ALT_INV_contador1\(1),
	datac => \L8|ALT_INV_contador1\(2),
	datad => \L8|ALT_INV_contador2\(3),
	datae => \L8|ALT_INV_contador2\(2),
	dataf => \L8|ALT_INV_contador1[2]~7_combout\,
	combout => \L8|contador1[2]~4_combout\);

-- Location: FF_X82_Y9_N50
\L8|contador1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador1[2]~4_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador1\(2));

-- Location: MLABCELL_X82_Y9_N33
\L8|contador1[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[3]~6_combout\ = (\L8|contador2\(0) & (\L8|process_0~0_combout\ & (\L8|contador2\(1) & \L8|contador2\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_process_0~0_combout\,
	datac => \L8|ALT_INV_contador2\(1),
	datad => \L8|ALT_INV_contador2\(2),
	combout => \L8|contador1[3]~6_combout\);

-- Location: MLABCELL_X82_Y9_N57
\L8|contador1[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[3]~1_combout\ = ( \L8|contador1\(3) & ( \L8|contador1[3]~6_combout\ & ( (!\L8|contador1\(2)) # ((!\L8|contador2\(3)) # ((!\L8|contador1\(1)) # (!\L8|contador1\(0)))) ) ) ) # ( !\L8|contador1\(3) & ( \L8|contador1[3]~6_combout\ & ( 
-- (\L8|contador1\(2) & (\L8|contador2\(3) & (\L8|contador1\(1) & \L8|contador1\(0)))) ) ) ) # ( \L8|contador1\(3) & ( !\L8|contador1[3]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador1\(2),
	datab => \L8|ALT_INV_contador2\(3),
	datac => \L8|ALT_INV_contador1\(1),
	datad => \L8|ALT_INV_contador1\(0),
	datae => \L8|ALT_INV_contador1\(3),
	dataf => \L8|ALT_INV_contador1[3]~6_combout\,
	combout => \L8|contador1[3]~1_combout\);

-- Location: FF_X82_Y9_N38
\L8|contador1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador1[3]~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador1\(3));

-- Location: MLABCELL_X82_Y9_N18
\L8|contador1[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[4]~5_combout\ = ( \L8|contador2\(3) & ( (\L8|contador2\(0) & (\L8|contador2\(1) & (\L8|process_0~0_combout\ & \L8|contador2\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_contador2\(1),
	datac => \L8|ALT_INV_process_0~0_combout\,
	datad => \L8|ALT_INV_contador2\(2),
	dataf => \L8|ALT_INV_contador2\(3),
	combout => \L8|contador1[4]~5_combout\);

-- Location: MLABCELL_X82_Y9_N51
\L8|contador1[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|contador1[4]~0_combout\ = ( \L8|contador1\(3) & ( \L8|contador1\(4) & ( (!\L8|contador1\(2)) # ((!\L8|contador1\(0)) # ((!\L8|contador1\(1)) # (!\L8|contador1[4]~5_combout\))) ) ) ) # ( !\L8|contador1\(3) & ( \L8|contador1\(4) ) ) # ( 
-- \L8|contador1\(3) & ( !\L8|contador1\(4) & ( (\L8|contador1\(2) & (\L8|contador1\(0) & (\L8|contador1\(1) & \L8|contador1[4]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador1\(2),
	datab => \L8|ALT_INV_contador1\(0),
	datac => \L8|ALT_INV_contador1\(1),
	datad => \L8|ALT_INV_contador1[4]~5_combout\,
	datae => \L8|ALT_INV_contador1\(3),
	dataf => \L8|ALT_INV_contador1\(4),
	combout => \L8|contador1[4]~0_combout\);

-- Location: FF_X82_Y9_N17
\L8|contador1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L8|contador1[4]~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L8|contador1\(4));

-- Location: MLABCELL_X82_Y9_N12
\L11|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L11|Equal0~0_combout\ = ( !\L8|contador2\(1) & ( (!\L8|contador2\(0) & (!\L8|contador1\(0) & (!\L8|contador2\(3) & !\L8|contador2\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(0),
	datab => \L8|ALT_INV_contador1\(0),
	datac => \L8|ALT_INV_contador2\(3),
	datad => \L8|ALT_INV_contador2\(2),
	dataf => \L8|ALT_INV_contador2\(1),
	combout => \L11|Equal0~0_combout\);

-- Location: LABCELL_X81_Y8_N24
\L11|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L11|Equal0~1_combout\ = ( \L11|Equal0~0_combout\ & ( (\L8|contador1\(2) & (!\L8|contador1\(3) & (!\L8|contador1\(4) & !\L8|contador1\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador1\(2),
	datab => \L8|ALT_INV_contador1\(3),
	datac => \L8|ALT_INV_contador1\(4),
	datad => \L8|ALT_INV_contador1\(1),
	dataf => \L11|ALT_INV_Equal0~0_combout\,
	combout => \L11|Equal0~1_combout\);

-- Location: LABCELL_X81_Y8_N30
\L32|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L32|Selector0~0_combout\ = ( \L32|EA.E3~q\ & ( \L11|Equal0~1_combout\ & ( (!\L1|btn1state.SaidaAtiva~q\) # (\L32|EA.E2~q\) ) ) ) # ( !\L32|EA.E3~q\ & ( \L11|Equal0~1_combout\ & ( \L32|EA.E2~q\ ) ) ) # ( \L32|EA.E3~q\ & ( !\L11|Equal0~1_combout\ & ( 
-- (!\L1|btn1state.SaidaAtiva~q\) # ((\L32|EA.E2~q\ & ((\L12|Equal0~0_combout\) # (\L32|Selector3~1_combout\)))) ) ) ) # ( !\L32|EA.E3~q\ & ( !\L11|Equal0~1_combout\ & ( (\L32|EA.E2~q\ & ((\L12|Equal0~0_combout\) # (\L32|Selector3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111111100001111011100000000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_Selector3~1_combout\,
	datab => \L12|ALT_INV_Equal0~0_combout\,
	datac => \L1|ALT_INV_btn1state.SaidaAtiva~q\,
	datad => \L32|ALT_INV_EA.E2~q\,
	datae => \L32|ALT_INV_EA.E3~q\,
	dataf => \L11|ALT_INV_Equal0~1_combout\,
	combout => \L32|Selector0~0_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X80_Y7_N27
\L1|btn0state.EsperaApertar~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn0state.EsperaApertar~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	combout => \L1|btn0state.EsperaApertar~0_combout\);

-- Location: FF_X80_Y7_N28
\L1|btn0state.EsperaApertar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn0state.EsperaApertar~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn0state.EsperaApertar~q\);

-- Location: LABCELL_X80_Y7_N24
\L1|btn0next.SaidaAtiva~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L1|btn0next.SaidaAtiva~0_combout\ = ( !\L1|btn0state.EsperaApertar~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \L1|ALT_INV_btn0state.EsperaApertar~q\,
	combout => \L1|btn0next.SaidaAtiva~0_combout\);

-- Location: FF_X80_Y7_N26
\L1|btn0state.SaidaAtiva\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L1|btn0next.SaidaAtiva~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L1|btn0state.SaidaAtiva~q\);

-- Location: FF_X81_Y8_N32
\L32|EA.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L32|Selector0~0_combout\,
	clrn => \L1|ALT_INV_btn0state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L32|EA.E3~q\);

-- Location: LABCELL_X81_Y9_N36
\L32|EA.E0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L32|EA.E0~0_combout\ = ( !\L32|EA.E3~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L32|ALT_INV_EA.E3~q\,
	combout => \L32|EA.E0~0_combout\);

-- Location: FF_X81_Y9_N38
\L32|EA.E0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L32|EA.E0~0_combout\,
	clrn => \L1|ALT_INV_btn0state.SaidaAtiva~q\,
	ena => \L1|btn1state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L32|EA.E0~q\);

-- Location: FF_X80_Y8_N23
\L15|EA.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector5~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S5~q\);

-- Location: LABCELL_X80_Y8_N12
\L15|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector4~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S3~q\)) # (\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S4~q\))) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S4~q\))) 
-- # (\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S5~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S3~q\,
	datab => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L15|ALT_INV_EA.S5~q\,
	datad => \L15|ALT_INV_EA.S4~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector4~0_combout\);

-- Location: FF_X80_Y8_N14
\L15|EA.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector4~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S4~q\);

-- Location: LABCELL_X80_Y8_N3
\L15|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector3~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S2~q\)) # (\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S3~q\))) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S3~q\))) 
-- # (\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S2~q\,
	datab => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L15|ALT_INV_EA.S4~q\,
	datad => \L15|ALT_INV_EA.S3~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector3~0_combout\);

-- Location: FF_X80_Y8_N5
\L15|EA.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector3~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S3~q\);

-- Location: LABCELL_X80_Y8_N18
\L15|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector2~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S1~q\)) # (\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S2~q\))) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S2~q\))) 
-- # (\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	datab => \L15|ALT_INV_EA.S1~q\,
	datac => \L15|ALT_INV_EA.S3~q\,
	datad => \L15|ALT_INV_EA.S2~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector2~0_combout\);

-- Location: FF_X80_Y8_N20
\L15|EA.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector2~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S2~q\);

-- Location: LABCELL_X80_Y8_N0
\L15|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector1~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & (!\L15|EA.S0~q\)) # (\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S1~q\))) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\ & ((\L15|EA.S1~q\))) 
-- # (\L1|btn3state.SaidaAtiva~q\ & (\L15|EA.S2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110111000000111100111100000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S2~q\,
	datab => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	datac => \L15|ALT_INV_EA.S0~q\,
	datad => \L15|ALT_INV_EA.S1~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector1~0_combout\);

-- Location: FF_X80_Y8_N1
\L15|EA.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector1~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S1~q\);

-- Location: LABCELL_X80_Y8_N51
\L15|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|Selector0~0_combout\ = ( \L1|btn2state.SaidaAtiva~q\ & ( (!\L1|btn3state.SaidaAtiva~q\) # (\L15|EA.S0~q\) ) ) # ( !\L1|btn2state.SaidaAtiva~q\ & ( (\L15|EA.S0~q\ & ((!\L15|EA.S1~q\) # (!\L1|btn3state.SaidaAtiva~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L15|ALT_INV_EA.S0~q\,
	datac => \L15|ALT_INV_EA.S1~q\,
	datad => \L1|ALT_INV_btn3state.SaidaAtiva~q\,
	dataf => \L1|ALT_INV_btn2state.SaidaAtiva~q\,
	combout => \L15|Selector0~0_combout\);

-- Location: FF_X80_Y8_N53
\L15|EA.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L15|Selector0~0_combout\,
	clrn => \L32|EA.E0~q\,
	ena => \L32|EA.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L15|EA.S0~q\);

-- Location: LABCELL_X80_Y8_N42
\L8|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L8|comb~0_combout\ = ( !\L15|EA.S4~q\ & ( (!\L15|EA.S0~q\ & (!\L15|EA.S3~q\ & (!\L15|EA.S2~q\ & !\L15|EA.S5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S0~q\,
	datab => \L15|ALT_INV_EA.S3~q\,
	datac => \L15|ALT_INV_EA.S2~q\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L8|comb~0_combout\);

-- Location: LABCELL_X80_Y8_N54
\L50|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|Equal5~3_combout\ = ( !\L15|EA.S2~q\ & ( (!\L15|EA.S3~q\ & (!\L15|EA.S4~q\ & (\L15|EA.S0~q\ & !\L15|EA.S5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S3~q\,
	datab => \L15|ALT_INV_EA.S4~q\,
	datac => \L15|ALT_INV_EA.S0~q\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S2~q\,
	combout => \L50|Equal5~3_combout\);

-- Location: LABCELL_X73_Y1_N54
\L6|conta3[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta3[0]~0_combout\ = ( !\L6|conta3\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L6|ALT_INV_conta3\(0),
	combout => \L6|conta3[0]~0_combout\);

-- Location: FF_X73_Y1_N56
\L6|conta3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta3[0]~0_combout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(0));

-- Location: LABCELL_X74_Y2_N0
\L6|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~1_sumout\ = SUM(( \L6|conta3\(0) ) + ( \L6|conta3\(1) ) + ( !VCC ))
-- \L6|Add1~2\ = CARRY(( \L6|conta3\(0) ) + ( \L6|conta3\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(1),
	datad => \L6|ALT_INV_conta3\(0),
	cin => GND,
	sumout => \L6|Add1~1_sumout\,
	cout => \L6|Add1~2\);

-- Location: FF_X74_Y2_N2
\L6|conta3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~1_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(1));

-- Location: LABCELL_X74_Y2_N3
\L6|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~5_sumout\ = SUM(( \L6|conta3\(2) ) + ( GND ) + ( \L6|Add1~2\ ))
-- \L6|Add1~6\ = CARRY(( \L6|conta3\(2) ) + ( GND ) + ( \L6|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(2),
	cin => \L6|Add1~2\,
	sumout => \L6|Add1~5_sumout\,
	cout => \L6|Add1~6\);

-- Location: FF_X74_Y2_N5
\L6|conta3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~5_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(2));

-- Location: LABCELL_X74_Y2_N6
\L6|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~9_sumout\ = SUM(( \L6|conta3\(3) ) + ( GND ) + ( \L6|Add1~6\ ))
-- \L6|Add1~10\ = CARRY(( \L6|conta3\(3) ) + ( GND ) + ( \L6|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(3),
	cin => \L6|Add1~6\,
	sumout => \L6|Add1~9_sumout\,
	cout => \L6|Add1~10\);

-- Location: FF_X74_Y2_N8
\L6|conta3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~9_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(3));

-- Location: LABCELL_X74_Y2_N9
\L6|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~13_sumout\ = SUM(( \L6|conta3\(4) ) + ( GND ) + ( \L6|Add1~10\ ))
-- \L6|Add1~14\ = CARRY(( \L6|conta3\(4) ) + ( GND ) + ( \L6|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(4),
	cin => \L6|Add1~10\,
	sumout => \L6|Add1~13_sumout\,
	cout => \L6|Add1~14\);

-- Location: FF_X74_Y2_N11
\L6|conta3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~13_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(4));

-- Location: LABCELL_X74_Y2_N12
\L6|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~17_sumout\ = SUM(( \L6|conta3\(5) ) + ( GND ) + ( \L6|Add1~14\ ))
-- \L6|Add1~18\ = CARRY(( \L6|conta3\(5) ) + ( GND ) + ( \L6|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(5),
	cin => \L6|Add1~14\,
	sumout => \L6|Add1~17_sumout\,
	cout => \L6|Add1~18\);

-- Location: FF_X74_Y2_N14
\L6|conta3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~17_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(5));

-- Location: LABCELL_X74_Y2_N15
\L6|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~25_sumout\ = SUM(( \L6|conta3\(6) ) + ( GND ) + ( \L6|Add1~18\ ))
-- \L6|Add1~26\ = CARRY(( \L6|conta3\(6) ) + ( GND ) + ( \L6|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(6),
	cin => \L6|Add1~18\,
	sumout => \L6|Add1~25_sumout\,
	cout => \L6|Add1~26\);

-- Location: FF_X74_Y2_N17
\L6|conta3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~25_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(6));

-- Location: LABCELL_X74_Y2_N18
\L6|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~21_sumout\ = SUM(( \L6|conta3\(7) ) + ( GND ) + ( \L6|Add1~26\ ))
-- \L6|Add1~22\ = CARRY(( \L6|conta3\(7) ) + ( GND ) + ( \L6|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(7),
	cin => \L6|Add1~26\,
	sumout => \L6|Add1~21_sumout\,
	cout => \L6|Add1~22\);

-- Location: FF_X74_Y2_N20
\L6|conta3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~21_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(7));

-- Location: LABCELL_X74_Y2_N21
\L6|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~29_sumout\ = SUM(( \L6|conta3\(8) ) + ( GND ) + ( \L6|Add1~22\ ))
-- \L6|Add1~30\ = CARRY(( \L6|conta3\(8) ) + ( GND ) + ( \L6|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(8),
	cin => \L6|Add1~22\,
	sumout => \L6|Add1~29_sumout\,
	cout => \L6|Add1~30\);

-- Location: FF_X74_Y2_N23
\L6|conta3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~29_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(8));

-- Location: LABCELL_X74_Y2_N24
\L6|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~33_sumout\ = SUM(( \L6|conta3\(9) ) + ( GND ) + ( \L6|Add1~30\ ))
-- \L6|Add1~34\ = CARRY(( \L6|conta3\(9) ) + ( GND ) + ( \L6|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(9),
	cin => \L6|Add1~30\,
	sumout => \L6|Add1~33_sumout\,
	cout => \L6|Add1~34\);

-- Location: FF_X74_Y2_N26
\L6|conta3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~33_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(9));

-- Location: LABCELL_X74_Y2_N27
\L6|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~37_sumout\ = SUM(( \L6|conta3\(10) ) + ( GND ) + ( \L6|Add1~34\ ))
-- \L6|Add1~38\ = CARRY(( \L6|conta3\(10) ) + ( GND ) + ( \L6|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(10),
	cin => \L6|Add1~34\,
	sumout => \L6|Add1~37_sumout\,
	cout => \L6|Add1~38\);

-- Location: FF_X74_Y2_N29
\L6|conta3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~37_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(10));

-- Location: LABCELL_X74_Y2_N30
\L6|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~41_sumout\ = SUM(( \L6|conta3\(11) ) + ( GND ) + ( \L6|Add1~38\ ))
-- \L6|Add1~42\ = CARRY(( \L6|conta3\(11) ) + ( GND ) + ( \L6|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(11),
	cin => \L6|Add1~38\,
	sumout => \L6|Add1~41_sumout\,
	cout => \L6|Add1~42\);

-- Location: FF_X74_Y2_N32
\L6|conta3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~41_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(11));

-- Location: LABCELL_X74_Y2_N33
\L6|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~49_sumout\ = SUM(( \L6|conta3\(12) ) + ( GND ) + ( \L6|Add1~42\ ))
-- \L6|Add1~50\ = CARRY(( \L6|conta3\(12) ) + ( GND ) + ( \L6|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(12),
	cin => \L6|Add1~42\,
	sumout => \L6|Add1~49_sumout\,
	cout => \L6|Add1~50\);

-- Location: FF_X74_Y2_N35
\L6|conta3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~49_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(12));

-- Location: LABCELL_X74_Y2_N36
\L6|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~45_sumout\ = SUM(( \L6|conta3\(13) ) + ( GND ) + ( \L6|Add1~50\ ))
-- \L6|Add1~46\ = CARRY(( \L6|conta3\(13) ) + ( GND ) + ( \L6|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(13),
	cin => \L6|Add1~50\,
	sumout => \L6|Add1~45_sumout\,
	cout => \L6|Add1~46\);

-- Location: FF_X74_Y2_N38
\L6|conta3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~45_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(13));

-- Location: LABCELL_X74_Y2_N39
\L6|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~53_sumout\ = SUM(( \L6|conta3\(14) ) + ( GND ) + ( \L6|Add1~46\ ))
-- \L6|Add1~54\ = CARRY(( \L6|conta3\(14) ) + ( GND ) + ( \L6|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(14),
	cin => \L6|Add1~46\,
	sumout => \L6|Add1~53_sumout\,
	cout => \L6|Add1~54\);

-- Location: FF_X74_Y2_N41
\L6|conta3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~53_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(14));

-- Location: LABCELL_X74_Y2_N42
\L6|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~57_sumout\ = SUM(( \L6|conta3\(15) ) + ( GND ) + ( \L6|Add1~54\ ))
-- \L6|Add1~58\ = CARRY(( \L6|conta3\(15) ) + ( GND ) + ( \L6|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(15),
	cin => \L6|Add1~54\,
	sumout => \L6|Add1~57_sumout\,
	cout => \L6|Add1~58\);

-- Location: FF_X74_Y2_N44
\L6|conta3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~57_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(15));

-- Location: LABCELL_X74_Y2_N45
\L6|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~61_sumout\ = SUM(( \L6|conta3\(16) ) + ( GND ) + ( \L6|Add1~58\ ))
-- \L6|Add1~62\ = CARRY(( \L6|conta3\(16) ) + ( GND ) + ( \L6|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(16),
	cin => \L6|Add1~58\,
	sumout => \L6|Add1~61_sumout\,
	cout => \L6|Add1~62\);

-- Location: LABCELL_X73_Y1_N36
\L6|conta3[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta3[16]~feeder_combout\ = ( \L6|Add1~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add1~61_sumout\,
	combout => \L6|conta3[16]~feeder_combout\);

-- Location: FF_X73_Y1_N38
\L6|conta3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta3[16]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(16));

-- Location: LABCELL_X74_Y2_N48
\L6|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~65_sumout\ = SUM(( \L6|conta3\(17) ) + ( GND ) + ( \L6|Add1~62\ ))
-- \L6|Add1~66\ = CARRY(( \L6|conta3\(17) ) + ( GND ) + ( \L6|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(17),
	cin => \L6|Add1~62\,
	sumout => \L6|Add1~65_sumout\,
	cout => \L6|Add1~66\);

-- Location: FF_X74_Y2_N50
\L6|conta3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~65_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(17));

-- Location: LABCELL_X74_Y2_N51
\L6|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~73_sumout\ = SUM(( \L6|conta3\(18) ) + ( GND ) + ( \L6|Add1~66\ ))
-- \L6|Add1~74\ = CARRY(( \L6|conta3\(18) ) + ( GND ) + ( \L6|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(18),
	cin => \L6|Add1~66\,
	sumout => \L6|Add1~73_sumout\,
	cout => \L6|Add1~74\);

-- Location: LABCELL_X73_Y2_N39
\L6|conta3[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta3[18]~feeder_combout\ = ( \L6|Add1~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add1~73_sumout\,
	combout => \L6|conta3[18]~feeder_combout\);

-- Location: FF_X73_Y2_N41
\L6|conta3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta3[18]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(18));

-- Location: LABCELL_X74_Y2_N54
\L6|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~69_sumout\ = SUM(( \L6|conta3\(19) ) + ( GND ) + ( \L6|Add1~74\ ))
-- \L6|Add1~70\ = CARRY(( \L6|conta3\(19) ) + ( GND ) + ( \L6|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(19),
	cin => \L6|Add1~74\,
	sumout => \L6|Add1~69_sumout\,
	cout => \L6|Add1~70\);

-- Location: FF_X74_Y1_N44
\L6|conta3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \L6|Add1~69_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(19));

-- Location: LABCELL_X74_Y2_N57
\L6|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~101_sumout\ = SUM(( \L6|conta3\(20) ) + ( GND ) + ( \L6|Add1~70\ ))
-- \L6|Add1~102\ = CARRY(( \L6|conta3\(20) ) + ( GND ) + ( \L6|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(20),
	cin => \L6|Add1~70\,
	sumout => \L6|Add1~101_sumout\,
	cout => \L6|Add1~102\);

-- Location: FF_X74_Y2_N59
\L6|conta3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~101_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(20));

-- Location: LABCELL_X74_Y1_N0
\L6|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~105_sumout\ = SUM(( \L6|conta3\(21) ) + ( GND ) + ( \L6|Add1~102\ ))
-- \L6|Add1~106\ = CARRY(( \L6|conta3\(21) ) + ( GND ) + ( \L6|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(21),
	cin => \L6|Add1~102\,
	sumout => \L6|Add1~105_sumout\,
	cout => \L6|Add1~106\);

-- Location: FF_X74_Y1_N2
\L6|conta3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~105_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(21));

-- Location: LABCELL_X74_Y1_N3
\L6|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~109_sumout\ = SUM(( \L6|conta3\(22) ) + ( GND ) + ( \L6|Add1~106\ ))
-- \L6|Add1~110\ = CARRY(( \L6|conta3\(22) ) + ( GND ) + ( \L6|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(22),
	cin => \L6|Add1~106\,
	sumout => \L6|Add1~109_sumout\,
	cout => \L6|Add1~110\);

-- Location: FF_X74_Y1_N5
\L6|conta3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~109_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(22));

-- Location: LABCELL_X74_Y1_N6
\L6|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~113_sumout\ = SUM(( \L6|conta3\(23) ) + ( GND ) + ( \L6|Add1~110\ ))
-- \L6|Add1~114\ = CARRY(( \L6|conta3\(23) ) + ( GND ) + ( \L6|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(23),
	cin => \L6|Add1~110\,
	sumout => \L6|Add1~113_sumout\,
	cout => \L6|Add1~114\);

-- Location: FF_X74_Y1_N8
\L6|conta3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~113_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(23));

-- Location: LABCELL_X74_Y1_N9
\L6|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~121_sumout\ = SUM(( \L6|conta3\(24) ) + ( GND ) + ( \L6|Add1~114\ ))
-- \L6|Add1~122\ = CARRY(( \L6|conta3\(24) ) + ( GND ) + ( \L6|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(24),
	cin => \L6|Add1~114\,
	sumout => \L6|Add1~121_sumout\,
	cout => \L6|Add1~122\);

-- Location: FF_X74_Y1_N11
\L6|conta3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~121_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(24));

-- Location: LABCELL_X74_Y1_N12
\L6|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~117_sumout\ = SUM(( \L6|conta3\(25) ) + ( GND ) + ( \L6|Add1~122\ ))
-- \L6|Add1~118\ = CARRY(( \L6|conta3\(25) ) + ( GND ) + ( \L6|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(25),
	cin => \L6|Add1~122\,
	sumout => \L6|Add1~117_sumout\,
	cout => \L6|Add1~118\);

-- Location: FF_X74_Y1_N14
\L6|conta3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~117_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(25));

-- Location: LABCELL_X74_Y1_N15
\L6|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~77_sumout\ = SUM(( \L6|conta3\(26) ) + ( GND ) + ( \L6|Add1~118\ ))
-- \L6|Add1~78\ = CARRY(( \L6|conta3\(26) ) + ( GND ) + ( \L6|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(26),
	cin => \L6|Add1~118\,
	sumout => \L6|Add1~77_sumout\,
	cout => \L6|Add1~78\);

-- Location: FF_X74_Y1_N17
\L6|conta3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~77_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(26));

-- Location: LABCELL_X74_Y1_N18
\L6|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~81_sumout\ = SUM(( \L6|conta3\(27) ) + ( GND ) + ( \L6|Add1~78\ ))
-- \L6|Add1~82\ = CARRY(( \L6|conta3\(27) ) + ( GND ) + ( \L6|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(27),
	cin => \L6|Add1~78\,
	sumout => \L6|Add1~81_sumout\,
	cout => \L6|Add1~82\);

-- Location: FF_X74_Y1_N20
\L6|conta3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~81_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(27));

-- Location: LABCELL_X74_Y1_N21
\L6|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~85_sumout\ = SUM(( \L6|conta3\(28) ) + ( GND ) + ( \L6|Add1~82\ ))
-- \L6|Add1~86\ = CARRY(( \L6|conta3\(28) ) + ( GND ) + ( \L6|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(28),
	cin => \L6|Add1~82\,
	sumout => \L6|Add1~85_sumout\,
	cout => \L6|Add1~86\);

-- Location: FF_X74_Y1_N23
\L6|conta3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~85_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(28));

-- Location: LABCELL_X74_Y1_N24
\L6|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~89_sumout\ = SUM(( \L6|conta3\(29) ) + ( GND ) + ( \L6|Add1~86\ ))
-- \L6|Add1~90\ = CARRY(( \L6|conta3\(29) ) + ( GND ) + ( \L6|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta3\(29),
	cin => \L6|Add1~86\,
	sumout => \L6|Add1~89_sumout\,
	cout => \L6|Add1~90\);

-- Location: FF_X74_Y1_N26
\L6|conta3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~89_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(29));

-- Location: LABCELL_X74_Y1_N27
\L6|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~97_sumout\ = SUM(( \L6|conta3\(30) ) + ( GND ) + ( \L6|Add1~90\ ))
-- \L6|Add1~98\ = CARRY(( \L6|conta3\(30) ) + ( GND ) + ( \L6|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta3\(30),
	cin => \L6|Add1~90\,
	sumout => \L6|Add1~97_sumout\,
	cout => \L6|Add1~98\);

-- Location: FF_X74_Y1_N29
\L6|conta3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~97_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(30));

-- Location: LABCELL_X74_Y1_N30
\L6|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add1~93_sumout\ = SUM(( \L6|conta3\(31) ) + ( GND ) + ( \L6|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta3\(31),
	cin => \L6|Add1~98\,
	sumout => \L6|Add1~93_sumout\);

-- Location: FF_X74_Y1_N32
\L6|conta3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add1~93_sumout\,
	clrn => \L6|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta3\(31));

-- Location: LABCELL_X74_Y1_N36
\L6|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~4_combout\ = ( !\L6|conta3\(28) & ( !\L6|conta3\(29) & ( (!\L6|conta3\(30) & (!\L6|conta3\(26) & (!\L6|conta3\(27) & !\L6|conta3\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(30),
	datab => \L6|ALT_INV_conta3\(26),
	datac => \L6|ALT_INV_conta3\(27),
	datad => \L6|ALT_INV_conta3\(31),
	datae => \L6|ALT_INV_conta3\(28),
	dataf => \L6|ALT_INV_conta3\(29),
	combout => \L6|Equal1~4_combout\);

-- Location: LABCELL_X73_Y1_N15
\L6|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~0_combout\ = ( \L6|conta3\(0) & ( \L6|conta3\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L6|ALT_INV_conta3\(0),
	dataf => \L6|ALT_INV_conta3\(1),
	combout => \L6|Equal1~0_combout\);

-- Location: LABCELL_X73_Y2_N51
\L6|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~2_combout\ = ( !\L6|conta3\(8) & ( \L6|conta3\(12) & ( (!\L6|conta3\(11) & (!\L6|conta3\(13) & (!\L6|conta3\(9) & !\L6|conta3\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(11),
	datab => \L6|ALT_INV_conta3\(13),
	datac => \L6|ALT_INV_conta3\(9),
	datad => \L6|ALT_INV_conta3\(10),
	datae => \L6|ALT_INV_conta3\(8),
	dataf => \L6|ALT_INV_conta3\(12),
	combout => \L6|Equal1~2_combout\);

-- Location: LABCELL_X74_Y1_N48
\L6|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~1_combout\ = ( !\L6|conta3\(2) & ( !\L6|conta3\(7) & ( (\L6|conta3\(5) & (!\L6|conta3\(6) & (\L6|conta3\(3) & !\L6|conta3\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(5),
	datab => \L6|ALT_INV_conta3\(6),
	datac => \L6|ALT_INV_conta3\(3),
	datad => \L6|ALT_INV_conta3\(4),
	datae => \L6|ALT_INV_conta3\(2),
	dataf => \L6|ALT_INV_conta3\(7),
	combout => \L6|Equal1~1_combout\);

-- Location: LABCELL_X74_Y1_N54
\L6|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~5_combout\ = ( \L6|conta3\(20) & ( \L6|conta3\(23) & ( (\L6|conta3\(21) & (!\L6|conta3\(24) & (\L6|conta3\(22) & !\L6|conta3\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(21),
	datab => \L6|ALT_INV_conta3\(24),
	datac => \L6|ALT_INV_conta3\(22),
	datad => \L6|ALT_INV_conta3\(25),
	datae => \L6|ALT_INV_conta3\(20),
	dataf => \L6|ALT_INV_conta3\(23),
	combout => \L6|Equal1~5_combout\);

-- Location: LABCELL_X73_Y1_N18
\L6|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~3_combout\ = ( \L6|conta3\(14) & ( \L6|conta3\(17) & ( (!\L6|conta3\(16) & (!\L6|conta3\(15) & (\L6|conta3\(18) & \L6|conta3\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta3\(16),
	datab => \L6|ALT_INV_conta3\(15),
	datac => \L6|ALT_INV_conta3\(18),
	datad => \L6|ALT_INV_conta3\(19),
	datae => \L6|ALT_INV_conta3\(14),
	dataf => \L6|ALT_INV_conta3\(17),
	combout => \L6|Equal1~3_combout\);

-- Location: LABCELL_X74_Y1_N45
\L6|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal1~6_combout\ = ( \L6|Equal1~5_combout\ & ( \L6|Equal1~3_combout\ & ( (\L6|Equal1~4_combout\ & (\L6|Equal1~0_combout\ & (\L6|Equal1~2_combout\ & \L6|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_Equal1~4_combout\,
	datab => \L6|ALT_INV_Equal1~0_combout\,
	datac => \L6|ALT_INV_Equal1~2_combout\,
	datad => \L6|ALT_INV_Equal1~1_combout\,
	datae => \L6|ALT_INV_Equal1~5_combout\,
	dataf => \L6|ALT_INV_Equal1~3_combout\,
	combout => \L6|Equal1~6_combout\);

-- Location: MLABCELL_X82_Y3_N18
\L6|conta4[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta4[0]~0_combout\ = !\L6|conta4\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(0),
	combout => \L6|conta4[0]~0_combout\);

-- Location: FF_X82_Y3_N20
\L6|conta4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta4[0]~0_combout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(0));

-- Location: LABCELL_X83_Y4_N0
\L6|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~1_sumout\ = SUM(( \L6|conta4\(1) ) + ( \L6|conta4\(0) ) + ( !VCC ))
-- \L6|Add2~2\ = CARRY(( \L6|conta4\(1) ) + ( \L6|conta4\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(0),
	datad => \L6|ALT_INV_conta4\(1),
	cin => GND,
	sumout => \L6|Add2~1_sumout\,
	cout => \L6|Add2~2\);

-- Location: FF_X83_Y4_N2
\L6|conta4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~1_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(1));

-- Location: MLABCELL_X82_Y3_N51
\L6|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~0_combout\ = ( !\L6|conta4\(1) & ( !\L6|conta4\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L6|ALT_INV_conta4\(1),
	dataf => \L6|ALT_INV_conta4\(0),
	combout => \L6|Equal2~0_combout\);

-- Location: LABCELL_X83_Y4_N3
\L6|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~5_sumout\ = SUM(( \L6|conta4\(2) ) + ( GND ) + ( \L6|Add2~2\ ))
-- \L6|Add2~6\ = CARRY(( \L6|conta4\(2) ) + ( GND ) + ( \L6|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(2),
	cin => \L6|Add2~2\,
	sumout => \L6|Add2~5_sumout\,
	cout => \L6|Add2~6\);

-- Location: FF_X83_Y4_N5
\L6|conta4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~5_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(2));

-- Location: LABCELL_X83_Y4_N6
\L6|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~9_sumout\ = SUM(( \L6|conta4\(3) ) + ( GND ) + ( \L6|Add2~6\ ))
-- \L6|Add2~10\ = CARRY(( \L6|conta4\(3) ) + ( GND ) + ( \L6|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(3),
	cin => \L6|Add2~6\,
	sumout => \L6|Add2~9_sumout\,
	cout => \L6|Add2~10\);

-- Location: FF_X83_Y4_N8
\L6|conta4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~9_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(3));

-- Location: LABCELL_X83_Y4_N9
\L6|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~13_sumout\ = SUM(( \L6|conta4\(4) ) + ( GND ) + ( \L6|Add2~10\ ))
-- \L6|Add2~14\ = CARRY(( \L6|conta4\(4) ) + ( GND ) + ( \L6|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(4),
	cin => \L6|Add2~10\,
	sumout => \L6|Add2~13_sumout\,
	cout => \L6|Add2~14\);

-- Location: FF_X83_Y4_N11
\L6|conta4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~13_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(4));

-- Location: LABCELL_X83_Y4_N12
\L6|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~17_sumout\ = SUM(( \L6|conta4\(5) ) + ( GND ) + ( \L6|Add2~14\ ))
-- \L6|Add2~18\ = CARRY(( \L6|conta4\(5) ) + ( GND ) + ( \L6|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(5),
	cin => \L6|Add2~14\,
	sumout => \L6|Add2~17_sumout\,
	cout => \L6|Add2~18\);

-- Location: FF_X83_Y4_N14
\L6|conta4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~17_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(5));

-- Location: LABCELL_X83_Y4_N15
\L6|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~25_sumout\ = SUM(( \L6|conta4\(6) ) + ( GND ) + ( \L6|Add2~18\ ))
-- \L6|Add2~26\ = CARRY(( \L6|conta4\(6) ) + ( GND ) + ( \L6|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(6),
	cin => \L6|Add2~18\,
	sumout => \L6|Add2~25_sumout\,
	cout => \L6|Add2~26\);

-- Location: FF_X83_Y4_N17
\L6|conta4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~25_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(6));

-- Location: LABCELL_X83_Y4_N18
\L6|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~21_sumout\ = SUM(( \L6|conta4\(7) ) + ( GND ) + ( \L6|Add2~26\ ))
-- \L6|Add2~22\ = CARRY(( \L6|conta4\(7) ) + ( GND ) + ( \L6|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(7),
	cin => \L6|Add2~26\,
	sumout => \L6|Add2~21_sumout\,
	cout => \L6|Add2~22\);

-- Location: FF_X83_Y4_N20
\L6|conta4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~21_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(7));

-- Location: LABCELL_X83_Y4_N21
\L6|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~29_sumout\ = SUM(( \L6|conta4\(8) ) + ( GND ) + ( \L6|Add2~22\ ))
-- \L6|Add2~30\ = CARRY(( \L6|conta4\(8) ) + ( GND ) + ( \L6|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(8),
	cin => \L6|Add2~22\,
	sumout => \L6|Add2~29_sumout\,
	cout => \L6|Add2~30\);

-- Location: FF_X83_Y4_N23
\L6|conta4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~29_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(8));

-- Location: LABCELL_X83_Y4_N24
\L6|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~33_sumout\ = SUM(( \L6|conta4\(9) ) + ( GND ) + ( \L6|Add2~30\ ))
-- \L6|Add2~34\ = CARRY(( \L6|conta4\(9) ) + ( GND ) + ( \L6|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(9),
	cin => \L6|Add2~30\,
	sumout => \L6|Add2~33_sumout\,
	cout => \L6|Add2~34\);

-- Location: FF_X83_Y4_N26
\L6|conta4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~33_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(9));

-- Location: LABCELL_X83_Y4_N27
\L6|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~37_sumout\ = SUM(( \L6|conta4\(10) ) + ( GND ) + ( \L6|Add2~34\ ))
-- \L6|Add2~38\ = CARRY(( \L6|conta4\(10) ) + ( GND ) + ( \L6|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(10),
	cin => \L6|Add2~34\,
	sumout => \L6|Add2~37_sumout\,
	cout => \L6|Add2~38\);

-- Location: FF_X83_Y4_N29
\L6|conta4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~37_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(10));

-- Location: LABCELL_X83_Y4_N30
\L6|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~41_sumout\ = SUM(( \L6|conta4\(11) ) + ( GND ) + ( \L6|Add2~38\ ))
-- \L6|Add2~42\ = CARRY(( \L6|conta4\(11) ) + ( GND ) + ( \L6|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(11),
	cin => \L6|Add2~38\,
	sumout => \L6|Add2~41_sumout\,
	cout => \L6|Add2~42\);

-- Location: FF_X83_Y4_N32
\L6|conta4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~41_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(11));

-- Location: LABCELL_X83_Y4_N33
\L6|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~49_sumout\ = SUM(( \L6|conta4\(12) ) + ( GND ) + ( \L6|Add2~42\ ))
-- \L6|Add2~50\ = CARRY(( \L6|conta4\(12) ) + ( GND ) + ( \L6|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(12),
	cin => \L6|Add2~42\,
	sumout => \L6|Add2~49_sumout\,
	cout => \L6|Add2~50\);

-- Location: FF_X83_Y4_N35
\L6|conta4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~49_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(12));

-- Location: LABCELL_X83_Y4_N36
\L6|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~45_sumout\ = SUM(( \L6|conta4\(13) ) + ( GND ) + ( \L6|Add2~50\ ))
-- \L6|Add2~46\ = CARRY(( \L6|conta4\(13) ) + ( GND ) + ( \L6|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(13),
	cin => \L6|Add2~50\,
	sumout => \L6|Add2~45_sumout\,
	cout => \L6|Add2~46\);

-- Location: FF_X83_Y4_N38
\L6|conta4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~45_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(13));

-- Location: MLABCELL_X82_Y4_N39
\L6|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~2_combout\ = ( \L6|conta4\(10) & ( \L6|conta4\(12) & ( (\L6|conta4\(11) & (!\L6|conta4\(9) & (\L6|conta4\(13) & !\L6|conta4\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(11),
	datab => \L6|ALT_INV_conta4\(9),
	datac => \L6|ALT_INV_conta4\(13),
	datad => \L6|ALT_INV_conta4\(8),
	datae => \L6|ALT_INV_conta4\(10),
	dataf => \L6|ALT_INV_conta4\(12),
	combout => \L6|Equal2~2_combout\);

-- Location: LABCELL_X83_Y4_N39
\L6|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~53_sumout\ = SUM(( \L6|conta4\(14) ) + ( GND ) + ( \L6|Add2~46\ ))
-- \L6|Add2~54\ = CARRY(( \L6|conta4\(14) ) + ( GND ) + ( \L6|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(14),
	cin => \L6|Add2~46\,
	sumout => \L6|Add2~53_sumout\,
	cout => \L6|Add2~54\);

-- Location: MLABCELL_X82_Y3_N30
\L6|conta4[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta4[14]~feeder_combout\ = ( \L6|Add2~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add2~53_sumout\,
	combout => \L6|conta4[14]~feeder_combout\);

-- Location: FF_X82_Y3_N32
\L6|conta4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta4[14]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(14));

-- Location: LABCELL_X83_Y4_N42
\L6|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~57_sumout\ = SUM(( \L6|conta4\(15) ) + ( GND ) + ( \L6|Add2~54\ ))
-- \L6|Add2~58\ = CARRY(( \L6|conta4\(15) ) + ( GND ) + ( \L6|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(15),
	cin => \L6|Add2~54\,
	sumout => \L6|Add2~57_sumout\,
	cout => \L6|Add2~58\);

-- Location: MLABCELL_X82_Y3_N12
\L6|conta4[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta4[15]~feeder_combout\ = ( \L6|Add2~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add2~57_sumout\,
	combout => \L6|conta4[15]~feeder_combout\);

-- Location: FF_X82_Y3_N14
\L6|conta4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta4[15]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(15));

-- Location: LABCELL_X83_Y4_N45
\L6|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~61_sumout\ = SUM(( \L6|conta4\(16) ) + ( GND ) + ( \L6|Add2~58\ ))
-- \L6|Add2~62\ = CARRY(( \L6|conta4\(16) ) + ( GND ) + ( \L6|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(16),
	cin => \L6|Add2~58\,
	sumout => \L6|Add2~61_sumout\,
	cout => \L6|Add2~62\);

-- Location: FF_X83_Y4_N47
\L6|conta4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~61_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(16));

-- Location: LABCELL_X83_Y4_N48
\L6|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~65_sumout\ = SUM(( \L6|conta4\(17) ) + ( GND ) + ( \L6|Add2~62\ ))
-- \L6|Add2~66\ = CARRY(( \L6|conta4\(17) ) + ( GND ) + ( \L6|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(17),
	cin => \L6|Add2~62\,
	sumout => \L6|Add2~65_sumout\,
	cout => \L6|Add2~66\);

-- Location: FF_X83_Y4_N50
\L6|conta4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~65_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(17));

-- Location: LABCELL_X83_Y4_N51
\L6|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~73_sumout\ = SUM(( \L6|conta4\(18) ) + ( GND ) + ( \L6|Add2~66\ ))
-- \L6|Add2~74\ = CARRY(( \L6|conta4\(18) ) + ( GND ) + ( \L6|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(18),
	cin => \L6|Add2~66\,
	sumout => \L6|Add2~73_sumout\,
	cout => \L6|Add2~74\);

-- Location: FF_X83_Y4_N53
\L6|conta4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~73_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(18));

-- Location: LABCELL_X83_Y4_N54
\L6|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~69_sumout\ = SUM(( \L6|conta4\(19) ) + ( GND ) + ( \L6|Add2~74\ ))
-- \L6|Add2~70\ = CARRY(( \L6|conta4\(19) ) + ( GND ) + ( \L6|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(19),
	cin => \L6|Add2~74\,
	sumout => \L6|Add2~69_sumout\,
	cout => \L6|Add2~70\);

-- Location: FF_X83_Y4_N56
\L6|conta4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~69_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(19));

-- Location: LABCELL_X83_Y4_N57
\L6|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~101_sumout\ = SUM(( \L6|conta4\(20) ) + ( GND ) + ( \L6|Add2~70\ ))
-- \L6|Add2~102\ = CARRY(( \L6|conta4\(20) ) + ( GND ) + ( \L6|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(20),
	cin => \L6|Add2~70\,
	sumout => \L6|Add2~101_sumout\,
	cout => \L6|Add2~102\);

-- Location: FF_X83_Y4_N59
\L6|conta4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~101_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(20));

-- Location: LABCELL_X83_Y3_N0
\L6|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~105_sumout\ = SUM(( \L6|conta4\(21) ) + ( GND ) + ( \L6|Add2~102\ ))
-- \L6|Add2~106\ = CARRY(( \L6|conta4\(21) ) + ( GND ) + ( \L6|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(21),
	cin => \L6|Add2~102\,
	sumout => \L6|Add2~105_sumout\,
	cout => \L6|Add2~106\);

-- Location: FF_X83_Y3_N2
\L6|conta4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~105_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(21));

-- Location: LABCELL_X83_Y3_N3
\L6|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~109_sumout\ = SUM(( \L6|conta4\(22) ) + ( GND ) + ( \L6|Add2~106\ ))
-- \L6|Add2~110\ = CARRY(( \L6|conta4\(22) ) + ( GND ) + ( \L6|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(22),
	cin => \L6|Add2~106\,
	sumout => \L6|Add2~109_sumout\,
	cout => \L6|Add2~110\);

-- Location: FF_X83_Y3_N5
\L6|conta4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~109_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(22));

-- Location: LABCELL_X83_Y3_N6
\L6|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~113_sumout\ = SUM(( \L6|conta4\(23) ) + ( GND ) + ( \L6|Add2~110\ ))
-- \L6|Add2~114\ = CARRY(( \L6|conta4\(23) ) + ( GND ) + ( \L6|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(23),
	cin => \L6|Add2~110\,
	sumout => \L6|Add2~113_sumout\,
	cout => \L6|Add2~114\);

-- Location: FF_X83_Y3_N8
\L6|conta4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~113_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(23));

-- Location: LABCELL_X83_Y3_N9
\L6|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~121_sumout\ = SUM(( \L6|conta4\(24) ) + ( GND ) + ( \L6|Add2~114\ ))
-- \L6|Add2~122\ = CARRY(( \L6|conta4\(24) ) + ( GND ) + ( \L6|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(24),
	cin => \L6|Add2~114\,
	sumout => \L6|Add2~121_sumout\,
	cout => \L6|Add2~122\);

-- Location: FF_X83_Y3_N11
\L6|conta4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~121_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(24));

-- Location: LABCELL_X83_Y3_N12
\L6|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~117_sumout\ = SUM(( \L6|conta4\(25) ) + ( GND ) + ( \L6|Add2~122\ ))
-- \L6|Add2~118\ = CARRY(( \L6|conta4\(25) ) + ( GND ) + ( \L6|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(25),
	cin => \L6|Add2~122\,
	sumout => \L6|Add2~117_sumout\,
	cout => \L6|Add2~118\);

-- Location: FF_X83_Y3_N14
\L6|conta4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~117_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(25));

-- Location: LABCELL_X83_Y3_N54
\L6|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~5_combout\ = ( \L6|conta4\(20) & ( !\L6|conta4\(24) & ( (!\L6|conta4\(22) & (\L6|conta4\(23) & (\L6|conta4\(21) & !\L6|conta4\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(22),
	datab => \L6|ALT_INV_conta4\(23),
	datac => \L6|ALT_INV_conta4\(21),
	datad => \L6|ALT_INV_conta4\(25),
	datae => \L6|ALT_INV_conta4\(20),
	dataf => \L6|ALT_INV_conta4\(24),
	combout => \L6|Equal2~5_combout\);

-- Location: MLABCELL_X82_Y3_N9
\L6|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~3_combout\ = ( \L6|conta4\(17) & ( \L6|conta4\(18) & ( (\L6|conta4\(19) & (!\L6|conta4\(14) & (\L6|conta4\(15) & !\L6|conta4\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(19),
	datab => \L6|ALT_INV_conta4\(14),
	datac => \L6|ALT_INV_conta4\(15),
	datad => \L6|ALT_INV_conta4\(16),
	datae => \L6|ALT_INV_conta4\(17),
	dataf => \L6|ALT_INV_conta4\(18),
	combout => \L6|Equal2~3_combout\);

-- Location: LABCELL_X83_Y3_N15
\L6|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~77_sumout\ = SUM(( \L6|conta4\(26) ) + ( GND ) + ( \L6|Add2~118\ ))
-- \L6|Add2~78\ = CARRY(( \L6|conta4\(26) ) + ( GND ) + ( \L6|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(26),
	cin => \L6|Add2~118\,
	sumout => \L6|Add2~77_sumout\,
	cout => \L6|Add2~78\);

-- Location: FF_X83_Y3_N17
\L6|conta4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~77_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(26));

-- Location: LABCELL_X83_Y3_N18
\L6|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~81_sumout\ = SUM(( \L6|conta4\(27) ) + ( GND ) + ( \L6|Add2~78\ ))
-- \L6|Add2~82\ = CARRY(( \L6|conta4\(27) ) + ( GND ) + ( \L6|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(27),
	cin => \L6|Add2~78\,
	sumout => \L6|Add2~81_sumout\,
	cout => \L6|Add2~82\);

-- Location: FF_X83_Y3_N20
\L6|conta4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~81_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(27));

-- Location: LABCELL_X83_Y3_N21
\L6|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~85_sumout\ = SUM(( \L6|conta4\(28) ) + ( GND ) + ( \L6|Add2~82\ ))
-- \L6|Add2~86\ = CARRY(( \L6|conta4\(28) ) + ( GND ) + ( \L6|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(28),
	cin => \L6|Add2~82\,
	sumout => \L6|Add2~85_sumout\,
	cout => \L6|Add2~86\);

-- Location: FF_X83_Y3_N23
\L6|conta4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~85_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(28));

-- Location: LABCELL_X83_Y3_N24
\L6|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~89_sumout\ = SUM(( \L6|conta4\(29) ) + ( GND ) + ( \L6|Add2~86\ ))
-- \L6|Add2~90\ = CARRY(( \L6|conta4\(29) ) + ( GND ) + ( \L6|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta4\(29),
	cin => \L6|Add2~86\,
	sumout => \L6|Add2~89_sumout\,
	cout => \L6|Add2~90\);

-- Location: FF_X83_Y3_N26
\L6|conta4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~89_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(29));

-- Location: LABCELL_X83_Y3_N27
\L6|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~97_sumout\ = SUM(( \L6|conta4\(30) ) + ( GND ) + ( \L6|Add2~90\ ))
-- \L6|Add2~98\ = CARRY(( \L6|conta4\(30) ) + ( GND ) + ( \L6|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta4\(30),
	cin => \L6|Add2~90\,
	sumout => \L6|Add2~97_sumout\,
	cout => \L6|Add2~98\);

-- Location: FF_X83_Y3_N29
\L6|conta4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~97_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(30));

-- Location: LABCELL_X83_Y3_N30
\L6|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add2~93_sumout\ = SUM(( \L6|conta4\(31) ) + ( GND ) + ( \L6|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta4\(31),
	cin => \L6|Add2~98\,
	sumout => \L6|Add2~93_sumout\);

-- Location: FF_X83_Y3_N32
\L6|conta4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add2~93_sumout\,
	clrn => \L6|ALT_INV_Equal2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta4\(31));

-- Location: LABCELL_X83_Y3_N36
\L6|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~4_combout\ = ( !\L6|conta4\(28) & ( !\L6|conta4\(27) & ( (!\L6|conta4\(30) & (!\L6|conta4\(26) & (!\L6|conta4\(29) & !\L6|conta4\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(30),
	datab => \L6|ALT_INV_conta4\(26),
	datac => \L6|ALT_INV_conta4\(29),
	datad => \L6|ALT_INV_conta4\(31),
	datae => \L6|ALT_INV_conta4\(28),
	dataf => \L6|ALT_INV_conta4\(27),
	combout => \L6|Equal2~4_combout\);

-- Location: LABCELL_X83_Y3_N48
\L6|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~1_combout\ = ( \L6|conta4\(5) & ( !\L6|conta4\(6) & ( (!\L6|conta4\(3) & (!\L6|conta4\(4) & (!\L6|conta4\(7) & !\L6|conta4\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta4\(3),
	datab => \L6|ALT_INV_conta4\(4),
	datac => \L6|ALT_INV_conta4\(7),
	datad => \L6|ALT_INV_conta4\(2),
	datae => \L6|ALT_INV_conta4\(5),
	dataf => \L6|ALT_INV_conta4\(6),
	combout => \L6|Equal2~1_combout\);

-- Location: LABCELL_X83_Y3_N42
\L6|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal2~6_combout\ = ( \L6|Equal2~4_combout\ & ( \L6|Equal2~1_combout\ & ( (\L6|Equal2~0_combout\ & (\L6|Equal2~2_combout\ & (\L6|Equal2~5_combout\ & \L6|Equal2~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_Equal2~0_combout\,
	datab => \L6|ALT_INV_Equal2~2_combout\,
	datac => \L6|ALT_INV_Equal2~5_combout\,
	datad => \L6|ALT_INV_Equal2~3_combout\,
	datae => \L6|ALT_INV_Equal2~4_combout\,
	dataf => \L6|ALT_INV_Equal2~1_combout\,
	combout => \L6|Equal2~6_combout\);

-- Location: LABCELL_X80_Y8_N24
\L50|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|Equal5~1_combout\ = ( \L15|EA.S4~q\ & ( (!\L15|EA.S3~q\ & !\L15|EA.S2~q\) ) ) # ( !\L15|EA.S4~q\ & ( (!\L15|EA.S0~q\ & (!\L15|EA.S3~q\ & (!\L15|EA.S2~q\ & \L15|EA.S5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S0~q\,
	datab => \L15|ALT_INV_EA.S3~q\,
	datac => \L15|ALT_INV_EA.S2~q\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L50|Equal5~1_combout\);

-- Location: LABCELL_X81_Y2_N15
\L6|conta5[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta5[0]~0_combout\ = ( !\L6|conta5\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L6|ALT_INV_conta5\(0),
	combout => \L6|conta5[0]~0_combout\);

-- Location: FF_X81_Y2_N17
\L6|conta5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta5[0]~0_combout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(0));

-- Location: LABCELL_X80_Y3_N0
\L6|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~5_sumout\ = SUM(( \L6|conta5\(0) ) + ( \L6|conta5\(1) ) + ( !VCC ))
-- \L6|Add3~6\ = CARRY(( \L6|conta5\(0) ) + ( \L6|conta5\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(1),
	datad => \L6|ALT_INV_conta5\(0),
	cin => GND,
	sumout => \L6|Add3~5_sumout\,
	cout => \L6|Add3~6\);

-- Location: FF_X80_Y3_N2
\L6|conta5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~5_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(1));

-- Location: LABCELL_X80_Y3_N3
\L6|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~1_sumout\ = SUM(( \L6|conta5\(2) ) + ( GND ) + ( \L6|Add3~6\ ))
-- \L6|Add3~2\ = CARRY(( \L6|conta5\(2) ) + ( GND ) + ( \L6|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(2),
	cin => \L6|Add3~6\,
	sumout => \L6|Add3~1_sumout\,
	cout => \L6|Add3~2\);

-- Location: LABCELL_X81_Y2_N18
\L6|conta5[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta5[2]~feeder_combout\ = ( \L6|Add3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add3~1_sumout\,
	combout => \L6|conta5[2]~feeder_combout\);

-- Location: FF_X81_Y2_N20
\L6|conta5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta5[2]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(2));

-- Location: LABCELL_X80_Y3_N6
\L6|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~9_sumout\ = SUM(( \L6|conta5\(3) ) + ( GND ) + ( \L6|Add3~2\ ))
-- \L6|Add3~10\ = CARRY(( \L6|conta5\(3) ) + ( GND ) + ( \L6|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(3),
	cin => \L6|Add3~2\,
	sumout => \L6|Add3~9_sumout\,
	cout => \L6|Add3~10\);

-- Location: FF_X80_Y3_N8
\L6|conta5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~9_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(3));

-- Location: LABCELL_X80_Y3_N9
\L6|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~13_sumout\ = SUM(( \L6|conta5\(4) ) + ( GND ) + ( \L6|Add3~10\ ))
-- \L6|Add3~14\ = CARRY(( \L6|conta5\(4) ) + ( GND ) + ( \L6|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(4),
	cin => \L6|Add3~10\,
	sumout => \L6|Add3~13_sumout\,
	cout => \L6|Add3~14\);

-- Location: FF_X80_Y3_N11
\L6|conta5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~13_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(4));

-- Location: LABCELL_X80_Y3_N12
\L6|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~17_sumout\ = SUM(( \L6|conta5\(5) ) + ( GND ) + ( \L6|Add3~14\ ))
-- \L6|Add3~18\ = CARRY(( \L6|conta5\(5) ) + ( GND ) + ( \L6|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(5),
	cin => \L6|Add3~14\,
	sumout => \L6|Add3~17_sumout\,
	cout => \L6|Add3~18\);

-- Location: FF_X80_Y3_N14
\L6|conta5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~17_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(5));

-- Location: LABCELL_X80_Y3_N15
\L6|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~21_sumout\ = SUM(( \L6|conta5\(6) ) + ( GND ) + ( \L6|Add3~18\ ))
-- \L6|Add3~22\ = CARRY(( \L6|conta5\(6) ) + ( GND ) + ( \L6|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(6),
	cin => \L6|Add3~18\,
	sumout => \L6|Add3~21_sumout\,
	cout => \L6|Add3~22\);

-- Location: FF_X80_Y3_N17
\L6|conta5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~21_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(6));

-- Location: LABCELL_X80_Y3_N18
\L6|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~29_sumout\ = SUM(( \L6|conta5\(7) ) + ( GND ) + ( \L6|Add3~22\ ))
-- \L6|Add3~30\ = CARRY(( \L6|conta5\(7) ) + ( GND ) + ( \L6|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(7),
	cin => \L6|Add3~22\,
	sumout => \L6|Add3~29_sumout\,
	cout => \L6|Add3~30\);

-- Location: FF_X80_Y3_N20
\L6|conta5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~29_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(7));

-- Location: LABCELL_X80_Y3_N21
\L6|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~25_sumout\ = SUM(( \L6|conta5\(8) ) + ( GND ) + ( \L6|Add3~30\ ))
-- \L6|Add3~26\ = CARRY(( \L6|conta5\(8) ) + ( GND ) + ( \L6|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(8),
	cin => \L6|Add3~30\,
	sumout => \L6|Add3~25_sumout\,
	cout => \L6|Add3~26\);

-- Location: FF_X80_Y3_N23
\L6|conta5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~25_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(8));

-- Location: LABCELL_X80_Y3_N24
\L6|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~33_sumout\ = SUM(( \L6|conta5\(9) ) + ( GND ) + ( \L6|Add3~26\ ))
-- \L6|Add3~34\ = CARRY(( \L6|conta5\(9) ) + ( GND ) + ( \L6|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(9),
	cin => \L6|Add3~26\,
	sumout => \L6|Add3~33_sumout\,
	cout => \L6|Add3~34\);

-- Location: FF_X80_Y3_N26
\L6|conta5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~33_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(9));

-- Location: LABCELL_X80_Y3_N27
\L6|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~37_sumout\ = SUM(( \L6|conta5\(10) ) + ( GND ) + ( \L6|Add3~34\ ))
-- \L6|Add3~38\ = CARRY(( \L6|conta5\(10) ) + ( GND ) + ( \L6|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(10),
	cin => \L6|Add3~34\,
	sumout => \L6|Add3~37_sumout\,
	cout => \L6|Add3~38\);

-- Location: FF_X80_Y3_N29
\L6|conta5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~37_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(10));

-- Location: LABCELL_X80_Y3_N30
\L6|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~41_sumout\ = SUM(( \L6|conta5\(11) ) + ( GND ) + ( \L6|Add3~38\ ))
-- \L6|Add3~42\ = CARRY(( \L6|conta5\(11) ) + ( GND ) + ( \L6|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(11),
	cin => \L6|Add3~38\,
	sumout => \L6|Add3~41_sumout\,
	cout => \L6|Add3~42\);

-- Location: FF_X80_Y3_N32
\L6|conta5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~41_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(11));

-- Location: LABCELL_X80_Y3_N33
\L6|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~45_sumout\ = SUM(( \L6|conta5\(12) ) + ( GND ) + ( \L6|Add3~42\ ))
-- \L6|Add3~46\ = CARRY(( \L6|conta5\(12) ) + ( GND ) + ( \L6|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(12),
	cin => \L6|Add3~42\,
	sumout => \L6|Add3~45_sumout\,
	cout => \L6|Add3~46\);

-- Location: FF_X80_Y3_N35
\L6|conta5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~45_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(12));

-- Location: LABCELL_X80_Y3_N36
\L6|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~53_sumout\ = SUM(( \L6|conta5\(13) ) + ( GND ) + ( \L6|Add3~46\ ))
-- \L6|Add3~54\ = CARRY(( \L6|conta5\(13) ) + ( GND ) + ( \L6|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(13),
	cin => \L6|Add3~46\,
	sumout => \L6|Add3~53_sumout\,
	cout => \L6|Add3~54\);

-- Location: FF_X80_Y3_N38
\L6|conta5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~53_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(13));

-- Location: LABCELL_X80_Y3_N39
\L6|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~49_sumout\ = SUM(( \L6|conta5\(14) ) + ( GND ) + ( \L6|Add3~54\ ))
-- \L6|Add3~50\ = CARRY(( \L6|conta5\(14) ) + ( GND ) + ( \L6|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(14),
	cin => \L6|Add3~54\,
	sumout => \L6|Add3~49_sumout\,
	cout => \L6|Add3~50\);

-- Location: FF_X80_Y3_N41
\L6|conta5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~49_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(14));

-- Location: LABCELL_X80_Y3_N42
\L6|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~57_sumout\ = SUM(( \L6|conta5\(15) ) + ( GND ) + ( \L6|Add3~50\ ))
-- \L6|Add3~58\ = CARRY(( \L6|conta5\(15) ) + ( GND ) + ( \L6|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(15),
	cin => \L6|Add3~50\,
	sumout => \L6|Add3~57_sumout\,
	cout => \L6|Add3~58\);

-- Location: FF_X80_Y3_N44
\L6|conta5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~57_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(15));

-- Location: LABCELL_X80_Y3_N45
\L6|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~61_sumout\ = SUM(( \L6|conta5\(16) ) + ( GND ) + ( \L6|Add3~58\ ))
-- \L6|Add3~62\ = CARRY(( \L6|conta5\(16) ) + ( GND ) + ( \L6|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(16),
	cin => \L6|Add3~58\,
	sumout => \L6|Add3~61_sumout\,
	cout => \L6|Add3~62\);

-- Location: FF_X80_Y3_N47
\L6|conta5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~61_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(16));

-- Location: LABCELL_X80_Y3_N48
\L6|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~65_sumout\ = SUM(( \L6|conta5\(17) ) + ( GND ) + ( \L6|Add3~62\ ))
-- \L6|Add3~66\ = CARRY(( \L6|conta5\(17) ) + ( GND ) + ( \L6|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(17),
	cin => \L6|Add3~62\,
	sumout => \L6|Add3~65_sumout\,
	cout => \L6|Add3~66\);

-- Location: FF_X80_Y3_N50
\L6|conta5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~65_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(17));

-- Location: LABCELL_X80_Y3_N51
\L6|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~69_sumout\ = SUM(( \L6|conta5\(18) ) + ( GND ) + ( \L6|Add3~66\ ))
-- \L6|Add3~70\ = CARRY(( \L6|conta5\(18) ) + ( GND ) + ( \L6|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(18),
	cin => \L6|Add3~66\,
	sumout => \L6|Add3~69_sumout\,
	cout => \L6|Add3~70\);

-- Location: LABCELL_X81_Y2_N45
\L6|conta5[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|conta5[18]~feeder_combout\ = ( \L6|Add3~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L6|ALT_INV_Add3~69_sumout\,
	combout => \L6|conta5[18]~feeder_combout\);

-- Location: FF_X81_Y2_N47
\L6|conta5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|conta5[18]~feeder_combout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(18));

-- Location: LABCELL_X80_Y3_N54
\L6|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~77_sumout\ = SUM(( \L6|conta5\(19) ) + ( GND ) + ( \L6|Add3~70\ ))
-- \L6|Add3~78\ = CARRY(( \L6|conta5\(19) ) + ( GND ) + ( \L6|Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(19),
	cin => \L6|Add3~70\,
	sumout => \L6|Add3~77_sumout\,
	cout => \L6|Add3~78\);

-- Location: FF_X80_Y3_N56
\L6|conta5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~77_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(19));

-- Location: LABCELL_X80_Y3_N57
\L6|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~73_sumout\ = SUM(( \L6|conta5\(20) ) + ( GND ) + ( \L6|Add3~78\ ))
-- \L6|Add3~74\ = CARRY(( \L6|conta5\(20) ) + ( GND ) + ( \L6|Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(20),
	cin => \L6|Add3~78\,
	sumout => \L6|Add3~73_sumout\,
	cout => \L6|Add3~74\);

-- Location: FF_X80_Y3_N59
\L6|conta5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~73_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(20));

-- Location: LABCELL_X80_Y2_N0
\L6|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~101_sumout\ = SUM(( \L6|conta5\(21) ) + ( GND ) + ( \L6|Add3~74\ ))
-- \L6|Add3~102\ = CARRY(( \L6|conta5\(21) ) + ( GND ) + ( \L6|Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(21),
	cin => \L6|Add3~74\,
	sumout => \L6|Add3~101_sumout\,
	cout => \L6|Add3~102\);

-- Location: FF_X80_Y2_N2
\L6|conta5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~101_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(21));

-- Location: LABCELL_X80_Y2_N3
\L6|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~105_sumout\ = SUM(( \L6|conta5\(22) ) + ( GND ) + ( \L6|Add3~102\ ))
-- \L6|Add3~106\ = CARRY(( \L6|conta5\(22) ) + ( GND ) + ( \L6|Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(22),
	cin => \L6|Add3~102\,
	sumout => \L6|Add3~105_sumout\,
	cout => \L6|Add3~106\);

-- Location: FF_X80_Y2_N5
\L6|conta5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~105_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(22));

-- Location: LABCELL_X80_Y2_N6
\L6|Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~109_sumout\ = SUM(( \L6|conta5\(23) ) + ( GND ) + ( \L6|Add3~106\ ))
-- \L6|Add3~110\ = CARRY(( \L6|conta5\(23) ) + ( GND ) + ( \L6|Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(23),
	cin => \L6|Add3~106\,
	sumout => \L6|Add3~109_sumout\,
	cout => \L6|Add3~110\);

-- Location: FF_X80_Y2_N8
\L6|conta5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~109_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(23));

-- Location: LABCELL_X80_Y2_N9
\L6|Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~113_sumout\ = SUM(( \L6|conta5\(24) ) + ( GND ) + ( \L6|Add3~110\ ))
-- \L6|Add3~114\ = CARRY(( \L6|conta5\(24) ) + ( GND ) + ( \L6|Add3~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(24),
	cin => \L6|Add3~110\,
	sumout => \L6|Add3~113_sumout\,
	cout => \L6|Add3~114\);

-- Location: FF_X80_Y2_N11
\L6|conta5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~113_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(24));

-- Location: LABCELL_X80_Y2_N12
\L6|Add3~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~121_sumout\ = SUM(( \L6|conta5\(25) ) + ( GND ) + ( \L6|Add3~114\ ))
-- \L6|Add3~122\ = CARRY(( \L6|conta5\(25) ) + ( GND ) + ( \L6|Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(25),
	cin => \L6|Add3~114\,
	sumout => \L6|Add3~121_sumout\,
	cout => \L6|Add3~122\);

-- Location: FF_X80_Y2_N14
\L6|conta5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~121_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(25));

-- Location: LABCELL_X80_Y2_N15
\L6|Add3~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~117_sumout\ = SUM(( \L6|conta5\(26) ) + ( GND ) + ( \L6|Add3~122\ ))
-- \L6|Add3~118\ = CARRY(( \L6|conta5\(26) ) + ( GND ) + ( \L6|Add3~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(26),
	cin => \L6|Add3~122\,
	sumout => \L6|Add3~117_sumout\,
	cout => \L6|Add3~118\);

-- Location: FF_X80_Y2_N17
\L6|conta5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~117_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(26));

-- Location: LABCELL_X80_Y2_N18
\L6|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~81_sumout\ = SUM(( \L6|conta5\(27) ) + ( GND ) + ( \L6|Add3~118\ ))
-- \L6|Add3~82\ = CARRY(( \L6|conta5\(27) ) + ( GND ) + ( \L6|Add3~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(27),
	cin => \L6|Add3~118\,
	sumout => \L6|Add3~81_sumout\,
	cout => \L6|Add3~82\);

-- Location: FF_X80_Y2_N20
\L6|conta5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~81_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(27));

-- Location: LABCELL_X80_Y2_N21
\L6|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~85_sumout\ = SUM(( \L6|conta5\(28) ) + ( GND ) + ( \L6|Add3~82\ ))
-- \L6|Add3~86\ = CARRY(( \L6|conta5\(28) ) + ( GND ) + ( \L6|Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(28),
	cin => \L6|Add3~82\,
	sumout => \L6|Add3~85_sumout\,
	cout => \L6|Add3~86\);

-- Location: FF_X80_Y2_N23
\L6|conta5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~85_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(28));

-- Location: LABCELL_X80_Y2_N24
\L6|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~89_sumout\ = SUM(( \L6|conta5\(29) ) + ( GND ) + ( \L6|Add3~86\ ))
-- \L6|Add3~90\ = CARRY(( \L6|conta5\(29) ) + ( GND ) + ( \L6|Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_conta5\(29),
	cin => \L6|Add3~86\,
	sumout => \L6|Add3~89_sumout\,
	cout => \L6|Add3~90\);

-- Location: FF_X80_Y2_N26
\L6|conta5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~89_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(29));

-- Location: LABCELL_X80_Y2_N27
\L6|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~93_sumout\ = SUM(( \L6|conta5\(30) ) + ( GND ) + ( \L6|Add3~90\ ))
-- \L6|Add3~94\ = CARRY(( \L6|conta5\(30) ) + ( GND ) + ( \L6|Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(30),
	cin => \L6|Add3~90\,
	sumout => \L6|Add3~93_sumout\,
	cout => \L6|Add3~94\);

-- Location: FF_X80_Y2_N29
\L6|conta5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~93_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(30));

-- Location: LABCELL_X80_Y2_N30
\L6|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Add3~97_sumout\ = SUM(( \L6|conta5\(31) ) + ( GND ) + ( \L6|Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_conta5\(31),
	cin => \L6|Add3~94\,
	sumout => \L6|Add3~97_sumout\);

-- Location: FF_X80_Y2_N32
\L6|conta5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L6|Add3~97_sumout\,
	clrn => \L6|ALT_INV_Equal3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L6|conta5\(31));

-- Location: LABCELL_X80_Y2_N48
\L6|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~4_combout\ = ( !\L6|conta5\(30) & ( !\L6|conta5\(27) & ( (!\L6|conta5\(29) & (!\L6|conta5\(31) & (!\L6|conta5\(28) & !\L6|conta5\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(29),
	datab => \L6|ALT_INV_conta5\(31),
	datac => \L6|ALT_INV_conta5\(28),
	datad => \L6|ALT_INV_conta5\(0),
	datae => \L6|ALT_INV_conta5\(30),
	dataf => \L6|ALT_INV_conta5\(27),
	combout => \L6|Equal3~4_combout\);

-- Location: LABCELL_X81_Y2_N36
\L6|Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~5_combout\ = ( \L6|conta5\(23) & ( !\L6|conta5\(21) & ( (!\L6|conta5\(24) & (!\L6|conta5\(25) & (!\L6|conta5\(22) & !\L6|conta5\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(24),
	datab => \L6|ALT_INV_conta5\(25),
	datac => \L6|ALT_INV_conta5\(22),
	datad => \L6|ALT_INV_conta5\(26),
	datae => \L6|ALT_INV_conta5\(23),
	dataf => \L6|ALT_INV_conta5\(21),
	combout => \L6|Equal3~5_combout\);

-- Location: LABCELL_X80_Y2_N36
\L6|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~1_combout\ = ( \L6|conta5\(7) & ( !\L6|conta5\(8) & ( (!\L6|conta5\(3) & (!\L6|conta5\(4) & (!\L6|conta5\(5) & !\L6|conta5\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(3),
	datab => \L6|ALT_INV_conta5\(4),
	datac => \L6|ALT_INV_conta5\(5),
	datad => \L6|ALT_INV_conta5\(6),
	datae => \L6|ALT_INV_conta5\(7),
	dataf => \L6|ALT_INV_conta5\(8),
	combout => \L6|Equal3~1_combout\);

-- Location: LABCELL_X80_Y2_N42
\L6|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~3_combout\ = ( !\L6|conta5\(16) & ( \L6|conta5\(20) & ( (\L6|conta5\(19) & (!\L6|conta5\(17) & (!\L6|conta5\(18) & \L6|conta5\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(19),
	datab => \L6|ALT_INV_conta5\(17),
	datac => \L6|ALT_INV_conta5\(18),
	datad => \L6|ALT_INV_conta5\(15),
	datae => \L6|ALT_INV_conta5\(16),
	dataf => \L6|ALT_INV_conta5\(20),
	combout => \L6|Equal3~3_combout\);

-- Location: LABCELL_X81_Y2_N57
\L6|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~0_combout\ = ( !\L6|conta5\(1) & ( !\L6|conta5\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_conta5\(2),
	dataf => \L6|ALT_INV_conta5\(1),
	combout => \L6|Equal3~0_combout\);

-- Location: LABCELL_X81_Y3_N42
\L6|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~2_combout\ = ( \L6|conta5\(10) & ( !\L6|conta5\(11) & ( (!\L6|conta5\(13) & (\L6|conta5\(12) & (\L6|conta5\(9) & !\L6|conta5\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_conta5\(13),
	datab => \L6|ALT_INV_conta5\(12),
	datac => \L6|ALT_INV_conta5\(9),
	datad => \L6|ALT_INV_conta5\(14),
	datae => \L6|ALT_INV_conta5\(10),
	dataf => \L6|ALT_INV_conta5\(11),
	combout => \L6|Equal3~2_combout\);

-- Location: LABCELL_X80_Y2_N54
\L6|Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|Equal3~6_combout\ = ( \L6|Equal3~0_combout\ & ( \L6|Equal3~2_combout\ & ( (\L6|Equal3~4_combout\ & (\L6|Equal3~5_combout\ & (\L6|Equal3~1_combout\ & \L6|Equal3~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_Equal3~4_combout\,
	datab => \L6|ALT_INV_Equal3~5_combout\,
	datac => \L6|ALT_INV_Equal3~1_combout\,
	datad => \L6|ALT_INV_Equal3~3_combout\,
	datae => \L6|ALT_INV_Equal3~0_combout\,
	dataf => \L6|ALT_INV_Equal3~2_combout\,
	combout => \L6|Equal3~6_combout\);

-- Location: LABCELL_X80_Y8_N48
\L50|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|Equal5~0_combout\ = ( !\L15|EA.S4~q\ & ( (!\L15|EA.S2~q\ & (\L15|EA.S0~q\ & (!\L15|EA.S3~q\ & \L15|EA.S5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S2~q\,
	datab => \L15|ALT_INV_EA.S0~q\,
	datac => \L15|ALT_INV_EA.S3~q\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L50|Equal5~0_combout\);

-- Location: LABCELL_X80_Y8_N39
\L50|REG~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~3_combout\ = ( \L50|Equal5~0_combout\ & ( !\L6|Equal3~6_combout\ ) ) # ( !\L50|Equal5~0_combout\ & ( !\L6|Equal0~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L6|ALT_INV_Equal0~combout\,
	datac => \L6|ALT_INV_Equal3~6_combout\,
	dataf => \L50|ALT_INV_Equal5~0_combout\,
	combout => \L50|REG~3_combout\);

-- Location: LABCELL_X80_Y8_N36
\L50|REG~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~2_combout\ = ( \L50|REG~3_combout\ & ( (!\L6|Equal2~6_combout\) # (!\L50|Equal5~1_combout\) ) ) # ( !\L50|REG~3_combout\ & ( (!\L6|Equal2~6_combout\ & \L50|Equal5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L6|ALT_INV_Equal2~6_combout\,
	datac => \L50|ALT_INV_Equal5~1_combout\,
	dataf => \L50|ALT_INV_REG~3_combout\,
	combout => \L50|REG~2_combout\);

-- Location: LABCELL_X80_Y8_N9
\L50|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|Equal5~2_combout\ = ( !\L15|EA.S5~q\ & ( !\L15|EA.S4~q\ & ( (\L15|EA.S0~q\ & (\L15|EA.S3~q\ & !\L15|EA.S2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S0~q\,
	datac => \L15|ALT_INV_EA.S3~q\,
	datad => \L15|ALT_INV_EA.S2~q\,
	datae => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L50|Equal5~2_combout\);

-- Location: LABCELL_X80_Y8_N15
\L50|REG~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~1_combout\ = ( \L50|Equal5~2_combout\ & ( \L6|Equal1~6_combout\ ) ) # ( !\L50|Equal5~2_combout\ & ( !\L50|REG~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_Equal1~6_combout\,
	datad => \L50|ALT_INV_REG~2_combout\,
	dataf => \L50|ALT_INV_Equal5~2_combout\,
	combout => \L50|REG~1_combout\);

-- Location: LABCELL_X80_Y8_N30
\L50|REG~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~4_combout\ = ( \L15|EA.S5~q\ & ( \L50|REG~1_combout\ ) ) # ( !\L15|EA.S5~q\ & ( \L50|REG~1_combout\ & ( ((!\L15|EA.S2~q\ & ((!\L15|EA.S3~q\) # (\L15|EA.S0~q\)))) # (\L15|EA.S4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S0~q\,
	datab => \L15|ALT_INV_EA.S3~q\,
	datac => \L15|ALT_INV_EA.S2~q\,
	datad => \L15|ALT_INV_EA.S4~q\,
	datae => \L15|ALT_INV_EA.S5~q\,
	dataf => \L50|ALT_INV_REG~1_combout\,
	combout => \L50|REG~4_combout\);

-- Location: LABCELL_X80_Y8_N45
\L50|REG~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~0_combout\ = ( \L50|REG~4_combout\ & ( (!\L6|Equal0~combout\ & \L50|Equal5~3_combout\) ) ) # ( !\L50|REG~4_combout\ & ( (!\L6|Equal0~combout\) # (!\L50|Equal5~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_Equal0~combout\,
	datad => \L50|ALT_INV_Equal5~3_combout\,
	dataf => \L50|ALT_INV_REG~4_combout\,
	combout => \L50|REG~0_combout\);

-- Location: LABCELL_X79_Y8_N6
\L50|REG\ : cyclonev_lcell_comb
-- Equation(s):
-- \L50|REG~combout\ = LCELL(( \L8|comb~0_combout\ & ( \L50|REG~0_combout\ & ( \L6|Equal0~combout\ ) ) ) # ( \L8|comb~0_combout\ & ( !\L50|REG~0_combout\ & ( \L6|Equal0~combout\ ) ) ) # ( !\L8|comb~0_combout\ & ( !\L50|REG~0_combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L6|ALT_INV_Equal0~combout\,
	datae => \L8|ALT_INV_comb~0_combout\,
	dataf => \L50|ALT_INV_REG~0_combout\,
	combout => \L50|REG~combout\);

-- Location: LABCELL_X81_Y8_N0
\L9|contador[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|contador[0]~4_combout\ = ( !\L9|contador\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L9|ALT_INV_contador\(0),
	combout => \L9|contador[0]~4_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X79_Y5_N15
\L39|REG[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L39|REG[22]~0_combout\ = (!\SW[7]~input_o\) # (!\SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \ALT_INV_SW[8]~input_o\,
	combout => \L39|REG[22]~0_combout\);

-- Location: MLABCELL_X78_Y8_N48
\L31|shl[31]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[31]~22_combout\ = ( !\L32|EA.E2~q\ & ( \L32|EA.E0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L32|ALT_INV_EA.E0~q\,
	dataf => \L32|ALT_INV_EA.E2~q\,
	combout => \L31|shl[31]~22_combout\);

-- Location: MLABCELL_X78_Y8_N57
\L18|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[22]~1_combout\ = ( \L18|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( (!\L39|REG[22]~0_combout\) # (!\L31|shl[31]~22_combout\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( (!\L39|REG[22]~0_combout\ & \L31|shl[31]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L39|ALT_INV_REG[22]~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L18|shl[22]~1_combout\);

-- Location: LABCELL_X79_Y5_N42
\L39|REG~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L39|REG~1_combout\ = !\SW[8]~input_o\ $ (!\SW[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	combout => \L39|REG~1_combout\);

-- Location: LABCELL_X77_Y6_N24
\L18|shl[28]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[28]~19_combout\ = ( \L31|shl[31]~22_combout\ & ( \L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG~1_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L18|shl[28]~19_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( \L31|shl[31]~22_combout\ & ( 
-- !\L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000001010101010101010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datac => \L39|ALT_INV_REG~1_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[28]~19_combout\);

-- Location: LABCELL_X79_Y5_N45
\L45|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L45|Equal2~0_combout\ = (!\SW[7]~input_o\) # (\SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	combout => \L45|Equal2~0_combout\);

-- Location: LABCELL_X81_Y9_N51
\L29|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[22]~1_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L29|shl[22]~1_combout\);

-- Location: MLABCELL_X78_Y8_N24
\L30|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[22]~1_combout\ = ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~0_combout\))) ) ) # ( !\L30|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & \L45|Equal2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[22]~1_combout\);

-- Location: LABCELL_X74_Y7_N54
\L16|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[31]~feeder_combout\ = \L16|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(31),
	combout => \L16|shl2[31]~feeder_combout\);

-- Location: FF_X74_Y7_N55
\L16|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(31));

-- Location: LABCELL_X74_Y7_N42
\L16|shl[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[0]~feeder_combout\ = \L16|shl2\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(31),
	combout => \L16|shl[0]~feeder_combout\);

-- Location: MLABCELL_X78_Y8_N39
\L26|shl[22]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[22]~36_combout\ = ( \L31|shl[31]~22_combout\ ) # ( !\L31|shl[31]~22_combout\ & ( !\L32|EA.E0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L26|shl[22]~36_combout\);

-- Location: FF_X74_Y7_N43
\L16|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[0]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(0));

-- Location: MLABCELL_X78_Y5_N45
\L16|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[0]~feeder_combout\ = \L16|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(0),
	combout => \L16|shl2[0]~feeder_combout\);

-- Location: FF_X78_Y5_N47
\L16|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(0));

-- Location: FF_X78_Y4_N35
\L16|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(1));

-- Location: FF_X78_Y4_N14
\L16|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(1));

-- Location: MLABCELL_X78_Y4_N18
\L16|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[2]~feeder_combout\ = \L16|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(1),
	combout => \L16|shl[2]~feeder_combout\);

-- Location: FF_X78_Y4_N20
\L16|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(2));

-- Location: MLABCELL_X78_Y4_N6
\L16|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[2]~feeder_combout\ = \L16|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(2),
	combout => \L16|shl2[2]~feeder_combout\);

-- Location: FF_X78_Y4_N7
\L16|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(2));

-- Location: MLABCELL_X78_Y4_N21
\L16|shl[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[3]~feeder_combout\ = \L16|shl2\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl2\(2),
	combout => \L16|shl[3]~feeder_combout\);

-- Location: FF_X78_Y4_N22
\L16|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[3]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(3));

-- Location: MLABCELL_X78_Y4_N9
\L16|shl2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[3]~feeder_combout\ = \L16|shl\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(3),
	combout => \L16|shl2[3]~feeder_combout\);

-- Location: FF_X78_Y4_N11
\L16|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[3]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(3));

-- Location: LABCELL_X75_Y7_N27
\L16|shl[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[4]~21_combout\ = !\L16|shl2\(3) $ (!\L18|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl2\(3),
	datad => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[4]~21_combout\);

-- Location: FF_X75_Y7_N29
\L16|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[4]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[4]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N45
\L16|shl[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[4]~20_combout\ = ( \L16|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L16|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L16|ALT_INV_shl[4]~_emulated_q\,
	combout => \L16|shl[4]~20_combout\);

-- Location: FF_X75_Y7_N46
\L16|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[4]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(4));

-- Location: LABCELL_X75_Y7_N3
\L16|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[5]~feeder_combout\ = \L16|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(4),
	combout => \L16|shl[5]~feeder_combout\);

-- Location: FF_X75_Y7_N4
\L16|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(5));

-- Location: MLABCELL_X82_Y7_N48
\L16|shl2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[5]~feeder_combout\ = \L16|shl\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(5),
	combout => \L16|shl2[5]~feeder_combout\);

-- Location: FF_X82_Y7_N49
\L16|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[5]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(5));

-- Location: LABCELL_X80_Y10_N24
\L16|shl[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[6]~19_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L16|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L16|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl2\(5),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[6]~19_combout\);

-- Location: FF_X80_Y10_N25
\L16|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[6]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[6]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N54
\L16|shl[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[6]~18_combout\ = ( \L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\ $ (!\L16|shl[6]~_emulated_q\)))) ) ) # ( !\L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & ((!\L29|shl[22]~1_combout\ $ 
-- (!\L16|shl[6]~_emulated_q\)) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001010101000101000101010100010100000000000001010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L16|ALT_INV_shl[6]~_emulated_q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L45|ALT_INV_Equal2~0_combout\,
	combout => \L16|shl[6]~18_combout\);

-- Location: FF_X80_Y10_N55
\L16|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[6]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(6));

-- Location: LABCELL_X80_Y10_N27
\L16|shl[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[7]~17_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L16|shl2\(6) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L16|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(6),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[7]~17_combout\);

-- Location: FF_X80_Y10_N29
\L16|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[7]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[7]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N57
\L16|shl[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[7]~16_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L29|shl[22]~1_combout\ $ (!\L16|shl[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L16|ALT_INV_shl[7]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[7]~16_combout\);

-- Location: FF_X80_Y10_N58
\L16|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[7]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(7));

-- Location: LABCELL_X77_Y10_N12
\L16|shl[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[8]~feeder_combout\ = \L16|shl2\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(7),
	combout => \L16|shl[8]~feeder_combout\);

-- Location: FF_X77_Y10_N14
\L16|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[8]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(8));

-- Location: FF_X80_Y10_N38
\L16|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(8));

-- Location: LABCELL_X79_Y12_N30
\L16|shl[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[9]~feeder_combout\ = \L16|shl2\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl2\(8),
	combout => \L16|shl[9]~feeder_combout\);

-- Location: FF_X79_Y12_N31
\L16|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[9]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(9));

-- Location: FF_X80_Y10_N4
\L16|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(9));

-- Location: LABCELL_X80_Y10_N45
\L16|shl[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[10]~15_combout\ = !\L16|shl2\(9) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(9),
	datad => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[10]~15_combout\);

-- Location: FF_X80_Y10_N46
\L16|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[10]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[10]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N15
\L16|shl[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[10]~14_combout\ = ( \L16|shl[10]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L16|shl[10]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100100010000000110010001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L16|ALT_INV_shl[10]~_emulated_q\,
	combout => \L16|shl[10]~14_combout\);

-- Location: FF_X80_Y10_N16
\L16|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[10]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(10));

-- Location: LABCELL_X77_Y9_N36
\L16|shl[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[11]~13_combout\ = !\L16|shl2\(10) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl2\(10),
	datad => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[11]~13_combout\);

-- Location: FF_X77_Y9_N37
\L16|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[11]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[11]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N12
\L16|shl[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[11]~12_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L30|shl[22]~1_combout\ $ (!\L16|shl[11]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L16|ALT_INV_shl[11]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[11]~12_combout\);

-- Location: FF_X80_Y10_N13
\L16|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[11]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(11));

-- Location: LABCELL_X80_Y10_N18
\L16|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[12]~feeder_combout\ = \L16|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl2\(11),
	combout => \L16|shl[12]~feeder_combout\);

-- Location: FF_X80_Y10_N19
\L16|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(12));

-- Location: MLABCELL_X82_Y7_N3
\L16|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[12]~feeder_combout\ = \L16|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(12),
	combout => \L16|shl2[12]~feeder_combout\);

-- Location: FF_X82_Y7_N4
\L16|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(12));

-- Location: FF_X82_Y8_N46
\L16|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(13));

-- Location: LABCELL_X80_Y10_N51
\L16|shl2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[13]~feeder_combout\ = \L16|shl\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl\(13),
	combout => \L16|shl2[13]~feeder_combout\);

-- Location: FF_X80_Y10_N52
\L16|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[13]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(13));

-- Location: LABCELL_X80_Y10_N9
\L16|shl[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[14]~11_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L16|shl2\(13) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L16|shl2\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L16|ALT_INV_shl2\(13),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[14]~11_combout\);

-- Location: FF_X79_Y8_N31
\L16|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl[14]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[14]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N48
\L16|shl[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[14]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L16|shl[14]~_emulated_q\ $ (!\L29|shl[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L16|ALT_INV_shl[14]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[14]~10_combout\);

-- Location: FF_X80_Y10_N49
\L16|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[14]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(14));

-- Location: LABCELL_X80_Y10_N6
\L16|shl[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[15]~9_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L16|shl2\(14) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L16|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(14),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[15]~9_combout\);

-- Location: FF_X80_Y10_N7
\L16|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[15]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[15]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N0
\L16|shl[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[15]~8_combout\ = ( \L29|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( 
-- \L29|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L16|shl[15]~_emulated_q\) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L16|shl[15]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L16|ALT_INV_shl[15]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[15]~8_combout\);

-- Location: FF_X80_Y10_N1
\L16|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[15]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(15));

-- Location: MLABCELL_X82_Y8_N42
\L16|shl[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[16]~7_combout\ = !\L29|shl[22]~1_combout\ $ (!\L16|shl2\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L16|ALT_INV_shl2\(15),
	combout => \L16|shl[16]~7_combout\);

-- Location: FF_X82_Y8_N43
\L16|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[16]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[16]~_emulated_q\);

-- Location: LABCELL_X80_Y10_N39
\L16|shl[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[16]~6_combout\ = ( \L32|EA.E0~q\ & ( \L31|shl[31]~22_combout\ & ( !\L45|Equal2~0_combout\ ) ) ) # ( \L32|EA.E0~q\ & ( !\L31|shl[31]~22_combout\ & ( !\L29|shl[22]~1_combout\ $ (!\L16|shl[16]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L16|ALT_INV_shl[16]~_emulated_q\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[16]~6_combout\);

-- Location: FF_X80_Y10_N40
\L16|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[16]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(16));

-- Location: LABCELL_X74_Y8_N6
\L16|shl[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[17]~5_combout\ = ( \L18|shl[22]~1_combout\ & ( !\L16|shl2\(16) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L16|shl2\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L16|ALT_INV_shl2\(16),
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L16|shl[17]~5_combout\);

-- Location: FF_X74_Y8_N7
\L16|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[17]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[17]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N48
\L16|shl[17]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[17]~4_combout\ = ( \L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( 
-- \L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L16|shl[17]~_emulated_q\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L16|shl[17]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L16|ALT_INV_shl[17]~_emulated_q\,
	datac => \L39|ALT_INV_REG[22]~0_combout\,
	datae => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[17]~4_combout\);

-- Location: FF_X75_Y7_N49
\L16|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[17]~4_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(17));

-- Location: FF_X75_Y7_N16
\L16|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(18));

-- Location: FF_X75_Y7_N52
\L16|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(18));

-- Location: FF_X82_Y7_N25
\L16|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(19));

-- Location: MLABCELL_X82_Y7_N12
\L16|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[19]~feeder_combout\ = \L16|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(19),
	combout => \L16|shl2[19]~feeder_combout\);

-- Location: FF_X82_Y7_N13
\L16|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(19));

-- Location: FF_X82_Y7_N10
\L16|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(20));

-- Location: FF_X75_Y7_N19
\L16|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(20),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(20));

-- Location: LABCELL_X75_Y7_N24
\L16|shl[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[21]~3_combout\ = !\L16|shl2\(20) $ (!\L18|shl[28]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(20),
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L16|shl[21]~3_combout\);

-- Location: FF_X75_Y7_N25
\L16|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[21]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[21]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N42
\L16|shl[21]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[21]~2_combout\ = ( \L16|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L16|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L16|ALT_INV_shl[21]~_emulated_q\,
	combout => \L16|shl[21]~2_combout\);

-- Location: FF_X75_Y7_N43
\L16|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[21]~2_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(21));

-- Location: LABCELL_X73_Y7_N36
\L16|shl[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[22]~feeder_combout\ = \L16|shl2\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl2\(21),
	combout => \L16|shl[22]~feeder_combout\);

-- Location: FF_X73_Y7_N38
\L16|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[22]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(22));

-- Location: LABCELL_X80_Y6_N12
\L16|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[22]~feeder_combout\ = \L16|shl\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(22),
	combout => \L16|shl2[22]~feeder_combout\);

-- Location: FF_X80_Y6_N13
\L16|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(22));

-- Location: FF_X80_Y6_N37
\L16|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(23));

-- Location: FF_X80_Y6_N28
\L16|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(23),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(23));

-- Location: FF_X80_Y6_N49
\L16|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(23),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(24));

-- Location: LABCELL_X80_Y6_N18
\L16|shl2[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[24]~feeder_combout\ = \L16|shl\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl\(24),
	combout => \L16|shl2[24]~feeder_combout\);

-- Location: FF_X80_Y6_N20
\L16|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[24]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(24));

-- Location: FF_X80_Y6_N53
\L16|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(25));

-- Location: FF_X79_Y8_N56
\L16|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(25));

-- Location: FF_X79_Y7_N50
\L16|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(26));

-- Location: LABCELL_X80_Y6_N27
\L16|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[26]~feeder_combout\ = \L16|shl\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(26),
	combout => \L16|shl2[26]~feeder_combout\);

-- Location: FF_X80_Y6_N29
\L16|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(26));

-- Location: FF_X80_Y6_N47
\L16|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(27));

-- Location: LABCELL_X80_Y6_N24
\L16|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[27]~feeder_combout\ = \L16|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(27),
	combout => \L16|shl2[27]~feeder_combout\);

-- Location: FF_X80_Y6_N25
\L16|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(27));

-- Location: FF_X80_Y6_N41
\L16|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(28));

-- Location: LABCELL_X75_Y7_N57
\L16|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[28]~feeder_combout\ = \L16|shl\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L16|ALT_INV_shl\(28),
	combout => \L16|shl2[28]~feeder_combout\);

-- Location: FF_X75_Y7_N59
\L16|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(28));

-- Location: LABCELL_X75_Y7_N36
\L16|shl[29]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[29]~1_combout\ = ( \L16|shl2\(28) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L16|shl2\(28) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L16|ALT_INV_shl2\(28),
	combout => \L16|shl[29]~1_combout\);

-- Location: FF_X75_Y7_N37
\L16|shl[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[29]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl[29]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N39
\L16|shl[29]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[29]~0_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L18|shl[22]~1_combout\ $ (!\L16|shl[29]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L18|ALT_INV_shl[22]~1_combout\,
	datac => \L16|ALT_INV_shl[29]~_emulated_q\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L16|shl[29]~0_combout\);

-- Location: FF_X75_Y7_N55
\L16|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl[29]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(29));

-- Location: LABCELL_X73_Y7_N54
\L16|shl[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl[30]~feeder_combout\ = \L16|shl2\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L16|ALT_INV_shl2\(29),
	combout => \L16|shl[30]~feeder_combout\);

-- Location: FF_X73_Y7_N56
\L16|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl[30]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(30));

-- Location: LABCELL_X74_Y7_N15
\L16|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L16|shl2[30]~feeder_combout\ = \L16|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(30),
	combout => \L16|shl2[30]~feeder_combout\);

-- Location: FF_X74_Y7_N17
\L16|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L16|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl2\(30));

-- Location: FF_X82_Y8_N29
\L16|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L16|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L16|shl\(31));

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X83_Y9_N18
\L14|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector15~0_combout\ = ( \L14|EA.SE~q\ & ( (!\SW[2]~input_o\ & ((\L14|EA.SF~q\) # (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & \L14|EA.SF~q\)) ) ) # ( !\L14|EA.SE~q\ & ( (\L14|EA.SF~q\ & ((!\SW[2]~input_o\) # (\SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.SF~q\,
	dataf => \L14|ALT_INV_EA.SE~q\,
	combout => \L14|Selector15~0_combout\);

-- Location: FF_X83_Y9_N53
\L14|EA.SF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector15~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SF~q\);

-- Location: LABCELL_X83_Y9_N51
\L14|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector14~0_combout\ = ( \SW[0]~input_o\ & ( (!\SW[2]~input_o\ & (\L14|EA.SD~q\)) # (\SW[2]~input_o\ & ((\L14|EA.SE~q\))) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[2]~input_o\ & (\L14|EA.SE~q\)) # (\SW[2]~input_o\ & ((\L14|EA.SF~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.SD~q\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.SE~q\,
	datad => \L14|ALT_INV_EA.SF~q\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \L14|Selector14~0_combout\);

-- Location: FF_X83_Y9_N38
\L14|EA.SE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector14~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SE~q\);

-- Location: LABCELL_X83_Y9_N15
\L14|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector13~0_combout\ = ( \L14|EA.SE~q\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (\L14|EA.SD~q\)) # (\SW[0]~input_o\ & ((\L14|EA.SC~q\))))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\L14|EA.SD~q\)))) ) ) # ( !\L14|EA.SE~q\ & ( 
-- (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (\L14|EA.SD~q\)) # (\SW[0]~input_o\ & ((\L14|EA.SC~q\))))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & (\L14|EA.SD~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.SD~q\,
	datad => \L14|ALT_INV_EA.SC~q\,
	dataf => \L14|ALT_INV_EA.SE~q\,
	combout => \L14|Selector13~0_combout\);

-- Location: FF_X83_Y9_N56
\L14|EA.SD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector13~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SD~q\);

-- Location: LABCELL_X83_Y9_N48
\L14|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector12~0_combout\ = ( \SW[0]~input_o\ & ( (!\SW[2]~input_o\ & ((\L14|EA.SB~q\))) # (\SW[2]~input_o\ & (\L14|EA.SC~q\)) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[2]~input_o\ & ((\L14|EA.SC~q\))) # (\SW[2]~input_o\ & (\L14|EA.SD~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.SD~q\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.SC~q\,
	datad => \L14|ALT_INV_EA.SB~q\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \L14|Selector12~0_combout\);

-- Location: FF_X83_Y9_N17
\L14|EA.SC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector12~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SC~q\);

-- Location: LABCELL_X83_Y9_N6
\L14|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector11~0_combout\ = ( \L14|EA.SC~q\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (\L14|EA.SB~q\)) # (\SW[0]~input_o\ & ((\L14|EA.SA~q\))))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\L14|EA.SB~q\)))) ) ) # ( !\L14|EA.SC~q\ & ( 
-- (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (\L14|EA.SB~q\)) # (\SW[0]~input_o\ & ((\L14|EA.SA~q\))))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & (\L14|EA.SB~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.SB~q\,
	datad => \L14|ALT_INV_EA.SA~q\,
	dataf => \L14|ALT_INV_EA.SC~q\,
	combout => \L14|Selector11~0_combout\);

-- Location: FF_X83_Y9_N50
\L14|EA.SB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector11~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SB~q\);

-- Location: LABCELL_X83_Y9_N54
\L14|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector10~0_combout\ = ( \L14|EA.SB~q\ & ( (!\SW[0]~input_o\ & (((\L14|EA.SA~q\)) # (\SW[2]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\L14|EA.S9~q\)) # (\SW[2]~input_o\ & ((\L14|EA.SA~q\))))) ) ) # ( !\L14|EA.SB~q\ & ( (!\SW[0]~input_o\ 
-- & (!\SW[2]~input_o\ & ((\L14|EA.SA~q\)))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\L14|EA.S9~q\)) # (\SW[2]~input_o\ & ((\L14|EA.SA~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101000001001001110100100110101111110010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.S9~q\,
	datad => \L14|ALT_INV_EA.SA~q\,
	dataf => \L14|ALT_INV_EA.SB~q\,
	combout => \L14|Selector10~0_combout\);

-- Location: FF_X83_Y9_N8
\L14|EA.SA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector10~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.SA~q\);

-- Location: LABCELL_X83_Y9_N21
\L14|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector9~0_combout\ = ( \L14|EA.S9~q\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\L14|EA.S8~q\)))) # (\SW[2]~input_o\ & (((\L14|EA.SA~q\)) # (\SW[0]~input_o\))) ) ) # ( !\L14|EA.S9~q\ & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & 
-- ((\L14|EA.S8~q\)))) # (\SW[2]~input_o\ & (!\SW[0]~input_o\ & (\L14|EA.SA~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.SA~q\,
	datad => \L14|ALT_INV_EA.S8~q\,
	dataf => \L14|ALT_INV_EA.S9~q\,
	combout => \L14|Selector9~0_combout\);

-- Location: FF_X83_Y9_N47
\L14|EA.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector9~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S9~q\);

-- Location: LABCELL_X83_Y9_N45
\L14|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector8~0_combout\ = ( \L14|EA.S7~q\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\L14|EA.S8~q\)) # (\SW[2]~input_o\ & ((\L14|EA.S9~q\))))) # (\SW[0]~input_o\ & (\SW[2]~input_o\ & (\L14|EA.S8~q\))) ) ) # ( !\L14|EA.S7~q\ & ( (!\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\ & (\L14|EA.S8~q\)) # (\SW[2]~input_o\ & ((\L14|EA.S9~q\))))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\) # ((\L14|EA.S8~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101101111010011010110111100001001001010110000100100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.S8~q\,
	datad => \L14|ALT_INV_EA.S9~q\,
	dataf => \L14|ALT_INV_EA.S7~q\,
	combout => \L14|Selector8~0_combout\);

-- Location: FF_X83_Y9_N23
\L14|EA.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector8~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S8~q\);

-- Location: LABCELL_X83_Y9_N42
\L14|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector7~0_combout\ = ( \L14|EA.S6~q\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\L14|EA.S7~q\)) # (\SW[2]~input_o\ & ((!\L14|EA.S8~q\))))) # (\SW[0]~input_o\ & (\SW[2]~input_o\ & (\L14|EA.S7~q\))) ) ) # ( !\L14|EA.S6~q\ & ( (!\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\ & (\L14|EA.S7~q\)) # (\SW[2]~input_o\ & ((!\L14|EA.S8~q\))))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\) # ((\L14|EA.S7~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111101001101011011110100110100101011000010010010101100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.S7~q\,
	datad => \L14|ALT_INV_EA.S8~q\,
	dataf => \L14|ALT_INV_EA.S6~q\,
	combout => \L14|Selector7~0_combout\);

-- Location: FF_X82_Y8_N56
\L14|EA.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector7~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S7~q\);

-- Location: LABCELL_X85_Y8_N48
\L14|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector6~0_combout\ = ( \L14|EA.S6~q\ & ( \L14|EA.S7~q\ & ( (!\SW[0]~input_o\ & (!\SW[2]~input_o\)) # (\SW[0]~input_o\ & ((\L14|EA.S5~q\) # (\SW[2]~input_o\))) ) ) ) # ( !\L14|EA.S6~q\ & ( \L14|EA.S7~q\ & ( (\SW[0]~input_o\ & (!\SW[2]~input_o\ & 
-- \L14|EA.S5~q\)) ) ) ) # ( \L14|EA.S6~q\ & ( !\L14|EA.S7~q\ & ( (!\SW[0]~input_o\) # ((\L14|EA.S5~q\) # (\SW[2]~input_o\)) ) ) ) # ( !\L14|EA.S6~q\ & ( !\L14|EA.S7~q\ & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\)) # (\SW[0]~input_o\ & (!\SW[2]~input_o\ & 
-- \L14|EA.S5~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000100110101111111011111100000100000001001001110110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.S5~q\,
	datae => \L14|ALT_INV_EA.S6~q\,
	dataf => \L14|ALT_INV_EA.S7~q\,
	combout => \L14|Selector6~0_combout\);

-- Location: FF_X82_Y8_N8
\L14|EA.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector6~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S6~q\);

-- Location: LABCELL_X83_Y8_N24
\L14|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector5~0_combout\ = ( \L14|EA.S4~q\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\L14|EA.S5~q\)) # (\SW[2]~input_o\ & ((\L14|EA.S6~q\))))) # (\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # (\L14|EA.S5~q\))) ) ) # ( !\L14|EA.S4~q\ & ( (!\SW[0]~input_o\ 
-- & ((!\SW[2]~input_o\ & (\L14|EA.S5~q\)) # (\SW[2]~input_o\ & ((\L14|EA.S6~q\))))) # (\SW[0]~input_o\ & (\L14|EA.S5~q\ & (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100101011001000010010101101110001011110110111000101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \L14|ALT_INV_EA.S5~q\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \L14|ALT_INV_EA.S6~q\,
	dataf => \L14|ALT_INV_EA.S4~q\,
	combout => \L14|Selector5~0_combout\);

-- Location: FF_X82_Y8_N38
\L14|EA.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector5~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S5~q\);

-- Location: LABCELL_X83_Y9_N57
\L14|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector0~0_combout\ = (!\SW[0]~input_o\ & (((\SW[2]~input_o\ & \L14|EA.S1~q\)) # (\L14|EA.S0~q\))) # (\SW[0]~input_o\ & (\SW[2]~input_o\ & (\L14|EA.S0~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100101011000010110010101100001011001010110000101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \L14|ALT_INV_EA.S0~q\,
	datad => \L14|ALT_INV_EA.S1~q\,
	combout => \L14|Selector0~0_combout\);

-- Location: FF_X83_Y9_N29
\L14|EA.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector0~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S0~q\);

-- Location: LABCELL_X83_Y9_N27
\L14|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector1~0_combout\ = ( \L14|EA.S2~q\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (\L14|EA.S1~q\)) # (\SW[0]~input_o\ & ((\L14|EA.S0~q\))))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\L14|EA.S1~q\)))) ) ) # ( !\L14|EA.S2~q\ & ( (!\SW[2]~input_o\ 
-- & ((!\SW[0]~input_o\ & (\L14|EA.S1~q\)) # (\SW[0]~input_o\ & ((\L14|EA.S0~q\))))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & (\L14|EA.S1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.S1~q\,
	datad => \L14|ALT_INV_EA.S0~q\,
	dataf => \L14|ALT_INV_EA.S2~q\,
	combout => \L14|Selector1~0_combout\);

-- Location: FF_X83_Y9_N59
\L14|EA.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector1~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S1~q\);

-- Location: LABCELL_X83_Y9_N12
\L14|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector2~0_combout\ = ( \L14|EA.S1~q\ & ( (!\SW[2]~input_o\ & (((\L14|EA.S2~q\)) # (\SW[0]~input_o\))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\L14|EA.S3~q\))) # (\SW[0]~input_o\ & (\L14|EA.S2~q\)))) ) ) # ( !\L14|EA.S1~q\ & ( (!\SW[2]~input_o\ 
-- & (!\SW[0]~input_o\ & (\L14|EA.S2~q\))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\L14|EA.S3~q\))) # (\SW[0]~input_o\ & (\L14|EA.S2~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101000010010100110100101011011011110010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.S2~q\,
	datad => \L14|ALT_INV_EA.S3~q\,
	dataf => \L14|ALT_INV_EA.S1~q\,
	combout => \L14|Selector2~0_combout\);

-- Location: FF_X83_Y9_N20
\L14|EA.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector2~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S2~q\);

-- Location: LABCELL_X83_Y9_N9
\L14|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector3~0_combout\ = ( \L14|EA.S3~q\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\L14|EA.S2~q\)))) # (\SW[2]~input_o\ & (((\L14|EA.S4~q\)) # (\SW[0]~input_o\))) ) ) # ( !\L14|EA.S3~q\ & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & 
-- ((\L14|EA.S2~q\)))) # (\SW[2]~input_o\ & (!\SW[0]~input_o\ & (\L14|EA.S4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.S4~q\,
	datad => \L14|ALT_INV_EA.S2~q\,
	dataf => \L14|ALT_INV_EA.S3~q\,
	combout => \L14|Selector3~0_combout\);

-- Location: FF_X83_Y9_N14
\L14|EA.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector3~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S3~q\);

-- Location: LABCELL_X83_Y9_N24
\L14|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|Selector4~0_combout\ = ( \L14|EA.S3~q\ & ( (!\SW[2]~input_o\ & (((\L14|EA.S4~q\)) # (\SW[0]~input_o\))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\L14|EA.S5~q\))) # (\SW[0]~input_o\ & (\L14|EA.S4~q\)))) ) ) # ( !\L14|EA.S3~q\ & ( (!\SW[2]~input_o\ 
-- & (!\SW[0]~input_o\ & (\L14|EA.S4~q\))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\L14|EA.S5~q\))) # (\SW[0]~input_o\ & (\L14|EA.S4~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101001101000010010100110100101011011011110010101101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \L14|ALT_INV_EA.S4~q\,
	datad => \L14|ALT_INV_EA.S5~q\,
	dataf => \L14|ALT_INV_EA.S3~q\,
	combout => \L14|Selector4~0_combout\);

-- Location: FF_X82_Y8_N23
\L14|EA.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L14|Selector4~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L14|EA.S4~q\);

-- Location: LABCELL_X80_Y11_N39
\L28|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[22]~1_combout\ = ( \L28|shl[22]~1_combout\ & ( \L32|EA.E0~q\ ) ) # ( !\L28|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & \L32|EA.E0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	dataf => \L28|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[22]~1_combout\);

-- Location: MLABCELL_X78_Y9_N24
\L26|shl[26]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[26]~5_combout\ = ( \L31|shl[31]~22_combout\ & ( \L26|shl[26]~5_combout\ & ( (\L32|EA.E0~q\ & \SW[8]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L26|shl[26]~5_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( \L31|shl[31]~22_combout\ & ( 
-- !\L26|shl[26]~5_combout\ & ( (\L32|EA.E0~q\ & \SW[8]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100110011001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \ALT_INV_SW[8]~input_o\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L26|ALT_INV_shl[26]~5_combout\,
	combout => \L26|shl[26]~5_combout\);

-- Location: LABCELL_X80_Y4_N6
\L45|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L45|Equal2~1_combout\ = ( \SW[8]~input_o\ ) # ( !\SW[8]~input_o\ & ( \SW[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[7]~input_o\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \L45|Equal2~1_combout\);

-- Location: LABCELL_X77_Y9_N21
\L24|shl[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[24]~1_combout\ = ( \L24|shl[24]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~1_combout\) ) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~1_combout\) ) ) ) # ( 
-- \L24|shl[24]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L24|shl[24]~1_combout\);

-- Location: MLABCELL_X82_Y6_N39
\L28|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[31]~feeder_combout\ = \L28|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(31),
	combout => \L28|shl2[31]~feeder_combout\);

-- Location: FF_X82_Y6_N40
\L28|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(31));

-- Location: FF_X78_Y8_N1
\L28|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(0));

-- Location: LABCELL_X83_Y8_N6
\L28|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[0]~feeder_combout\ = ( \L28|shl\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L28|ALT_INV_shl\(0),
	combout => \L28|shl2[0]~feeder_combout\);

-- Location: FF_X83_Y8_N7
\L28|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(0));

-- Location: MLABCELL_X78_Y8_N42
\L28|shl[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[1]~23_combout\ = ( \L18|shl[22]~1_combout\ & ( !\L28|shl2\(0) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L28|shl2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(0),
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[1]~23_combout\);

-- Location: FF_X78_Y8_N43
\L28|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[1]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[1]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N21
\L28|shl[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[1]~22_combout\ = ( \L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( 
-- \L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (!\L28|shl[1]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L28|shl[1]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001000100010001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl[1]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	datae => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L28|shl[1]~22_combout\);

-- Location: FF_X75_Y7_N23
\L28|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[1]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(1));

-- Location: FF_X78_Y8_N37
\L28|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(1),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(2));

-- Location: MLABCELL_X84_Y8_N12
\L28|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[2]~feeder_combout\ = \L28|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl\(2),
	combout => \L28|shl2[2]~feeder_combout\);

-- Location: FF_X84_Y8_N14
\L28|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(2));

-- Location: FF_X78_Y8_N22
\L28|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(3));

-- Location: FF_X79_Y8_N19
\L28|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(3));

-- Location: FF_X78_Y8_N19
\L28|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(4));

-- Location: FF_X79_Y8_N37
\L28|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(4),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(4));

-- Location: LABCELL_X80_Y12_N33
\L28|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[5]~feeder_combout\ = \L28|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(4),
	combout => \L28|shl[5]~feeder_combout\);

-- Location: FF_X80_Y12_N35
\L28|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(5));

-- Location: LABCELL_X80_Y9_N48
\L28|shl2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[5]~feeder_combout\ = \L28|shl\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl\(5),
	combout => \L28|shl2[5]~feeder_combout\);

-- Location: FF_X80_Y9_N49
\L28|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[5]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(5));

-- Location: MLABCELL_X84_Y9_N30
\L28|shl[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[6]~21_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L28|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L28|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl2\(5),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[6]~21_combout\);

-- Location: FF_X84_Y9_N31
\L28|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[6]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[6]~_emulated_q\);

-- Location: MLABCELL_X84_Y8_N45
\L28|shl[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[6]~20_combout\ = ( \L28|shl[6]~_emulated_q\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L28|shl[6]~_emulated_q\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( 
-- \L28|shl[6]~_emulated_q\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L29|shl[22]~1_combout\) ) ) ) # ( !\L28|shl[6]~_emulated_q\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L29|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L28|ALT_INV_shl[6]~_emulated_q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L28|shl[6]~20_combout\);

-- Location: FF_X84_Y8_N47
\L28|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[6]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(6));

-- Location: MLABCELL_X78_Y8_N30
\L28|shl[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[7]~19_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L28|shl2\(6) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L28|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(6),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[7]~19_combout\);

-- Location: FF_X78_Y8_N32
\L28|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[7]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[7]~_emulated_q\);

-- Location: MLABCELL_X84_Y8_N6
\L28|shl[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[7]~18_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L29|shl[22]~1_combout\ $ (!\L28|shl[7]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L28|ALT_INV_shl[7]~_emulated_q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L28|shl[7]~18_combout\);

-- Location: FF_X84_Y8_N8
\L28|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[7]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(7));

-- Location: LABCELL_X79_Y8_N33
\L28|shl[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[8]~17_combout\ = !\L28|shl2\(7) $ (!\L18|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(7),
	datad => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[8]~17_combout\);

-- Location: FF_X79_Y8_N34
\L28|shl[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[8]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[8]~_emulated_q\);

-- Location: LABCELL_X75_Y7_N6
\L28|shl[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[8]~16_combout\ = ( \L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) ) # ( 
-- \L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L28|shl[8]~_emulated_q\) ) ) ) # ( !\L18|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L28|shl[8]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010100000101000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L39|ALT_INV_REG[22]~0_combout\,
	datac => \L28|ALT_INV_shl[8]~_emulated_q\,
	datae => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L28|shl[8]~16_combout\);

-- Location: FF_X75_Y7_N7
\L28|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[8]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(8));

-- Location: FF_X78_Y8_N29
\L28|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(9));

-- Location: MLABCELL_X82_Y7_N21
\L28|shl2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[9]~feeder_combout\ = \L28|shl\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl\(9),
	combout => \L28|shl2[9]~feeder_combout\);

-- Location: FF_X82_Y7_N22
\L28|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[9]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(9));

-- Location: MLABCELL_X78_Y9_N36
\L28|shl[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[10]~15_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L28|shl2\(9) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L28|shl2\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(9),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L28|shl[10]~15_combout\);

-- Location: FF_X78_Y9_N37
\L28|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[10]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[10]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N12
\L28|shl[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[10]~14_combout\ = ( \L24|shl[24]~1_combout\ & ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L28|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L32|EA.E0~q\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L28|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111000010101111010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L28|ALT_INV_shl[10]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L28|shl[10]~14_combout\);

-- Location: FF_X78_Y5_N14
\L28|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[10]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(10));

-- Location: MLABCELL_X78_Y5_N6
\L28|shl[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[11]~13_combout\ = ( \L28|shl2\(10) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L28|shl2\(10) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L28|ALT_INV_shl2\(10),
	combout => \L28|shl[11]~13_combout\);

-- Location: FF_X78_Y5_N7
\L28|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[11]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[11]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N51
\L28|shl[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[11]~12_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\L45|Equal2~1_combout\ & \L32|EA.E0~q\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L24|shl[24]~1_combout\ $ (!\L28|shl[11]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000001111000000000000011001100000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[24]~1_combout\,
	datab => \L28|ALT_INV_shl[11]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L28|shl[11]~12_combout\);

-- Location: FF_X78_Y5_N52
\L28|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[11]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(11));

-- Location: MLABCELL_X78_Y5_N21
\L28|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[12]~feeder_combout\ = \L28|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(11),
	combout => \L28|shl[12]~feeder_combout\);

-- Location: FF_X78_Y5_N22
\L28|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(12));

-- Location: FF_X78_Y5_N49
\L28|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(12));

-- Location: FF_X78_Y5_N20
\L28|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(13));

-- Location: FF_X78_Y5_N16
\L28|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(13));

-- Location: MLABCELL_X72_Y8_N15
\L28|shl[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[14]~11_combout\ = ( \L26|shl[26]~5_combout\ & ( !\L28|shl2\(13) ) ) # ( !\L26|shl[26]~5_combout\ & ( \L28|shl2\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl2\(13),
	dataf => \L26|ALT_INV_shl[26]~5_combout\,
	combout => \L28|shl[14]~11_combout\);

-- Location: FF_X72_Y8_N17
\L28|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[14]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[14]~_emulated_q\);

-- Location: LABCELL_X73_Y8_N18
\L28|shl[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[14]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( \L28|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & \SW[8]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L28|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L26|shl[26]~5_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L28|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & \SW[8]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L28|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L26|shl[26]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001010000010101000100010001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L26|ALT_INV_shl[26]~5_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L28|ALT_INV_shl[14]~_emulated_q\,
	combout => \L28|shl[14]~10_combout\);

-- Location: FF_X73_Y8_N19
\L28|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[14]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(14));

-- Location: MLABCELL_X72_Y8_N39
\L28|shl[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[15]~feeder_combout\ = \L28|shl2\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl2\(14),
	combout => \L28|shl[15]~feeder_combout\);

-- Location: FF_X72_Y8_N40
\L28|shl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[15]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(15));

-- Location: MLABCELL_X72_Y8_N21
\L28|shl2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[15]~feeder_combout\ = \L28|shl\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl\(15),
	combout => \L28|shl2[15]~feeder_combout\);

-- Location: FF_X72_Y8_N22
\L28|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[15]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(15));

-- Location: FF_X72_Y8_N46
\L28|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(15),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(16));

-- Location: MLABCELL_X72_Y8_N48
\L28|shl2[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[16]~feeder_combout\ = \L28|shl\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl\(16),
	combout => \L28|shl2[16]~feeder_combout\);

-- Location: FF_X72_Y8_N49
\L28|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[16]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(16));

-- Location: MLABCELL_X72_Y8_N42
\L28|shl[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[17]~feeder_combout\ = \L28|shl2\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl2\(16),
	combout => \L28|shl[17]~feeder_combout\);

-- Location: FF_X72_Y8_N43
\L28|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[17]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(17));

-- Location: MLABCELL_X72_Y8_N27
\L28|shl2[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[17]~feeder_combout\ = \L28|shl\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(17),
	combout => \L28|shl2[17]~feeder_combout\);

-- Location: FF_X72_Y8_N29
\L28|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[17]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(17));

-- Location: FF_X72_Y8_N35
\L28|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(18));

-- Location: MLABCELL_X72_Y8_N24
\L28|shl2[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[18]~feeder_combout\ = ( \L28|shl\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L28|ALT_INV_shl\(18),
	combout => \L28|shl2[18]~feeder_combout\);

-- Location: FF_X72_Y8_N26
\L28|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[18]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(18));

-- Location: FF_X73_Y8_N31
\L28|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(19));

-- Location: MLABCELL_X72_Y8_N51
\L28|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[19]~feeder_combout\ = \L28|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl\(19),
	combout => \L28|shl2[19]~feeder_combout\);

-- Location: FF_X72_Y8_N53
\L28|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(19));

-- Location: MLABCELL_X72_Y8_N54
\L28|shl[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[20]~feeder_combout\ = \L28|shl2\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl2\(19),
	combout => \L28|shl[20]~feeder_combout\);

-- Location: FF_X72_Y8_N55
\L28|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[20]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(20));

-- Location: MLABCELL_X72_Y8_N18
\L28|shl2[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[20]~feeder_combout\ = \L28|shl\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl\(20),
	combout => \L28|shl2[20]~feeder_combout\);

-- Location: FF_X72_Y8_N20
\L28|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[20]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(20));

-- Location: LABCELL_X75_Y10_N54
\L28|shl[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[21]~9_combout\ = !\L28|shl2\(20) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl2\(20),
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[21]~9_combout\);

-- Location: FF_X75_Y10_N55
\L28|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[21]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[21]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N30
\L28|shl[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[21]~8_combout\ = ( \L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & ((!\L30|shl[22]~1_combout\ $ (!\L28|shl[21]~_emulated_q\)) # (\L31|shl[31]~22_combout\))) ) ) # ( !\L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & 
-- (!\L30|shl[22]~1_combout\ $ (!\L28|shl[21]~_emulated_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000000000000101000101010100010100000000000001010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datac => \L28|ALT_INV_shl[21]~_emulated_q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	combout => \L28|shl[21]~8_combout\);

-- Location: FF_X80_Y11_N31
\L28|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[21]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(21));

-- Location: LABCELL_X77_Y10_N24
\L28|shl[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[22]~3_combout\ = ( \L28|shl[22]~1_combout\ & ( !\L28|shl2\(21) ) ) # ( !\L28|shl[22]~1_combout\ & ( \L28|shl2\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl2\(21),
	datae => \L28|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[22]~3_combout\);

-- Location: FF_X77_Y10_N26
\L28|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[22]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[22]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N51
\L28|shl[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[22]~2_combout\ = ( \L28|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L28|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) # ( !\L28|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L28|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L28|ALT_INV_shl[22]~_emulated_q\,
	combout => \L28|shl[22]~2_combout\);

-- Location: FF_X80_Y11_N37
\L28|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl[22]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(22));

-- Location: MLABCELL_X78_Y11_N0
\L28|shl[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[23]~5_combout\ = ( \L28|shl2\(22) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L28|shl2\(22) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datae => \L28|ALT_INV_shl2\(22),
	combout => \L28|shl[23]~5_combout\);

-- Location: FF_X78_Y11_N1
\L28|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[23]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[23]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N21
\L28|shl[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[23]~4_combout\ = ( \L28|shl[23]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L28|shl[23]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000011010000100000000111000000100000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L28|ALT_INV_shl[23]~_emulated_q\,
	combout => \L28|shl[23]~4_combout\);

-- Location: FF_X80_Y11_N13
\L28|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl[23]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(23));

-- Location: LABCELL_X80_Y11_N45
\L28|shl[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[24]~7_combout\ = ( \L28|shl2\(23) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L28|shl2\(23) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L28|ALT_INV_shl2\(23),
	combout => \L28|shl[24]~7_combout\);

-- Location: FF_X80_Y11_N47
\L28|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[24]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl[24]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N15
\L28|shl[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[24]~6_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L28|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L28|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L28|ALT_INV_shl[24]~_emulated_q\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L28|shl[24]~6_combout\);

-- Location: FF_X79_Y11_N11
\L28|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl[24]~6_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(24));

-- Location: FF_X79_Y11_N28
\L28|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(25));

-- Location: FF_X80_Y11_N34
\L28|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(25));

-- Location: LABCELL_X80_Y11_N9
\L28|shl[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[26]~feeder_combout\ = \L28|shl2\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl2\(25),
	combout => \L28|shl[26]~feeder_combout\);

-- Location: FF_X80_Y11_N11
\L28|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[26]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(26));

-- Location: FF_X72_Y8_N10
\L28|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(26));

-- Location: MLABCELL_X72_Y8_N36
\L28|shl[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[27]~feeder_combout\ = \L28|shl2\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl2\(26),
	combout => \L28|shl[27]~feeder_combout\);

-- Location: FF_X72_Y8_N38
\L28|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[27]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(27));

-- Location: FF_X72_Y8_N7
\L28|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(27),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(27));

-- Location: MLABCELL_X72_Y8_N57
\L28|shl[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl[28]~feeder_combout\ = \L28|shl2\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl2\(27),
	combout => \L28|shl[28]~feeder_combout\);

-- Location: FF_X72_Y8_N59
\L28|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl[28]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(28));

-- Location: MLABCELL_X72_Y8_N0
\L28|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[28]~feeder_combout\ = \L28|shl\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(28),
	combout => \L28|shl2[28]~feeder_combout\);

-- Location: FF_X72_Y8_N1
\L28|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(28));

-- Location: FF_X72_Y8_N14
\L28|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(29));

-- Location: LABCELL_X81_Y11_N24
\L28|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L28|shl2[29]~feeder_combout\ = \L28|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(29),
	combout => \L28|shl2[29]~feeder_combout\);

-- Location: FF_X81_Y11_N25
\L28|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L28|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(29));

-- Location: FF_X79_Y8_N53
\L28|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(30));

-- Location: FF_X81_Y11_N23
\L28|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl\(30),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl2\(30));

-- Location: FF_X82_Y8_N5
\L28|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L28|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L28|shl\(31));

-- Location: MLABCELL_X78_Y6_N9
\L20|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[31]~feeder_combout\ = \L20|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L20|ALT_INV_shl\(31),
	combout => \L20|shl2[31]~feeder_combout\);

-- Location: FF_X78_Y6_N11
\L20|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(31));

-- Location: FF_X78_Y6_N38
\L20|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(0));

-- Location: FF_X79_Y8_N23
\L20|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(0),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(0));

-- Location: LABCELL_X79_Y8_N45
\L20|shl[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[1]~feeder_combout\ = \L20|shl2\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L20|ALT_INV_shl2\(0),
	combout => \L20|shl[1]~feeder_combout\);

-- Location: FF_X79_Y8_N47
\L20|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[1]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(1));

-- Location: FF_X79_Y8_N7
\L20|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(1));

-- Location: LABCELL_X79_Y8_N42
\L20|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[2]~feeder_combout\ = \L20|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl2\(1),
	combout => \L20|shl[2]~feeder_combout\);

-- Location: FF_X79_Y8_N43
\L20|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(2));

-- Location: FF_X79_Y8_N10
\L20|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(2),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(2));

-- Location: LABCELL_X79_Y7_N9
\L20|shl[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[3]~feeder_combout\ = ( \L20|shl2\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl2\(2),
	combout => \L20|shl[3]~feeder_combout\);

-- Location: FF_X79_Y7_N10
\L20|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[3]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(3));

-- Location: FF_X79_Y7_N38
\L20|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(3));

-- Location: LABCELL_X79_Y7_N6
\L20|shl[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[4]~feeder_combout\ = \L20|shl2\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl2\(3),
	combout => \L20|shl[4]~feeder_combout\);

-- Location: FF_X79_Y7_N7
\L20|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[4]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(4));

-- Location: LABCELL_X79_Y7_N33
\L20|shl2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[4]~feeder_combout\ = ( \L20|shl\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl\(4),
	combout => \L20|shl2[4]~feeder_combout\);

-- Location: FF_X79_Y7_N34
\L20|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[4]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(4));

-- Location: FF_X79_Y7_N25
\L20|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(5));

-- Location: FF_X79_Y7_N5
\L20|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(5));

-- Location: LABCELL_X79_Y7_N12
\L20|shl[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[6]~27_combout\ = !\L29|shl[22]~1_combout\ $ (!\L20|shl2\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L20|ALT_INV_shl2\(5),
	combout => \L20|shl[6]~27_combout\);

-- Location: FF_X79_Y7_N13
\L20|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[6]~27_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[6]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N54
\L20|shl[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[6]~26_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\L45|Equal2~0_combout\ & \L32|EA.E0~q\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L29|shl[22]~1_combout\ $ (!\L20|shl[6]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~0_combout\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L20|ALT_INV_shl[6]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L20|shl[6]~26_combout\);

-- Location: FF_X79_Y7_N56
\L20|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[6]~26_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(6));

-- Location: LABCELL_X79_Y7_N15
\L20|shl[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[7]~25_combout\ = ( \L20|shl2\(6) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L20|shl2\(6) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl2\(6),
	combout => \L20|shl[7]~25_combout\);

-- Location: FF_X79_Y7_N17
\L20|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[7]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[7]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N57
\L20|shl[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[7]~24_combout\ = ( \L20|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L20|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~0_combout\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L20|ALT_INV_shl[7]~_emulated_q\,
	combout => \L20|shl[7]~24_combout\);

-- Location: FF_X79_Y7_N59
\L20|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[7]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(7));

-- Location: LABCELL_X79_Y7_N27
\L20|shl[8]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[8]~23_combout\ = !\L18|shl[28]~19_combout\ $ (!\L20|shl2\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[28]~19_combout\,
	datab => \L20|ALT_INV_shl2\(7),
	combout => \L20|shl[8]~23_combout\);

-- Location: FF_X79_Y7_N28
\L20|shl[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[8]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[8]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N18
\L20|shl[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[8]~22_combout\ = ( \L20|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L20|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000000100110001000000100011001000000010001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[28]~19_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L20|ALT_INV_shl[8]~_emulated_q\,
	combout => \L20|shl[8]~22_combout\);

-- Location: FF_X79_Y7_N19
\L20|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[8]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(8));

-- Location: LABCELL_X79_Y7_N48
\L20|shl[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[9]~21_combout\ = ( \L20|shl2\(8) & ( !\L18|shl[28]~19_combout\ ) ) # ( !\L20|shl2\(8) & ( \L18|shl[28]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[28]~19_combout\,
	dataf => \L20|ALT_INV_shl2\(8),
	combout => \L20|shl[9]~21_combout\);

-- Location: FF_X79_Y7_N49
\L20|shl[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[9]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[9]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N21
\L20|shl[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[9]~20_combout\ = ( \L20|shl[9]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L20|shl[9]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000000100110001000000100011001000000010001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[28]~19_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L20|ALT_INV_shl[9]~_emulated_q\,
	combout => \L20|shl[9]~20_combout\);

-- Location: FF_X79_Y7_N22
\L20|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[9]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(9));

-- Location: FF_X78_Y7_N28
\L20|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(10));

-- Location: MLABCELL_X78_Y7_N45
\L20|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[10]~feeder_combout\ = \L20|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl\(10),
	combout => \L20|shl2[10]~feeder_combout\);

-- Location: FF_X78_Y7_N47
\L20|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(10));

-- Location: FF_X78_Y7_N59
\L20|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(10),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(11));

-- Location: FF_X78_Y7_N14
\L20|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(11));

-- Location: MLABCELL_X78_Y7_N54
\L20|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[12]~feeder_combout\ = \L20|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl2\(11),
	combout => \L20|shl[12]~feeder_combout\);

-- Location: FF_X78_Y7_N55
\L20|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(12));

-- Location: MLABCELL_X78_Y7_N39
\L20|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[12]~feeder_combout\ = \L20|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl\(12),
	combout => \L20|shl2[12]~feeder_combout\);

-- Location: FF_X78_Y7_N40
\L20|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(12));

-- Location: FF_X78_Y7_N34
\L20|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(13));

-- Location: FF_X78_Y7_N37
\L20|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(13));

-- Location: MLABCELL_X78_Y7_N21
\L20|shl[14]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[14]~19_combout\ = ( \L20|shl2\(13) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L20|shl2\(13) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl2\(13),
	combout => \L20|shl[14]~19_combout\);

-- Location: FF_X78_Y7_N23
\L20|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[14]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[14]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N0
\L20|shl[14]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[14]~18_combout\ = ( \L20|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L20|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L20|ALT_INV_shl[14]~_emulated_q\,
	combout => \L20|shl[14]~18_combout\);

-- Location: FF_X78_Y7_N1
\L20|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[14]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(14));

-- Location: MLABCELL_X78_Y7_N6
\L20|shl[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[15]~17_combout\ = ( \L20|shl2\(14) & ( !\L28|shl[22]~1_combout\ ) ) # ( !\L20|shl2\(14) & ( \L28|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl2\(14),
	combout => \L20|shl[15]~17_combout\);

-- Location: FF_X78_Y7_N7
\L20|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[15]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[15]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N48
\L20|shl[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[15]~16_combout\ = ( \L20|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L28|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) # ( !\L20|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L28|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl[15]~_emulated_q\,
	combout => \L20|shl[15]~16_combout\);

-- Location: FF_X78_Y7_N49
\L20|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[15]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(15));

-- Location: MLABCELL_X78_Y7_N9
\L20|shl[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[16]~15_combout\ = !\L29|shl[22]~1_combout\ $ (!\L20|shl2\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L20|ALT_INV_shl2\(15),
	combout => \L20|shl[16]~15_combout\);

-- Location: FF_X78_Y7_N11
\L20|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[16]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[16]~_emulated_q\);

-- Location: MLABCELL_X78_Y7_N51
\L20|shl[16]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[16]~14_combout\ = ( \L20|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L20|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl[16]~_emulated_q\,
	combout => \L20|shl[16]~14_combout\);

-- Location: FF_X78_Y7_N53
\L20|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[16]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(16));

-- Location: FF_X78_Y7_N20
\L20|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(16),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(17));

-- Location: FF_X78_Y7_N4
\L20|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(17),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(17));

-- Location: FF_X78_Y7_N32
\L20|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(18));

-- Location: FF_X78_Y7_N17
\L20|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(18));

-- Location: FF_X78_Y7_N25
\L20|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(19));

-- Location: FF_X78_Y7_N43
\L20|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(19),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(19));

-- Location: LABCELL_X79_Y7_N51
\L20|shl[20]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[20]~13_combout\ = !\L20|shl2\(19) $ (!\L18|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl2\(19),
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L20|shl[20]~13_combout\);

-- Location: FF_X79_Y7_N52
\L20|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[20]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[20]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N30
\L20|shl[20]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[20]~12_combout\ = ( \L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L20|shl[20]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) ) # ( !\L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L20|shl[20]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111010000000000011101000000000110010100000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L39|ALT_INV_REG[22]~0_combout\,
	datab => \L20|ALT_INV_shl[20]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L20|shl[20]~12_combout\);

-- Location: FF_X79_Y7_N31
\L20|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[20]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(20));

-- Location: LABCELL_X79_Y7_N45
\L20|shl[21]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[21]~11_combout\ = ( \L20|shl2\(20) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L20|shl2\(20) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl2\(20),
	combout => \L20|shl[21]~11_combout\);

-- Location: FF_X79_Y7_N47
\L20|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[21]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[21]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N0
\L20|shl[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[21]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( \L20|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L20|shl[21]~_emulated_q\ & ( (!\L29|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L20|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L20|shl[21]~_emulated_q\ & ( (\L29|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110000000000100010001000100011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L20|ALT_INV_shl[21]~_emulated_q\,
	combout => \L20|shl[21]~10_combout\);

-- Location: FF_X79_Y7_N1
\L20|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[21]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(21));

-- Location: LABCELL_X79_Y7_N42
\L20|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[22]~1_combout\ = ( \L20|shl2\(21) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L20|shl2\(21) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L20|ALT_INV_shl2\(21),
	combout => \L20|shl[22]~1_combout\);

-- Location: FF_X79_Y7_N44
\L20|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[22]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[22]~_emulated_q\);

-- Location: LABCELL_X79_Y7_N39
\L20|shl[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[22]~0_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L20|shl[22]~_emulated_q\ $ (((!\L29|shl[22]~1_combout\))))) # (\L31|shl[31]~22_combout\ & (((!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110010110110000111001011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L20|ALT_INV_shl[22]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L20|shl[22]~0_combout\);

-- Location: LABCELL_X79_Y7_N36
\L20|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[22]~feeder_combout\ = ( \L20|shl[22]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl[22]~0_combout\,
	combout => \L20|shl2[22]~feeder_combout\);

-- Location: FF_X79_Y7_N37
\L20|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(22));

-- Location: MLABCELL_X78_Y6_N51
\L20|shl[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[23]~3_combout\ = ( \L20|shl[23]~3_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\SW[7]~input_o\))) ) ) # ( !\L20|shl[23]~3_combout\ & ( (\SW[7]~input_o\ & (\L32|EA.E0~q\ & \L31|shl[31]~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L20|ALT_INV_shl[23]~3_combout\,
	combout => \L20|shl[23]~3_combout\);

-- Location: MLABCELL_X78_Y6_N0
\L20|shl[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[23]~5_combout\ = ( \L20|shl[23]~3_combout\ & ( !\L20|shl2\(22) ) ) # ( !\L20|shl[23]~3_combout\ & ( \L20|shl2\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L20|ALT_INV_shl2\(22),
	dataf => \L20|ALT_INV_shl[23]~3_combout\,
	combout => \L20|shl[23]~5_combout\);

-- Location: FF_X78_Y6_N2
\L20|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[23]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[23]~_emulated_q\);

-- Location: MLABCELL_X78_Y6_N57
\L20|shl[23]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[23]~4_combout\ = ( \L32|EA.E0~q\ & ( \L20|shl[23]~3_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\L20|shl[23]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L20|shl[23]~3_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L20|shl[23]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011101110100000000000000001101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L20|ALT_INV_shl[23]~_emulated_q\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L20|ALT_INV_shl[23]~3_combout\,
	combout => \L20|shl[23]~4_combout\);

-- Location: FF_X78_Y6_N7
\L20|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl[23]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(23));

-- Location: MLABCELL_X78_Y6_N3
\L20|shl[24]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[24]~7_combout\ = ( \L20|shl[23]~3_combout\ & ( !\L20|shl2\(23) ) ) # ( !\L20|shl[23]~3_combout\ & ( \L20|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl2\(23),
	dataf => \L20|ALT_INV_shl[23]~3_combout\,
	combout => \L20|shl[24]~7_combout\);

-- Location: FF_X78_Y6_N5
\L20|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[24]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[24]~_emulated_q\);

-- Location: MLABCELL_X78_Y6_N27
\L20|shl[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[24]~6_combout\ = ( \L32|EA.E0~q\ & ( \L20|shl[23]~3_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\L20|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L20|shl[23]~3_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L20|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100011101110100000000000000001101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L20|ALT_INV_shl[24]~_emulated_q\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L20|ALT_INV_shl[23]~3_combout\,
	combout => \L20|shl[24]~6_combout\);

-- Location: FF_X78_Y6_N53
\L20|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl[24]~6_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(24));

-- Location: FF_X78_Y6_N26
\L20|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(25));

-- Location: FF_X78_Y6_N49
\L20|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(25));

-- Location: LABCELL_X75_Y8_N36
\L20|shl[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[26]~feeder_combout\ = ( \L20|shl2\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl2\(25),
	combout => \L20|shl[26]~feeder_combout\);

-- Location: FF_X75_Y8_N38
\L20|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[26]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(26));

-- Location: MLABCELL_X82_Y6_N24
\L20|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[26]~feeder_combout\ = ( \L20|shl\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl\(26),
	combout => \L20|shl2[26]~feeder_combout\);

-- Location: FF_X82_Y6_N25
\L20|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(26));

-- Location: FF_X78_Y6_N20
\L20|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(27));

-- Location: MLABCELL_X78_Y6_N12
\L20|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[27]~feeder_combout\ = \L20|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl\(27),
	combout => \L20|shl2[27]~feeder_combout\);

-- Location: FF_X78_Y6_N14
\L20|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(27));

-- Location: MLABCELL_X78_Y6_N30
\L20|shl[28]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[28]~9_combout\ = ( \L18|shl[22]~1_combout\ & ( !\L20|shl2\(27) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L20|shl2\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl2\(27),
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L20|shl[28]~9_combout\);

-- Location: FF_X78_Y6_N31
\L20|shl[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[28]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl[28]~_emulated_q\);

-- Location: MLABCELL_X78_Y6_N39
\L20|shl[28]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[28]~8_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG[22]~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L20|shl[28]~_emulated_q\ $ (!\L18|shl[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L20|ALT_INV_shl[28]~_emulated_q\,
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L20|shl[28]~8_combout\);

-- Location: MLABCELL_X78_Y6_N42
\L20|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[28]~feeder_combout\ = ( \L20|shl[28]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl[28]~8_combout\,
	combout => \L20|shl2[28]~feeder_combout\);

-- Location: FF_X78_Y6_N44
\L20|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(28));

-- Location: MLABCELL_X78_Y6_N36
\L20|shl[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl[29]~feeder_combout\ = ( \L20|shl2\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L20|ALT_INV_shl2\(28),
	combout => \L20|shl[29]~feeder_combout\);

-- Location: FF_X78_Y6_N37
\L20|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl[29]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(29));

-- Location: MLABCELL_X78_Y6_N45
\L20|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[29]~feeder_combout\ = \L20|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl\(29),
	combout => \L20|shl2[29]~feeder_combout\);

-- Location: FF_X78_Y6_N46
\L20|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(29));

-- Location: FF_X78_Y6_N35
\L20|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(30));

-- Location: MLABCELL_X78_Y6_N15
\L20|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L20|shl2[30]~feeder_combout\ = \L20|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl\(30),
	combout => \L20|shl2[30]~feeder_combout\);

-- Location: FF_X78_Y6_N16
\L20|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L20|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl2\(30));

-- Location: FF_X82_Y8_N14
\L20|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L20|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L20|shl\(31));

-- Location: MLABCELL_X82_Y8_N57
\L51|REG[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~9_combout\ = ( \L14|EA.S7~q\ & ( \L20|shl\(31) & ( (((\L28|shl\(31)) # (\L14|EA.S5~q\)) # (\L14|EA.S6~q\)) # (\L14|EA.S4~q\) ) ) ) # ( !\L14|EA.S7~q\ & ( \L20|shl\(31) ) ) # ( \L14|EA.S7~q\ & ( !\L20|shl\(31) & ( (!\L14|EA.S4~q\ & 
-- (!\L14|EA.S6~q\ & (!\L14|EA.S5~q\ & \L28|shl\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000011111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S4~q\,
	datab => \L14|ALT_INV_EA.S6~q\,
	datac => \L14|ALT_INV_EA.S5~q\,
	datad => \L28|ALT_INV_shl\(31),
	datae => \L14|ALT_INV_EA.S7~q\,
	dataf => \L20|ALT_INV_shl\(31),
	combout => \L51|REG[31]~9_combout\);

-- Location: LABCELL_X83_Y9_N0
\L14|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr1~0_combout\ = ( !\L14|EA.S3~q\ & ( (!\L14|EA.S0~q\ & (!\L14|EA.S2~q\ & !\L14|EA.S1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S0~q\,
	datac => \L14|ALT_INV_EA.S2~q\,
	datad => \L14|ALT_INV_EA.S1~q\,
	dataf => \L14|ALT_INV_EA.S3~q\,
	combout => \L14|WideOr1~0_combout\);

-- Location: FF_X74_Y8_N13
\L24|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(31),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(31));

-- Location: FF_X77_Y8_N1
\L24|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(0));

-- Location: LABCELL_X80_Y8_N27
\L24|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[0]~feeder_combout\ = ( \L24|shl\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L24|ALT_INV_shl\(0),
	combout => \L24|shl2[0]~feeder_combout\);

-- Location: FF_X80_Y8_N29
\L24|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(0));

-- Location: LABCELL_X77_Y8_N21
\L27|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[22]~1_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\SW[7]~input_o\ & \L32|EA.E0~q\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L27|shl[22]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L27|shl[22]~1_combout\);

-- Location: LABCELL_X80_Y7_N51
\L24|shl[1]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[1]~27_combout\ = ( \L27|shl[22]~1_combout\ & ( !\L24|shl2\(0) ) ) # ( !\L27|shl[22]~1_combout\ & ( \L24|shl2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(0),
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[1]~27_combout\);

-- Location: FF_X80_Y7_N52
\L24|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[1]~27_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[1]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N24
\L24|shl[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[1]~26_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L24|ALT_INV_shl[1]~_emulated_q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[1]~26_combout\);

-- Location: FF_X74_Y8_N25
\L24|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[1]~26_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(1));

-- Location: LABCELL_X74_Y8_N0
\L24|shl[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[2]~25_combout\ = ( \L24|shl2\(1) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L24|shl2\(1) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(1),
	combout => \L24|shl[2]~25_combout\);

-- Location: FF_X74_Y8_N1
\L24|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[2]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[2]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N54
\L24|shl[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[2]~24_combout\ = ( \L32|EA.E0~q\ & ( \L24|shl[2]~_emulated_q\ & ( (!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L24|shl[2]~_emulated_q\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111000000000000000000001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L24|ALT_INV_shl[2]~_emulated_q\,
	combout => \L24|shl[2]~24_combout\);

-- Location: FF_X74_Y8_N55
\L24|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[2]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(2));

-- Location: FF_X74_Y8_N32
\L24|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(3));

-- Location: FF_X78_Y9_N34
\L24|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(3));

-- Location: FF_X73_Y9_N56
\L24|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(4));

-- Location: FF_X73_Y9_N20
\L24|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(4),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(4));

-- Location: FF_X73_Y9_N4
\L24|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(5));

-- Location: LABCELL_X73_Y9_N30
\L24|shl2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[5]~feeder_combout\ = \L24|shl\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl\(5),
	combout => \L24|shl2[5]~feeder_combout\);

-- Location: FF_X73_Y9_N31
\L24|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[5]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(5));

-- Location: LABCELL_X73_Y9_N0
\L24|shl[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[6]~23_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L24|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L24|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(5),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[6]~23_combout\);

-- Location: FF_X73_Y9_N1
\L24|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[6]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[6]~_emulated_q\);

-- Location: LABCELL_X73_Y9_N45
\L24|shl[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[6]~22_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\ $ ((!\L24|shl[6]~_emulated_q\)))) # (\L31|shl[31]~22_combout\ & (((!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111101001010000111110100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L24|ALT_INV_shl[6]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L24|shl[6]~22_combout\);

-- Location: FF_X73_Y9_N47
\L24|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[6]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(6));

-- Location: LABCELL_X73_Y9_N27
\L24|shl[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[7]~21_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L24|shl2\(6) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L24|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(6),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[7]~21_combout\);

-- Location: FF_X73_Y9_N29
\L24|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[7]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[7]~_emulated_q\);

-- Location: LABCELL_X73_Y9_N42
\L24|shl[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[7]~20_combout\ = ( \L24|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L24|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L24|ALT_INV_shl[7]~_emulated_q\,
	combout => \L24|shl[7]~20_combout\);

-- Location: FF_X73_Y9_N44
\L24|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[7]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(7));

-- Location: FF_X73_Y9_N25
\L24|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(8));

-- Location: FF_X73_Y9_N34
\L24|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(8));

-- Location: FF_X73_Y9_N49
\L24|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(9));

-- Location: FF_X73_Y9_N7
\L24|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(9));

-- Location: LABCELL_X73_Y9_N51
\L24|shl[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[10]~19_combout\ = ( \L24|shl2\(9) & ( !\L30|shl[22]~1_combout\ ) ) # ( !\L24|shl2\(9) & ( \L30|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(9),
	combout => \L24|shl[10]~19_combout\);

-- Location: FF_X73_Y9_N53
\L24|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[10]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[10]~_emulated_q\);

-- Location: LABCELL_X73_Y9_N9
\L24|shl[10]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[10]~18_combout\ = ( \L30|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L24|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L24|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011111010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[10]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L24|shl[10]~18_combout\);

-- Location: FF_X73_Y9_N11
\L24|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[10]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(10));

-- Location: MLABCELL_X78_Y12_N15
\L24|shl[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[11]~17_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L24|shl2\(10) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L24|shl2\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(10),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L24|shl[11]~17_combout\);

-- Location: FF_X78_Y12_N17
\L24|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[11]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[11]~_emulated_q\);

-- Location: LABCELL_X77_Y11_N0
\L24|shl[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[11]~16_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L39|REG~1_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L24|shl[11]~_emulated_q\ $ (!\L18|shl[28]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010001100000011000000010001001000100011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[11]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L39|ALT_INV_REG~1_combout\,
	datad => \L18|ALT_INV_shl[28]~19_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L24|shl[11]~16_combout\);

-- Location: FF_X77_Y11_N1
\L24|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[11]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(11));

-- Location: FF_X78_Y10_N7
\L24|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(11),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(12));

-- Location: FF_X77_Y11_N4
\L24|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(12));

-- Location: LABCELL_X80_Y11_N6
\L24|shl[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[13]~feeder_combout\ = \L24|shl2\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(12),
	combout => \L24|shl[13]~feeder_combout\);

-- Location: FF_X80_Y11_N7
\L24|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[13]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(13));

-- Location: LABCELL_X77_Y11_N30
\L24|shl2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[13]~feeder_combout\ = \L24|shl\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl\(13),
	combout => \L24|shl2[13]~feeder_combout\);

-- Location: FF_X77_Y11_N31
\L24|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[13]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(13));

-- Location: LABCELL_X74_Y8_N33
\L24|shl[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[14]~feeder_combout\ = \L24|shl2\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl2\(13),
	combout => \L24|shl[14]~feeder_combout\);

-- Location: FF_X74_Y8_N34
\L24|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[14]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(14));

-- Location: FF_X74_Y8_N59
\L24|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(14));

-- Location: LABCELL_X73_Y8_N6
\L24|shl[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[15]~15_combout\ = ( !\L24|shl[24]~1_combout\ & ( \L24|shl2\(14) ) ) # ( \L24|shl[24]~1_combout\ & ( !\L24|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(14),
	combout => \L24|shl[15]~15_combout\);

-- Location: FF_X73_Y8_N7
\L24|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[15]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[15]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N51
\L24|shl[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[15]~14_combout\ = ( \L24|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)))) ) ) # ( !\L24|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~1_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L24|ALT_INV_shl[15]~_emulated_q\,
	combout => \L24|shl[15]~14_combout\);

-- Location: FF_X74_Y8_N53
\L24|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[15]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(15));

-- Location: LABCELL_X74_Y8_N18
\L24|shl[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[16]~13_combout\ = ( \L24|shl2\(15) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L24|shl2\(15) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(15),
	combout => \L24|shl[16]~13_combout\);

-- Location: FF_X74_Y8_N20
\L24|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[16]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[16]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N48
\L24|shl[16]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[16]~12_combout\ = ( \L24|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)))) ) ) # ( !\L24|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111010000000000011101000000000110010100000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~1_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L24|ALT_INV_shl[16]~_emulated_q\,
	combout => \L24|shl[16]~12_combout\);

-- Location: FF_X74_Y8_N49
\L24|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[16]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(16));

-- Location: LABCELL_X74_Y8_N21
\L24|shl[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[17]~11_combout\ = ( \L24|shl2\(16) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L24|shl2\(16) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(16),
	combout => \L24|shl[17]~11_combout\);

-- Location: FF_X74_Y8_N22
\L24|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[17]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[17]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N33
\L24|shl[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[17]~10_combout\ = ( \L24|shl[24]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[17]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L24|shl[24]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[17]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000010001010100000000010101000100000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L24|ALT_INV_shl[17]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L24|shl[17]~10_combout\);

-- Location: FF_X77_Y9_N35
\L24|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[17]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(17));

-- Location: FF_X77_Y8_N34
\L24|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(18));

-- Location: FF_X73_Y8_N5
\L24|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(18));

-- Location: MLABCELL_X72_Y8_N30
\L24|shl[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[19]~9_combout\ = ( \L24|shl2\(18) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L24|shl2\(18) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L24|ALT_INV_shl2\(18),
	combout => \L24|shl[19]~9_combout\);

-- Location: FF_X72_Y8_N31
\L24|shl[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[19]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[19]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N27
\L24|shl[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[19]~8_combout\ = ( \L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[19]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[19]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L24|ALT_INV_shl[19]~_emulated_q\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[19]~8_combout\);

-- Location: FF_X74_Y8_N29
\L24|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[19]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(19));

-- Location: FF_X75_Y10_N19
\L24|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(20));

-- Location: LABCELL_X75_Y10_N24
\L24|shl2[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[20]~feeder_combout\ = \L24|shl\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl\(20),
	combout => \L24|shl2[20]~feeder_combout\);

-- Location: FF_X75_Y10_N25
\L24|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[20]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(20));

-- Location: FF_X77_Y10_N22
\L24|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(20),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(21));

-- Location: FF_X77_Y9_N25
\L24|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(21),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(21));

-- Location: FF_X79_Y8_N50
\L24|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(22));

-- Location: LABCELL_X75_Y10_N33
\L24|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[22]~feeder_combout\ = \L24|shl\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L24|ALT_INV_shl\(22),
	combout => \L24|shl2[22]~feeder_combout\);

-- Location: FF_X75_Y10_N34
\L24|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(22));

-- Location: LABCELL_X75_Y10_N51
\L24|shl[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[23]~feeder_combout\ = \L24|shl2\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl2\(22),
	combout => \L24|shl[23]~feeder_combout\);

-- Location: FF_X75_Y10_N53
\L24|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[23]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(23));

-- Location: LABCELL_X75_Y10_N3
\L24|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[23]~feeder_combout\ = \L24|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl\(23),
	combout => \L24|shl2[23]~feeder_combout\);

-- Location: FF_X75_Y10_N4
\L24|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(23));

-- Location: LABCELL_X74_Y8_N9
\L24|shl[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[24]~3_combout\ = !\L24|shl[24]~1_combout\ $ (!\L24|shl2\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L24|ALT_INV_shl2\(23),
	combout => \L24|shl[24]~3_combout\);

-- Location: FF_X74_Y8_N11
\L24|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[24]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[24]~_emulated_q\);

-- Location: LABCELL_X74_Y8_N36
\L24|shl[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[24]~2_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~1_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L24|shl[24]~1_combout\ $ (!\L24|shl[24]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datad => \L24|ALT_INV_shl[24]~_emulated_q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L24|shl[24]~2_combout\);

-- Location: FF_X74_Y8_N40
\L24|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl[24]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(24));

-- Location: MLABCELL_X78_Y11_N54
\L24|shl[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[25]~5_combout\ = ( \L28|shl[22]~1_combout\ & ( !\L24|shl2\(24) ) ) # ( !\L28|shl[22]~1_combout\ & ( \L24|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(24),
	datae => \L28|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[25]~5_combout\);

-- Location: FF_X78_Y11_N55
\L24|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[25]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[25]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N12
\L24|shl[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[25]~4_combout\ = ( \L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L28|shl[22]~1_combout\ $ (!\L24|shl[25]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl[22]~1_combout\,
	datac => \L24|ALT_INV_shl[25]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L24|shl[25]~4_combout\);

-- Location: LABCELL_X73_Y9_N39
\L24|shl2[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[25]~feeder_combout\ = ( \L24|shl[25]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L24|ALT_INV_shl[25]~4_combout\,
	combout => \L24|shl2[25]~feeder_combout\);

-- Location: FF_X73_Y9_N41
\L24|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[25]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(25));

-- Location: LABCELL_X73_Y9_N12
\L24|shl[26]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[26]~7_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L24|shl2\(25) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L24|shl2\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl2\(25),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L24|shl[26]~7_combout\);

-- Location: FF_X73_Y9_N14
\L24|shl[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[26]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl[26]~_emulated_q\);

-- Location: LABCELL_X73_Y9_N21
\L24|shl[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[26]~6_combout\ = ( \L45|Equal2~0_combout\ & ( \L24|shl[26]~_emulated_q\ & ( (!\L29|shl[22]~1_combout\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( \L24|shl[26]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L29|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L24|shl[26]~_emulated_q\ & ( (\L29|shl[22]~1_combout\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( 
-- !\L24|shl[26]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L29|shl[22]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101000000000000101011110000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L24|ALT_INV_shl[26]~_emulated_q\,
	combout => \L24|shl[26]~6_combout\);

-- Location: LABCELL_X73_Y9_N36
\L24|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[26]~feeder_combout\ = \L24|shl[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[26]~6_combout\,
	combout => \L24|shl2[26]~feeder_combout\);

-- Location: FF_X73_Y9_N37
\L24|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(26));

-- Location: FF_X78_Y9_N53
\L24|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(27));

-- Location: FF_X81_Y9_N59
\L24|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(27),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(27));

-- Location: FF_X77_Y10_N11
\L24|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(28));

-- Location: FF_X75_Y10_N40
\L24|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(28));

-- Location: LABCELL_X75_Y10_N6
\L24|shl[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[29]~feeder_combout\ = \L24|shl2\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L24|ALT_INV_shl2\(28),
	combout => \L24|shl[29]~feeder_combout\);

-- Location: FF_X75_Y10_N8
\L24|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[29]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(29));

-- Location: LABCELL_X75_Y10_N42
\L24|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[29]~feeder_combout\ = \L24|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl\(29),
	combout => \L24|shl2[29]~feeder_combout\);

-- Location: FF_X75_Y10_N43
\L24|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(29));

-- Location: LABCELL_X75_Y10_N15
\L24|shl[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl[30]~feeder_combout\ = \L24|shl2\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L24|ALT_INV_shl2\(29),
	combout => \L24|shl[30]~feeder_combout\);

-- Location: FF_X75_Y10_N17
\L24|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl[30]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(30));

-- Location: LABCELL_X79_Y10_N33
\L24|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L24|shl2[30]~feeder_combout\ = \L24|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl\(30),
	combout => \L24|shl2[30]~feeder_combout\);

-- Location: FF_X79_Y10_N34
\L24|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L24|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl2\(30));

-- Location: FF_X82_Y8_N53
\L24|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L24|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L24|shl\(31));

-- Location: MLABCELL_X82_Y8_N0
\L51|REG[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~10_combout\ = ( \L16|shl\(31) & ( \L24|shl\(31) ) ) # ( !\L16|shl\(31) & ( \L24|shl\(31) & ( (!\L14|EA.S4~q\ & (!\L14|EA.S6~q\ & !\L14|EA.S5~q\)) ) ) ) # ( \L16|shl\(31) & ( !\L24|shl\(31) & ( ((\L14|EA.S5~q\) # (\L14|EA.S6~q\)) # 
-- (\L14|EA.S4~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111110111111110000000100000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S4~q\,
	datab => \L14|ALT_INV_EA.S6~q\,
	datac => \L14|ALT_INV_EA.S5~q\,
	datae => \L16|ALT_INV_shl\(31),
	dataf => \L24|ALT_INV_shl\(31),
	combout => \L51|REG[31]~10_combout\);

-- Location: LABCELL_X83_Y9_N3
\L14|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr1~1_combout\ = ( !\L14|EA.SB~q\ & ( (!\L14|EA.SA~q\ & (!\L14|EA.S9~q\ & !\L14|EA.S8~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L14|ALT_INV_EA.SA~q\,
	datac => \L14|ALT_INV_EA.S9~q\,
	datad => \L14|ALT_INV_EA.S8~q\,
	dataf => \L14|ALT_INV_EA.SB~q\,
	combout => \L14|WideOr1~1_combout\);

-- Location: MLABCELL_X82_Y8_N15
\L51|REG[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~2_combout\ = ( \L14|WideOr1~1_combout\ & ( \L14|EA.S7~q\ & ( (!\L14|WideOr1~0_combout\ & (\L16|shl\(31))) # (\L14|WideOr1~0_combout\ & ((\L51|REG[31]~9_combout\))) ) ) ) # ( !\L14|WideOr1~1_combout\ & ( \L14|EA.S7~q\ & ( 
-- (!\L14|WideOr1~0_combout\ & (\L16|shl\(31))) # (\L14|WideOr1~0_combout\ & ((\L51|REG[31]~10_combout\))) ) ) ) # ( \L14|WideOr1~1_combout\ & ( !\L14|EA.S7~q\ & ( (!\L14|WideOr1~0_combout\ & (\L16|shl\(31))) # (\L14|WideOr1~0_combout\ & 
-- ((\L51|REG[31]~9_combout\))) ) ) ) # ( !\L14|WideOr1~1_combout\ & ( !\L14|EA.S7~q\ & ( \L16|shl\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100110101001101010000010111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(31),
	datab => \L51|ALT_INV_REG[31]~9_combout\,
	datac => \L14|ALT_INV_WideOr1~0_combout\,
	datad => \L51|ALT_INV_REG[31]~10_combout\,
	datae => \L14|ALT_INV_WideOr1~1_combout\,
	dataf => \L14|ALT_INV_EA.S7~q\,
	combout => \L51|REG[31]~2_combout\);

-- Location: LABCELL_X83_Y8_N9
\L19|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[31]~feeder_combout\ = \L19|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(31),
	combout => \L19|shl2[31]~feeder_combout\);

-- Location: FF_X83_Y8_N10
\L19|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(31));

-- Location: FF_X83_Y8_N31
\L19|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(0));

-- Location: LABCELL_X74_Y8_N15
\L19|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[0]~feeder_combout\ = ( \L19|shl\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L19|ALT_INV_shl\(0),
	combout => \L19|shl2[0]~feeder_combout\);

-- Location: FF_X74_Y8_N17
\L19|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(0));

-- Location: FF_X73_Y10_N35
\L19|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(1));

-- Location: FF_X73_Y10_N17
\L19|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(1));

-- Location: LABCELL_X79_Y5_N39
\L45|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L45|Equal2~2_combout\ = ( !\SW[7]~input_o\ & ( \SW[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datae => \ALT_INV_SW[7]~input_o\,
	combout => \L45|Equal2~2_combout\);

-- Location: LABCELL_X73_Y10_N9
\L29|shl[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[5]~21_combout\ = ( \L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~2_combout\))) ) ) # ( !\L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & (\L45|Equal2~2_combout\ & \L31|shl[31]~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~2_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L29|ALT_INV_shl[5]~21_combout\,
	combout => \L29|shl[5]~21_combout\);

-- Location: LABCELL_X73_Y10_N30
\L19|shl[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[2]~15_combout\ = ( !\L19|shl2\(1) & ( \L29|shl[5]~21_combout\ ) ) # ( \L19|shl2\(1) & ( !\L29|shl[5]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L19|ALT_INV_shl2\(1),
	dataf => \L29|ALT_INV_shl[5]~21_combout\,
	combout => \L19|shl[2]~15_combout\);

-- Location: FF_X73_Y10_N31
\L19|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[2]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[2]~_emulated_q\);

-- Location: LABCELL_X73_Y10_N12
\L19|shl[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[2]~14_combout\ = ( \L45|Equal2~2_combout\ & ( \L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & ((!\L19|shl[2]~_emulated_q\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\L45|Equal2~2_combout\ & ( \L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & 
-- (!\L19|shl[2]~_emulated_q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( \L45|Equal2~2_combout\ & ( !\L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L19|shl[2]~_emulated_q\))) ) ) ) # ( !\L45|Equal2~2_combout\ & ( 
-- !\L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & (\L19|shl[2]~_emulated_q\ & !\L31|shl[31]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101010001010101000000010000000100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L19|ALT_INV_shl[2]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L45|ALT_INV_Equal2~2_combout\,
	dataf => \L29|ALT_INV_shl[5]~21_combout\,
	combout => \L19|shl[2]~14_combout\);

-- Location: FF_X73_Y10_N13
\L19|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[2]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(2));

-- Location: FF_X77_Y10_N55
\L19|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(3));

-- Location: MLABCELL_X78_Y10_N54
\L19|shl2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[3]~feeder_combout\ = \L19|shl\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl\(3),
	combout => \L19|shl2[3]~feeder_combout\);

-- Location: FF_X78_Y10_N56
\L19|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[3]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(3));

-- Location: FF_X77_Y10_N28
\L19|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(4));

-- Location: LABCELL_X77_Y10_N36
\L19|shl2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[4]~feeder_combout\ = \L19|shl\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl\(4),
	combout => \L19|shl2[4]~feeder_combout\);

-- Location: FF_X77_Y10_N37
\L19|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[4]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(4));

-- Location: FF_X80_Y10_N22
\L19|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(5));

-- Location: FF_X77_Y10_N50
\L19|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(5));

-- Location: LABCELL_X77_Y10_N57
\L19|shl[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[6]~13_combout\ = ( \L19|shl2\(5) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L19|shl2\(5) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L19|ALT_INV_shl2\(5),
	combout => \L19|shl[6]~13_combout\);

-- Location: FF_X77_Y10_N58
\L19|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[6]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[6]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N51
\L19|shl[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[6]~12_combout\ = ( \L31|shl[31]~22_combout\ & ( \L19|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L19|shl[6]~_emulated_q\ & ( (!\L29|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L19|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L19|shl[6]~_emulated_q\ & ( (\L29|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001100110000000000100010001000100011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L19|ALT_INV_shl[6]~_emulated_q\,
	combout => \L19|shl[6]~12_combout\);

-- Location: FF_X77_Y10_N52
\L19|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[6]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(6));

-- Location: LABCELL_X77_Y8_N36
\L19|shl[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[7]~11_combout\ = !\L29|shl[22]~1_combout\ $ (!\L19|shl2\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L19|ALT_INV_shl2\(6),
	combout => \L19|shl[7]~11_combout\);

-- Location: FF_X77_Y8_N37
\L19|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[7]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[7]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N54
\L19|shl[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[7]~10_combout\ = ( \L29|shl[22]~1_combout\ & ( \L19|shl[7]~_emulated_q\ & ( (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L19|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( \L29|shl[22]~1_combout\ & ( !\L19|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( 
-- !\L19|shl[7]~_emulated_q\ & ( (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\ & \L32|EA.E0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000001110111000000000111011100000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L19|ALT_INV_shl[7]~_emulated_q\,
	combout => \L19|shl[7]~10_combout\);

-- Location: FF_X77_Y8_N55
\L19|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[7]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(7));

-- Location: LABCELL_X79_Y10_N21
\L19|shl[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[8]~9_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L19|shl2\(7) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L19|shl2\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl2\(7),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[8]~9_combout\);

-- Location: FF_X79_Y10_N22
\L19|shl[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[8]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[8]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N48
\L19|shl[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[8]~8_combout\ = ( \L19|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L19|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100100010000000110010001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L19|ALT_INV_shl[8]~_emulated_q\,
	combout => \L19|shl[8]~8_combout\);

-- Location: FF_X79_Y10_N49
\L19|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[8]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(8));

-- Location: LABCELL_X79_Y9_N45
\L19|shl[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[9]~7_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L19|shl2\(8) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L19|shl2\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl2\(8),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[9]~7_combout\);

-- Location: FF_X79_Y9_N47
\L19|shl[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[9]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[9]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N42
\L19|shl[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[9]~6_combout\ = ( \L45|Equal2~0_combout\ & ( \L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L30|shl[22]~1_combout\ $ (!\L19|shl[9]~_emulated_q\))) ) ) ) # ( 
-- !\L45|Equal2~0_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L30|shl[22]~1_combout\ $ (!\L19|shl[9]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L19|ALT_INV_shl[9]~_emulated_q\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L19|shl[9]~6_combout\);

-- Location: FF_X81_Y7_N43
\L19|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[9]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(9));

-- Location: LABCELL_X81_Y11_N39
\L19|shl[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[10]~feeder_combout\ = \L19|shl2\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl2\(9),
	combout => \L19|shl[10]~feeder_combout\);

-- Location: FF_X81_Y11_N40
\L19|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[10]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(10));

-- Location: LABCELL_X80_Y11_N0
\L19|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[10]~feeder_combout\ = \L19|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(10),
	combout => \L19|shl2[10]~feeder_combout\);

-- Location: FF_X80_Y11_N1
\L19|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(10));

-- Location: FF_X80_Y12_N7
\L19|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(10),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(11));

-- Location: MLABCELL_X78_Y12_N42
\L19|shl2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[11]~feeder_combout\ = \L19|shl\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl\(11),
	combout => \L19|shl2[11]~feeder_combout\);

-- Location: FF_X78_Y12_N43
\L19|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[11]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(11));

-- Location: MLABCELL_X78_Y12_N48
\L19|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[12]~feeder_combout\ = \L19|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(11),
	combout => \L19|shl[12]~feeder_combout\);

-- Location: FF_X78_Y12_N49
\L19|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(12));

-- Location: FF_X78_Y12_N34
\L19|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(12));

-- Location: LABCELL_X79_Y12_N33
\L19|shl[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[13]~feeder_combout\ = \L19|shl2\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(12),
	combout => \L19|shl[13]~feeder_combout\);

-- Location: FF_X79_Y12_N34
\L19|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[13]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(13));

-- Location: MLABCELL_X78_Y12_N30
\L19|shl2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[13]~feeder_combout\ = \L19|shl\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(13),
	combout => \L19|shl2[13]~feeder_combout\);

-- Location: FF_X78_Y12_N31
\L19|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[13]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(13));

-- Location: FF_X78_Y12_N13
\L19|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(14));

-- Location: MLABCELL_X78_Y12_N57
\L19|shl2[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[14]~feeder_combout\ = \L19|shl\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl\(14),
	combout => \L19|shl2[14]~feeder_combout\);

-- Location: FF_X78_Y12_N59
\L19|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[14]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(14));

-- Location: MLABCELL_X78_Y12_N39
\L19|shl[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[15]~feeder_combout\ = ( \L19|shl2\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L19|ALT_INV_shl2\(14),
	combout => \L19|shl[15]~feeder_combout\);

-- Location: FF_X78_Y12_N40
\L19|shl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[15]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(15));

-- Location: FF_X78_Y12_N55
\L19|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(15),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(15));

-- Location: MLABCELL_X78_Y12_N36
\L19|shl[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[16]~feeder_combout\ = \L19|shl2\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(15),
	combout => \L19|shl[16]~feeder_combout\);

-- Location: FF_X78_Y12_N37
\L19|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[16]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(16));

-- Location: MLABCELL_X78_Y12_N9
\L19|shl2[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[16]~feeder_combout\ = \L19|shl\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(16),
	combout => \L19|shl2[16]~feeder_combout\);

-- Location: FF_X78_Y12_N10
\L19|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[16]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(16));

-- Location: MLABCELL_X78_Y12_N3
\L19|shl[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[17]~feeder_combout\ = \L19|shl2\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl2\(16),
	combout => \L19|shl[17]~feeder_combout\);

-- Location: FF_X78_Y12_N5
\L19|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[17]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(17));

-- Location: MLABCELL_X78_Y12_N6
\L19|shl2[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[17]~feeder_combout\ = \L19|shl\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl\(17),
	combout => \L19|shl2[17]~feeder_combout\);

-- Location: FF_X78_Y12_N7
\L19|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[17]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(17));

-- Location: MLABCELL_X78_Y12_N0
\L19|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[18]~feeder_combout\ = \L19|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(17),
	combout => \L19|shl[18]~feeder_combout\);

-- Location: FF_X78_Y12_N1
\L19|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(18));

-- Location: FF_X78_Y12_N46
\L19|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(18));

-- Location: FF_X78_Y12_N52
\L19|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(19));

-- Location: MLABCELL_X78_Y12_N18
\L19|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[19]~feeder_combout\ = \L19|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(19),
	combout => \L19|shl2[19]~feeder_combout\);

-- Location: FF_X78_Y12_N19
\L19|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(19));

-- Location: MLABCELL_X78_Y12_N24
\L19|shl[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[20]~feeder_combout\ = \L19|shl2\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl2\(19),
	combout => \L19|shl[20]~feeder_combout\);

-- Location: FF_X78_Y12_N25
\L19|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[20]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(20));

-- Location: MLABCELL_X78_Y12_N21
\L19|shl2[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[20]~feeder_combout\ = \L19|shl\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl\(20),
	combout => \L19|shl2[20]~feeder_combout\);

-- Location: FF_X78_Y12_N23
\L19|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[20]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(20));

-- Location: MLABCELL_X78_Y12_N27
\L19|shl[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[21]~feeder_combout\ = \L19|shl2\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(20),
	combout => \L19|shl[21]~feeder_combout\);

-- Location: FF_X78_Y12_N28
\L19|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[21]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(21));

-- Location: FF_X79_Y11_N47
\L19|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(21),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(21));

-- Location: LABCELL_X77_Y8_N27
\L19|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[22]~1_combout\ = !\L27|shl[22]~1_combout\ $ (!\L19|shl2\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	datad => \L19|ALT_INV_shl2\(21),
	combout => \L19|shl[22]~1_combout\);

-- Location: FF_X77_Y8_N28
\L19|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[22]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[22]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N24
\L19|shl[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[22]~0_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L19|shl[22]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L19|shl[22]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L19|ALT_INV_shl[22]~_emulated_q\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[22]~0_combout\);

-- Location: FF_X77_Y8_N58
\L19|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl[22]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(22));

-- Location: LABCELL_X77_Y8_N39
\L19|shl[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[23]~3_combout\ = ( \L19|shl2\(22) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L19|shl2\(22) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L19|ALT_INV_shl2\(22),
	combout => \L19|shl[23]~3_combout\);

-- Location: FF_X77_Y8_N40
\L19|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[23]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[23]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N21
\L19|shl[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[23]~2_combout\ = ( \L45|Equal2~0_combout\ & ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & !\L19|shl[23]~_emulated_q\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L19|shl[23]~_emulated_q\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & \L19|shl[23]~_emulated_q\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( 
-- !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((\L19|shl[23]~_emulated_q\) # (\L31|shl[31]~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000000011000000110011000000110011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L19|ALT_INV_shl[23]~_emulated_q\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[23]~2_combout\);

-- Location: LABCELL_X80_Y9_N9
\L19|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[23]~feeder_combout\ = \L19|shl[23]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl[23]~2_combout\,
	combout => \L19|shl2[23]~feeder_combout\);

-- Location: FF_X80_Y9_N10
\L19|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(23));

-- Location: LABCELL_X80_Y9_N45
\L19|shl[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[24]~5_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L19|shl2\(23) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L19|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(23),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[24]~5_combout\);

-- Location: FF_X80_Y9_N47
\L19|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[24]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl[24]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N51
\L19|shl[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[24]~4_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L19|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L19|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L19|ALT_INV_shl[24]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L19|shl[24]~4_combout\);

-- Location: FF_X80_Y9_N8
\L19|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl[24]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(24));

-- Location: MLABCELL_X78_Y8_N0
\L19|shl[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[25]~feeder_combout\ = \L19|shl2\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L19|ALT_INV_shl2\(24),
	combout => \L19|shl[25]~feeder_combout\);

-- Location: FF_X78_Y8_N2
\L19|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[25]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(25));

-- Location: LABCELL_X79_Y6_N6
\L19|shl2[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[25]~feeder_combout\ = \L19|shl\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L19|ALT_INV_shl\(25),
	combout => \L19|shl2[25]~feeder_combout\);

-- Location: FF_X79_Y6_N7
\L19|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[25]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(25));

-- Location: FF_X83_Y8_N41
\L19|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(26));

-- Location: FF_X85_Y8_N10
\L19|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(26));

-- Location: LABCELL_X85_Y8_N42
\L19|shl[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl[27]~feeder_combout\ = \L19|shl2\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl2\(26),
	combout => \L19|shl[27]~feeder_combout\);

-- Location: FF_X85_Y8_N43
\L19|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl[27]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(27));

-- Location: FF_X85_Y8_N13
\L19|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(27),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(27));

-- Location: FF_X75_Y8_N5
\L19|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(28));

-- Location: FF_X75_Y8_N46
\L19|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(28));

-- Location: FF_X75_Y8_N23
\L19|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(29));

-- Location: LABCELL_X75_Y8_N12
\L19|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L19|shl2[29]~feeder_combout\ = \L19|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(29),
	combout => \L19|shl2[29]~feeder_combout\);

-- Location: FF_X75_Y8_N13
\L19|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L19|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(29));

-- Location: FF_X83_Y8_N38
\L19|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(30));

-- Location: FF_X83_Y8_N55
\L19|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl\(30),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl2\(30));

-- Location: FF_X83_Y8_N29
\L19|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L19|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L19|shl\(31));

-- Location: LABCELL_X75_Y6_N45
\L31|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[31]~feeder_combout\ = \L31|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl\(31),
	combout => \L31|shl2[31]~feeder_combout\);

-- Location: FF_X75_Y6_N46
\L31|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(31));

-- Location: LABCELL_X75_Y6_N15
\L31|shl[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[0]~feeder_combout\ = \L31|shl2\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl2\(31),
	combout => \L31|shl[0]~feeder_combout\);

-- Location: FF_X75_Y6_N16
\L31|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[0]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(0));

-- Location: LABCELL_X75_Y6_N42
\L31|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[0]~feeder_combout\ = \L31|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(0),
	combout => \L31|shl2[0]~feeder_combout\);

-- Location: FF_X75_Y6_N43
\L31|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(0));

-- Location: FF_X75_Y6_N13
\L31|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(1));

-- Location: LABCELL_X75_Y6_N33
\L31|shl2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[1]~feeder_combout\ = \L31|shl\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(1),
	combout => \L31|shl2[1]~feeder_combout\);

-- Location: FF_X75_Y6_N34
\L31|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[1]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(1));

-- Location: LABCELL_X75_Y6_N48
\L31|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[2]~feeder_combout\ = \L31|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L31|ALT_INV_shl2\(1),
	combout => \L31|shl[2]~feeder_combout\);

-- Location: FF_X75_Y6_N49
\L31|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(2));

-- Location: FF_X77_Y6_N19
\L31|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(2),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(2));

-- Location: LABCELL_X79_Y12_N54
\L31|shl[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[3]~19_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L31|shl2\(2) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L31|shl2\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl2\(2),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L31|shl[3]~19_combout\);

-- Location: FF_X79_Y12_N56
\L31|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[3]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[3]~_emulated_q\);

-- Location: LABCELL_X79_Y12_N12
\L31|shl[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[3]~18_combout\ = ( \L31|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L31|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011100001000000011010000100000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[3]~_emulated_q\,
	combout => \L31|shl[3]~18_combout\);

-- Location: FF_X79_Y12_N13
\L31|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[3]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(3));

-- Location: LABCELL_X79_Y12_N57
\L31|shl[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[4]~17_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L31|shl2\(3) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L31|shl2\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl2\(3),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L31|shl[4]~17_combout\);

-- Location: FF_X79_Y12_N59
\L31|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[4]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[4]~_emulated_q\);

-- Location: LABCELL_X79_Y12_N15
\L31|shl[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[4]~16_combout\ = ( \L31|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L31|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011100001000000011010000100000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[4]~_emulated_q\,
	combout => \L31|shl[4]~16_combout\);

-- Location: FF_X79_Y12_N16
\L31|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[4]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(4));

-- Location: FF_X79_Y12_N43
\L31|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(5));

-- Location: FF_X79_Y12_N26
\L31|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(5));

-- Location: LABCELL_X79_Y12_N45
\L31|shl[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[6]~15_combout\ = ( \L31|shl2\(5) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L31|shl2\(5) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl2\(5),
	combout => \L31|shl[6]~15_combout\);

-- Location: FF_X79_Y12_N47
\L31|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[6]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[6]~_emulated_q\);

-- Location: LABCELL_X79_Y12_N27
\L31|shl[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[6]~14_combout\ = ( \L45|Equal2~0_combout\ & ( \L31|shl[6]~_emulated_q\ & ( (!\L29|shl[22]~1_combout\ & (\L32|EA.E0~q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( \L31|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L29|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L31|shl[6]~_emulated_q\ & ( (\L29|shl[22]~1_combout\ & (\L32|EA.E0~q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( 
-- !\L31|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L29|shl[22]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010000000000100010001100110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[6]~_emulated_q\,
	combout => \L31|shl[6]~14_combout\);

-- Location: FF_X79_Y12_N28
\L31|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[6]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(6));

-- Location: LABCELL_X79_Y12_N6
\L31|shl[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[7]~13_combout\ = ( \L31|shl2\(6) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L31|shl2\(6) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl2\(6),
	combout => \L31|shl[7]~13_combout\);

-- Location: FF_X79_Y12_N7
\L31|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[7]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[7]~_emulated_q\);

-- Location: LABCELL_X79_Y12_N36
\L31|shl[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[7]~12_combout\ = ( \L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & (!\L31|shl[7]~_emulated_q\ $ (!\L29|shl[22]~1_combout\)))) ) ) # ( !\L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[7]~_emulated_q\ $ 
-- (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101000101000100000100000000010101010001010001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[7]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	combout => \L31|shl[7]~12_combout\);

-- Location: FF_X79_Y12_N37
\L31|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[7]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(7));

-- Location: FF_X79_Y12_N10
\L31|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(8));

-- Location: FF_X79_Y12_N40
\L31|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(8));

-- Location: FF_X75_Y6_N52
\L31|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(9));

-- Location: FF_X75_Y6_N7
\L31|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(9));

-- Location: LABCELL_X74_Y6_N9
\L31|shl[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[10]~11_combout\ = ( \L31|shl2\(9) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L31|shl2\(9) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl2\(9),
	combout => \L31|shl[10]~11_combout\);

-- Location: FF_X74_Y6_N11
\L31|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[10]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[10]~_emulated_q\);

-- Location: LABCELL_X74_Y6_N3
\L31|shl[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[10]~10_combout\ = ( \L31|shl[10]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L31|shl[10]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L39|ALT_INV_REG[22]~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L31|ALT_INV_shl[10]~_emulated_q\,
	combout => \L31|shl[10]~10_combout\);

-- Location: FF_X74_Y6_N4
\L31|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[10]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(10));

-- Location: FF_X74_Y6_N7
\L31|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(10),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(11));

-- Location: LABCELL_X74_Y6_N27
\L31|shl2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[11]~feeder_combout\ = \L31|shl\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L31|ALT_INV_shl\(11),
	combout => \L31|shl2[11]~feeder_combout\);

-- Location: FF_X74_Y6_N28
\L31|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[11]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(11));

-- Location: FF_X77_Y6_N43
\L31|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(11),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(12));

-- Location: LABCELL_X74_Y6_N24
\L31|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[12]~feeder_combout\ = \L31|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl\(12),
	combout => \L31|shl2[12]~feeder_combout\);

-- Location: FF_X74_Y6_N25
\L31|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(12));

-- Location: LABCELL_X74_Y6_N30
\L31|shl[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[13]~feeder_combout\ = \L31|shl2\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl2\(12),
	combout => \L31|shl[13]~feeder_combout\);

-- Location: FF_X74_Y6_N32
\L31|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[13]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(13));

-- Location: FF_X74_Y6_N1
\L31|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(13));

-- Location: LABCELL_X75_Y6_N0
\L31|shl[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[14]~9_combout\ = ( \L31|shl2\(13) & ( !\L26|shl[26]~5_combout\ ) ) # ( !\L31|shl2\(13) & ( \L26|shl[26]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L26|ALT_INV_shl[26]~5_combout\,
	dataf => \L31|ALT_INV_shl2\(13),
	combout => \L31|shl[14]~9_combout\);

-- Location: FF_X75_Y6_N1
\L31|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[14]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[14]~_emulated_q\);

-- Location: LABCELL_X75_Y6_N9
\L31|shl[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[14]~8_combout\ = ( \SW[8]~input_o\ & ( \L31|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L26|shl[26]~5_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\SW[8]~input_o\ & ( \L31|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- (!\L31|shl[31]~22_combout\ & !\L26|shl[26]~5_combout\)) ) ) ) # ( \SW[8]~input_o\ & ( !\L31|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L26|shl[26]~5_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\SW[8]~input_o\ & ( !\L31|shl[14]~_emulated_q\ & ( 
-- (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & \L26|shl[26]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010101000000010000000101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L26|ALT_INV_shl[26]~5_combout\,
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \L31|ALT_INV_shl[14]~_emulated_q\,
	combout => \L31|shl[14]~8_combout\);

-- Location: FF_X75_Y6_N11
\L31|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[14]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(14));

-- Location: FF_X75_Y6_N4
\L31|shl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(14),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(15));

-- Location: LABCELL_X75_Y6_N36
\L31|shl2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[15]~feeder_combout\ = ( \L31|shl\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L31|ALT_INV_shl\(15),
	combout => \L31|shl2[15]~feeder_combout\);

-- Location: FF_X75_Y6_N37
\L31|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[15]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(15));

-- Location: LABCELL_X75_Y6_N54
\L31|shl[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[16]~feeder_combout\ = \L31|shl2\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl2\(15),
	combout => \L31|shl[16]~feeder_combout\);

-- Location: FF_X75_Y6_N55
\L31|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[16]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(16));

-- Location: FF_X75_Y6_N41
\L31|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(16),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(16));

-- Location: FF_X78_Y10_N28
\L31|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(16),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(17));

-- Location: FF_X79_Y10_N29
\L31|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(17),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(17));

-- Location: LABCELL_X79_Y10_N15
\L31|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[18]~feeder_combout\ = \L31|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L31|ALT_INV_shl2\(17),
	combout => \L31|shl[18]~feeder_combout\);

-- Location: FF_X79_Y10_N16
\L31|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(18));

-- Location: FF_X79_Y10_N58
\L31|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(18));

-- Location: MLABCELL_X78_Y10_N9
\L31|shl[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[19]~7_combout\ = ( \L31|shl2\(18) & ( !\L28|shl[22]~1_combout\ ) ) # ( !\L31|shl2\(18) & ( \L28|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl2\(18),
	combout => \L31|shl[19]~7_combout\);

-- Location: FF_X78_Y10_N11
\L31|shl[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[19]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[19]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N54
\L31|shl[19]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[19]~6_combout\ = ( \L31|shl[31]~22_combout\ & ( \L31|shl[19]~_emulated_q\ & ( \L32|EA.E0~q\ ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L31|shl[19]~_emulated_q\ & ( (!\L28|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( \L31|shl[31]~22_combout\ & ( 
-- !\L31|shl[19]~_emulated_q\ & ( \L32|EA.E0~q\ ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L31|shl[19]~_emulated_q\ & ( (\L28|shl[22]~1_combout\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl[22]~1_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L31|ALT_INV_shl[19]~_emulated_q\,
	combout => \L31|shl[19]~6_combout\);

-- Location: FF_X79_Y10_N56
\L31|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[19]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(19));

-- Location: LABCELL_X79_Y10_N36
\L31|shl[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[20]~5_combout\ = ( \L31|shl2\(19) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L31|shl2\(19) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl2\(19),
	combout => \L31|shl[20]~5_combout\);

-- Location: FF_X79_Y10_N37
\L31|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[20]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[20]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N24
\L31|shl[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[20]~4_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L31|shl[20]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L31|shl[20]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100010000000110010001000110000001000100011000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~0_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[20]~_emulated_q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L31|shl[20]~4_combout\);

-- Location: FF_X79_Y10_N25
\L31|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[20]~4_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(20));

-- Location: FF_X78_Y11_N5
\L31|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(20),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(21));

-- Location: MLABCELL_X78_Y11_N36
\L31|shl2[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[21]~feeder_combout\ = \L31|shl\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(21),
	combout => \L31|shl2[21]~feeder_combout\);

-- Location: FF_X78_Y11_N37
\L31|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[21]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(21));

-- Location: FF_X79_Y10_N1
\L31|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(22));

-- Location: LABCELL_X79_Y10_N27
\L31|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[22]~feeder_combout\ = ( \L31|shl\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L31|ALT_INV_shl\(22),
	combout => \L31|shl2[22]~feeder_combout\);

-- Location: FF_X79_Y10_N28
\L31|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(22));

-- Location: FF_X79_Y10_N47
\L31|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(23));

-- Location: FF_X80_Y11_N19
\L31|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(23),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(23));

-- Location: FF_X77_Y10_N2
\L31|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(23),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(24));

-- Location: FF_X80_Y9_N50
\L31|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(24),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(24));

-- Location: FF_X80_Y9_N35
\L31|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(25));

-- Location: FF_X75_Y8_N55
\L31|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(25));

-- Location: LABCELL_X75_Y8_N18
\L31|shl[26]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[26]~1_combout\ = ( \L18|shl[22]~1_combout\ & ( !\L31|shl2\(25) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L31|shl2\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl2\(25),
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L31|shl[26]~1_combout\);

-- Location: FF_X75_Y8_N20
\L31|shl[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[26]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[26]~_emulated_q\);

-- Location: LABCELL_X75_Y8_N42
\L31|shl[26]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[26]~0_combout\ = ( \L31|shl[26]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L31|shl[26]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L31|ALT_INV_shl[26]~_emulated_q\,
	combout => \L31|shl[26]~0_combout\);

-- Location: FF_X75_Y8_N28
\L31|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl[26]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(26));

-- Location: FF_X75_Y8_N53
\L31|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(27));

-- Location: LABCELL_X75_Y8_N57
\L31|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[27]~feeder_combout\ = \L31|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(27),
	combout => \L31|shl2[27]~feeder_combout\);

-- Location: FF_X75_Y8_N59
\L31|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(27));

-- Location: LABCELL_X75_Y6_N24
\L31|shl[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[28]~3_combout\ = ( \L31|shl2\(27) & ( !\L26|shl[26]~5_combout\ ) ) # ( !\L31|shl2\(27) & ( \L26|shl[26]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L26|ALT_INV_shl[26]~5_combout\,
	dataf => \L31|ALT_INV_shl2\(27),
	combout => \L31|shl[28]~3_combout\);

-- Location: FF_X75_Y6_N25
\L31|shl[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl[28]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl[28]~_emulated_q\);

-- Location: LABCELL_X75_Y6_N27
\L31|shl[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl[28]~2_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \SW[8]~input_o\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L26|shl[26]~5_combout\ $ (!\L31|shl[28]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl[26]~5_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[28]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L31|shl[28]~2_combout\);

-- Location: LABCELL_X75_Y6_N21
\L31|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L31|shl2[28]~feeder_combout\ = \L31|shl[28]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl[28]~2_combout\,
	combout => \L31|shl2[28]~feeder_combout\);

-- Location: FF_X75_Y6_N23
\L31|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L31|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(28));

-- Location: FF_X82_Y8_N2
\L31|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(29));

-- Location: FF_X79_Y7_N35
\L31|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(29),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(29));

-- Location: FF_X85_Y8_N23
\L31|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(30));

-- Location: FF_X85_Y8_N58
\L31|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl\(30),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl2\(30));

-- Location: FF_X85_Y8_N2
\L31|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L31|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L31|shl\(31));

-- Location: MLABCELL_X78_Y9_N57
\L18|shl[24]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[24]~9_combout\ = ( \L18|shl[24]~9_combout\ & ( \L32|EA.E0~q\ & ( (!\SW[8]~input_o\) # (!\L31|shl[31]~22_combout\) ) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L32|EA.E0~q\ & ( (!\SW[8]~input_o\ & \L31|shl[31]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L18|ALT_INV_shl[24]~9_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L18|shl[24]~9_combout\);

-- Location: FF_X84_Y8_N22
\L23|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(31),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(31));

-- Location: LABCELL_X85_Y8_N33
\L23|shl[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[0]~feeder_combout\ = \L23|shl2\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(31),
	combout => \L23|shl[0]~feeder_combout\);

-- Location: FF_X85_Y8_N34
\L23|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[0]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(0));

-- Location: FF_X83_Y8_N58
\L23|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(0),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(0));

-- Location: LABCELL_X77_Y6_N30
\L23|shl[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[1]~17_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L23|shl2\(0) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L23|shl2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(0),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L23|shl[1]~17_combout\);

-- Location: FF_X77_Y6_N32
\L23|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[1]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[1]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N15
\L23|shl[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[1]~16_combout\ = ( \L32|EA.E0~q\ & ( \L18|shl[28]~19_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\L23|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L18|shl[28]~19_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L23|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101000000000000000000001010111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl[1]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L23|shl[1]~16_combout\);

-- Location: FF_X77_Y6_N17
\L23|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[1]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(1));

-- Location: FF_X78_Y8_N13
\L23|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(1),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(2));

-- Location: LABCELL_X79_Y4_N9
\L23|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[2]~feeder_combout\ = \L23|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(2),
	combout => \L23|shl2[2]~feeder_combout\);

-- Location: FF_X79_Y4_N10
\L23|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(2));

-- Location: LABCELL_X79_Y4_N27
\L23|shl[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[3]~feeder_combout\ = \L23|shl2\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L23|ALT_INV_shl2\(2),
	combout => \L23|shl[3]~feeder_combout\);

-- Location: FF_X79_Y4_N28
\L23|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[3]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(3));

-- Location: FF_X79_Y4_N7
\L23|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(3));

-- Location: LABCELL_X79_Y4_N24
\L23|shl[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[4]~feeder_combout\ = \L23|shl2\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(3),
	combout => \L23|shl[4]~feeder_combout\);

-- Location: FF_X79_Y4_N26
\L23|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[4]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(4));

-- Location: LABCELL_X79_Y4_N33
\L23|shl2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[4]~feeder_combout\ = \L23|shl\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(4),
	combout => \L23|shl2[4]~feeder_combout\);

-- Location: FF_X79_Y4_N34
\L23|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[4]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(4));

-- Location: LABCELL_X79_Y4_N39
\L23|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[5]~feeder_combout\ = \L23|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(4),
	combout => \L23|shl[5]~feeder_combout\);

-- Location: FF_X79_Y4_N40
\L23|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(5));

-- Location: LABCELL_X79_Y4_N30
\L23|shl2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[5]~feeder_combout\ = \L23|shl\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl\(5),
	combout => \L23|shl2[5]~feeder_combout\);

-- Location: FF_X79_Y4_N31
\L23|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[5]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(5));

-- Location: LABCELL_X79_Y4_N36
\L23|shl[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[6]~feeder_combout\ = \L23|shl2\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(5),
	combout => \L23|shl[6]~feeder_combout\);

-- Location: FF_X79_Y4_N37
\L23|shl[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[6]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(6));

-- Location: LABCELL_X79_Y4_N57
\L23|shl2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[6]~feeder_combout\ = \L23|shl\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(6),
	combout => \L23|shl2[6]~feeder_combout\);

-- Location: FF_X79_Y4_N58
\L23|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[6]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(6));

-- Location: FF_X79_Y4_N4
\L23|shl[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(6),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(7));

-- Location: LABCELL_X79_Y4_N54
\L23|shl2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[7]~feeder_combout\ = \L23|shl\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L23|ALT_INV_shl\(7),
	combout => \L23|shl2[7]~feeder_combout\);

-- Location: FF_X79_Y4_N55
\L23|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[7]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(7));

-- Location: LABCELL_X79_Y4_N0
\L23|shl[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[8]~feeder_combout\ = \L23|shl2\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L23|ALT_INV_shl2\(7),
	combout => \L23|shl[8]~feeder_combout\);

-- Location: FF_X79_Y4_N2
\L23|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[8]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(8));

-- Location: LABCELL_X79_Y4_N45
\L23|shl2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[8]~feeder_combout\ = \L23|shl\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(8),
	combout => \L23|shl2[8]~feeder_combout\);

-- Location: FF_X79_Y4_N46
\L23|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[8]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(8));

-- Location: LABCELL_X79_Y4_N51
\L23|shl[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[9]~feeder_combout\ = \L23|shl2\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(8),
	combout => \L23|shl[9]~feeder_combout\);

-- Location: FF_X79_Y4_N52
\L23|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[9]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(9));

-- Location: FF_X79_Y4_N43
\L23|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(9));

-- Location: FF_X79_Y4_N49
\L23|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(10));

-- Location: LABCELL_X79_Y4_N21
\L23|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[10]~feeder_combout\ = \L23|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(10),
	combout => \L23|shl2[10]~feeder_combout\);

-- Location: FF_X79_Y4_N22
\L23|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(10));

-- Location: LABCELL_X79_Y4_N15
\L23|shl[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[11]~feeder_combout\ = \L23|shl2\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L23|ALT_INV_shl2\(10),
	combout => \L23|shl[11]~feeder_combout\);

-- Location: FF_X79_Y4_N16
\L23|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[11]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(11));

-- Location: FF_X79_Y4_N19
\L23|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(11));

-- Location: FF_X79_Y4_N13
\L23|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(11),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(12));

-- Location: FF_X80_Y8_N34
\L23|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(12));

-- Location: LABCELL_X80_Y9_N42
\L23|shl[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[13]~15_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L23|shl2\(12) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L23|shl2\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(12),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L23|shl[13]~15_combout\);

-- Location: FF_X80_Y9_N43
\L23|shl[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[13]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[13]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N36
\L23|shl[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[13]~14_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L23|shl[13]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L23|shl[13]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L23|ALT_INV_shl[13]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L23|shl[13]~14_combout\);

-- Location: FF_X80_Y9_N37
\L23|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[13]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(13));

-- Location: FF_X77_Y6_N47
\L23|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(14));

-- Location: FF_X77_Y6_N14
\L23|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(14));

-- Location: LABCELL_X77_Y9_N39
\L23|shl[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[15]~13_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L23|shl2\(14) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L23|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(14),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L23|shl[15]~13_combout\);

-- Location: FF_X77_Y9_N40
\L23|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[15]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[15]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N9
\L23|shl[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[15]~12_combout\ = ( \L23|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L23|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L23|ALT_INV_shl[15]~_emulated_q\,
	combout => \L23|shl[15]~12_combout\);

-- Location: FF_X77_Y6_N10
\L23|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[15]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(15));

-- Location: LABCELL_X77_Y6_N57
\L23|shl[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[16]~11_combout\ = ( \L23|shl2\(15) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L23|shl2\(15) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L23|ALT_INV_shl2\(15),
	combout => \L23|shl[16]~11_combout\);

-- Location: FF_X77_Y6_N58
\L23|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[16]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[16]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N6
\L23|shl[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[16]~10_combout\ = ( \L23|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L23|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L23|ALT_INV_shl[16]~_emulated_q\,
	combout => \L23|shl[16]~10_combout\);

-- Location: FF_X77_Y6_N8
\L23|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[16]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(16));

-- Location: LABCELL_X77_Y6_N54
\L23|shl[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[17]~9_combout\ = ( \L23|shl2\(16) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L23|shl2\(16) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L23|ALT_INV_shl2\(16),
	combout => \L23|shl[17]~9_combout\);

-- Location: FF_X77_Y6_N55
\L23|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[17]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[17]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N48
\L23|shl[17]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[17]~8_combout\ = ( \L23|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L23|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L24|ALT_INV_shl[24]~1_combout\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L23|ALT_INV_shl[17]~_emulated_q\,
	combout => \L23|shl[17]~8_combout\);

-- Location: FF_X77_Y6_N49
\L23|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[17]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(17));

-- Location: FF_X77_Y6_N35
\L23|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(18));

-- Location: FF_X80_Y6_N14
\L23|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(18));

-- Location: FF_X80_Y6_N7
\L23|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(19));

-- Location: FF_X80_Y6_N22
\L23|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(19),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(19));

-- Location: LABCELL_X80_Y6_N30
\L23|shl[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[20]~feeder_combout\ = \L23|shl2\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L23|ALT_INV_shl2\(19),
	combout => \L23|shl[20]~feeder_combout\);

-- Location: FF_X80_Y6_N31
\L23|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[20]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(20));

-- Location: FF_X80_Y6_N19
\L23|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(20),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(20));

-- Location: LABCELL_X83_Y7_N3
\L23|shl[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[21]~7_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L23|shl2\(20) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L23|shl2\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(20),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L23|shl[21]~7_combout\);

-- Location: FF_X83_Y7_N4
\L23|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[21]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[21]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N39
\L23|shl[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[21]~6_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L23|shl[21]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L23|shl[21]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L23|ALT_INV_shl[21]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L23|shl[21]~6_combout\);

-- Location: FF_X80_Y9_N40
\L23|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[21]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(21));

-- Location: FF_X80_Y9_N13
\L23|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(22));

-- Location: LABCELL_X80_Y6_N15
\L23|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[22]~feeder_combout\ = \L23|shl\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(22),
	combout => \L23|shl2[22]~feeder_combout\);

-- Location: FF_X80_Y6_N16
\L23|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(22));

-- Location: FF_X80_Y6_N55
\L23|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(23));

-- Location: FF_X80_Y6_N26
\L23|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(23),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(23));

-- Location: MLABCELL_X78_Y4_N3
\L23|shl[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[24]~1_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L23|shl2\(23) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L23|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(23),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L23|shl[24]~1_combout\);

-- Location: FF_X78_Y4_N5
\L23|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[24]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[24]~_emulated_q\);

-- Location: MLABCELL_X78_Y4_N57
\L23|shl[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[24]~0_combout\ = ( \L23|shl[24]~_emulated_q\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~1_combout\) ) ) ) # ( !\L23|shl[24]~_emulated_q\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~1_combout\) ) ) ) # ( 
-- \L23|shl[24]~_emulated_q\ & ( !\L31|shl[31]~22_combout\ & ( (!\L24|shl[24]~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( !\L23|shl[24]~_emulated_q\ & ( !\L31|shl[31]~22_combout\ & ( (\L24|shl[24]~1_combout\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001001000100010001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[24]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L23|ALT_INV_shl[24]~_emulated_q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L23|shl[24]~0_combout\);

-- Location: MLABCELL_X78_Y4_N39
\L23|shl2[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[24]~feeder_combout\ = \L23|shl[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl[24]~0_combout\,
	combout => \L23|shl2[24]~feeder_combout\);

-- Location: FF_X78_Y4_N40
\L23|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[24]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(24));

-- Location: MLABCELL_X78_Y4_N0
\L23|shl[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[25]~3_combout\ = ( \L23|shl2\(24) & ( !\L18|shl[24]~9_combout\ ) ) # ( !\L23|shl2\(24) & ( \L18|shl[24]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L18|ALT_INV_shl[24]~9_combout\,
	dataf => \L23|ALT_INV_shl2\(24),
	combout => \L23|shl[25]~3_combout\);

-- Location: FF_X78_Y4_N1
\L23|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[25]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[25]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N45
\L23|shl[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[25]~2_combout\ = ( \L23|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L23|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L18|ALT_INV_shl[24]~9_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L23|ALT_INV_shl[25]~_emulated_q\,
	combout => \L23|shl[25]~2_combout\);

-- Location: FF_X81_Y10_N43
\L23|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl[25]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(25));

-- Location: LABCELL_X81_Y10_N27
\L23|shl[26]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[26]~5_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L23|shl2\(25) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L23|shl2\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(25),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L23|shl[26]~5_combout\);

-- Location: FF_X81_Y10_N28
\L23|shl[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[26]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl[26]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N57
\L23|shl[26]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[26]~4_combout\ = ( \L29|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & ((!\L23|shl[26]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L32|EA.E0~q\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L23|shl[26]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000111110101111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L23|ALT_INV_shl[26]~_emulated_q\,
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L23|shl[26]~4_combout\);

-- Location: FF_X82_Y10_N1
\L23|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl[26]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(26));

-- Location: FF_X78_Y8_N53
\L23|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(27));

-- Location: MLABCELL_X84_Y8_N3
\L23|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[27]~feeder_combout\ = \L23|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl\(27),
	combout => \L23|shl2[27]~feeder_combout\);

-- Location: FF_X84_Y8_N4
\L23|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(27));

-- Location: FF_X81_Y5_N53
\L23|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(28));

-- Location: FF_X82_Y7_N37
\L23|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(28));

-- Location: FF_X83_Y7_N28
\L23|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(29));

-- Location: FF_X83_Y7_N40
\L23|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L23|shl\(29),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(29));

-- Location: LABCELL_X83_Y8_N39
\L23|shl[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[30]~feeder_combout\ = \L23|shl2\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L23|ALT_INV_shl2\(29),
	combout => \L23|shl[30]~feeder_combout\);

-- Location: FF_X83_Y8_N40
\L23|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[30]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(30));

-- Location: LABCELL_X85_Y8_N15
\L23|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl2[30]~feeder_combout\ = \L23|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl\(30),
	combout => \L23|shl2[30]~feeder_combout\);

-- Location: FF_X85_Y8_N16
\L23|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl2\(30));

-- Location: MLABCELL_X84_Y8_N57
\L23|shl[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L23|shl[31]~feeder_combout\ = \L23|shl2\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl2\(30),
	combout => \L23|shl[31]~feeder_combout\);

-- Location: FF_X84_Y8_N59
\L23|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L23|shl[31]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L23|shl\(31));

-- Location: MLABCELL_X82_Y8_N18
\L51|REG[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~7_combout\ = ( \L14|EA.S4~q\ & ( \L14|EA.S7~q\ & ( \L23|shl\(31) ) ) ) # ( !\L14|EA.S4~q\ & ( \L14|EA.S7~q\ & ( (!\L14|EA.S5~q\ & ((!\L14|EA.S6~q\ & (\L31|shl\(31))) # (\L14|EA.S6~q\ & ((\L23|shl\(31)))))) # (\L14|EA.S5~q\ & 
-- (((\L23|shl\(31))))) ) ) ) # ( \L14|EA.S4~q\ & ( !\L14|EA.S7~q\ & ( \L23|shl\(31) ) ) ) # ( !\L14|EA.S4~q\ & ( !\L14|EA.S7~q\ & ( \L23|shl\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S5~q\,
	datab => \L14|ALT_INV_EA.S6~q\,
	datac => \L31|ALT_INV_shl\(31),
	datad => \L23|ALT_INV_shl\(31),
	datae => \L14|ALT_INV_EA.S4~q\,
	dataf => \L14|ALT_INV_EA.S7~q\,
	combout => \L51|REG[31]~7_combout\);

-- Location: FF_X80_Y8_N40
\L27|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(31),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(31));

-- Location: FF_X78_Y8_N50
\L27|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(0));

-- Location: FF_X78_Y11_N13
\L27|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(0),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(0));

-- Location: FF_X78_Y11_N46
\L27|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(1));

-- Location: FF_X78_Y11_N34
\L27|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(1));

-- Location: MLABCELL_X78_Y11_N42
\L27|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[2]~feeder_combout\ = \L27|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl2\(1),
	combout => \L27|shl[2]~feeder_combout\);

-- Location: FF_X78_Y11_N44
\L27|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(2));

-- Location: MLABCELL_X78_Y11_N21
\L27|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[2]~feeder_combout\ = \L27|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(2),
	combout => \L27|shl2[2]~feeder_combout\);

-- Location: FF_X78_Y11_N22
\L27|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(2));

-- Location: FF_X78_Y11_N26
\L27|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(3));

-- Location: FF_X78_Y11_N8
\L27|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(3));

-- Location: MLABCELL_X78_Y11_N27
\L27|shl[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[4]~21_combout\ = ( \L27|shl2\(3) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L27|shl2\(3) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L27|ALT_INV_shl2\(3),
	combout => \L27|shl[4]~21_combout\);

-- Location: FF_X78_Y11_N29
\L27|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[4]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[4]~_emulated_q\);

-- Location: MLABCELL_X78_Y11_N9
\L27|shl[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[4]~20_combout\ = ( \L32|EA.E0~q\ & ( \L27|shl[4]~_emulated_q\ & ( (!\L31|shl[31]~22_combout\ & ((!\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L27|shl[4]~_emulated_q\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L24|shl[24]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111010101000000000000000001100110010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~1_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L27|ALT_INV_shl[4]~_emulated_q\,
	combout => \L27|shl[4]~20_combout\);

-- Location: FF_X78_Y11_N11
\L27|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[4]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(4));

-- Location: LABCELL_X77_Y8_N6
\L27|shl[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[5]~19_combout\ = ( \L27|shl[22]~1_combout\ & ( !\L27|shl2\(4) ) ) # ( !\L27|shl[22]~1_combout\ & ( \L27|shl2\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl2\(4),
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[5]~19_combout\);

-- Location: FF_X77_Y8_N7
\L27|shl[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[5]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[5]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N48
\L27|shl[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[5]~18_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[5]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[5]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L27|ALT_INV_shl[5]~_emulated_q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[5]~18_combout\);

-- Location: FF_X77_Y8_N50
\L27|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[5]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(5));

-- Location: LABCELL_X77_Y8_N9
\L27|shl[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[6]~17_combout\ = ( \L27|shl2\(5) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L27|shl2\(5) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L27|ALT_INV_shl2\(5),
	combout => \L27|shl[6]~17_combout\);

-- Location: FF_X77_Y8_N11
\L27|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[6]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[6]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N51
\L27|shl[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[6]~16_combout\ = ( \L27|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L27|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L27|ALT_INV_shl[6]~_emulated_q\,
	combout => \L27|shl[6]~16_combout\);

-- Location: FF_X77_Y8_N52
\L27|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[6]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(6));

-- Location: LABCELL_X77_Y10_N3
\L27|shl[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[7]~15_combout\ = ( \L27|shl2\(6) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L27|shl2\(6) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L27|ALT_INV_shl2\(6),
	combout => \L27|shl[7]~15_combout\);

-- Location: FF_X77_Y10_N4
\L27|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[7]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[7]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N33
\L27|shl[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[7]~14_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[7]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[7]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L27|ALT_INV_shl[7]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[7]~14_combout\);

-- Location: FF_X77_Y10_N34
\L27|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[7]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(7));

-- Location: FF_X80_Y10_N32
\L27|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(8));

-- Location: MLABCELL_X82_Y10_N33
\L27|shl2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[8]~feeder_combout\ = \L27|shl\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl\(8),
	combout => \L27|shl2[8]~feeder_combout\);

-- Location: FF_X82_Y10_N34
\L27|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[8]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(8));

-- Location: FF_X78_Y8_N46
\L27|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(9));

-- Location: MLABCELL_X78_Y10_N12
\L27|shl2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[9]~feeder_combout\ = ( \L27|shl\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L27|ALT_INV_shl\(9),
	combout => \L27|shl2[9]~feeder_combout\);

-- Location: FF_X78_Y10_N14
\L27|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[9]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(9));

-- Location: FF_X83_Y10_N52
\L27|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(10));

-- Location: MLABCELL_X82_Y10_N39
\L27|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[10]~feeder_combout\ = \L27|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(10),
	combout => \L27|shl2[10]~feeder_combout\);

-- Location: FF_X82_Y10_N40
\L27|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(10));

-- Location: LABCELL_X81_Y11_N48
\L27|shl[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[11]~feeder_combout\ = \L27|shl2\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl2\(10),
	combout => \L27|shl[11]~feeder_combout\);

-- Location: FF_X81_Y11_N49
\L27|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[11]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(11));

-- Location: FF_X80_Y9_N19
\L27|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(11));

-- Location: LABCELL_X81_Y7_N18
\L27|shl[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[12]~13_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L27|shl2\(11) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L27|shl2\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl2\(11),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[12]~13_combout\);

-- Location: FF_X81_Y7_N19
\L27|shl[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[12]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[12]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N42
\L27|shl[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[12]~12_combout\ = ( \L32|EA.E0~q\ & ( \L29|shl[22]~1_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\L27|shl[12]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L29|shl[22]~1_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L27|shl[12]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011100100111000000000000000001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L27|ALT_INV_shl[12]~_emulated_q\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[12]~12_combout\);

-- Location: FF_X82_Y10_N43
\L27|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[12]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(12));

-- Location: FF_X82_Y10_N55
\L27|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(13));

-- Location: FF_X80_Y8_N28
\L27|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(13));

-- Location: FF_X78_Y10_N25
\L27|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(14));

-- Location: FF_X83_Y10_N35
\L27|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(14));

-- Location: MLABCELL_X78_Y10_N51
\L27|shl[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[15]~11_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L27|shl2\(14) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L27|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl2\(14),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[15]~11_combout\);

-- Location: FF_X78_Y10_N53
\L27|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[15]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[15]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N9
\L27|shl[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[15]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (!\L27|shl[15]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L27|shl[15]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000111100001010000010100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[15]~_emulated_q\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[15]~10_combout\);

-- Location: FF_X79_Y10_N10
\L27|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[15]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(15));

-- Location: MLABCELL_X78_Y11_N48
\L27|shl[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[16]~feeder_combout\ = \L27|shl2\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl2\(15),
	combout => \L27|shl[16]~feeder_combout\);

-- Location: FF_X78_Y11_N49
\L27|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[16]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(16));

-- Location: FF_X78_Y11_N32
\L27|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(16),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(16));

-- Location: FF_X78_Y11_N59
\L27|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(16),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(17));

-- Location: LABCELL_X83_Y7_N33
\L27|shl2[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[17]~feeder_combout\ = \L27|shl\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(17),
	combout => \L27|shl2[17]~feeder_combout\);

-- Location: FF_X83_Y7_N34
\L27|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[17]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(17));

-- Location: LABCELL_X83_Y7_N45
\L27|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[18]~feeder_combout\ = \L27|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl2\(17),
	combout => \L27|shl[18]~feeder_combout\);

-- Location: FF_X83_Y7_N46
\L27|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(18));

-- Location: LABCELL_X83_Y7_N30
\L27|shl2[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[18]~feeder_combout\ = \L27|shl\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl\(18),
	combout => \L27|shl2[18]~feeder_combout\);

-- Location: FF_X83_Y7_N31
\L27|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[18]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(18));

-- Location: MLABCELL_X82_Y7_N33
\L27|shl[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[19]~feeder_combout\ = \L27|shl2\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl2\(18),
	combout => \L27|shl[19]~feeder_combout\);

-- Location: FF_X82_Y7_N34
\L27|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[19]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(19));

-- Location: FF_X81_Y9_N49
\L27|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(19),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(19));

-- Location: FF_X81_Y10_N4
\L27|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(20));

-- Location: FF_X80_Y10_N53
\L27|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(20),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(20));

-- Location: LABCELL_X79_Y10_N42
\L27|shl[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[21]~9_combout\ = ( \L27|shl2\(20) & ( !\L30|shl[22]~1_combout\ ) ) # ( !\L27|shl2\(20) & ( \L30|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L27|ALT_INV_shl2\(20),
	combout => \L27|shl[21]~9_combout\);

-- Location: FF_X79_Y10_N44
\L27|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[21]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[21]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N51
\L27|shl[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[21]~8_combout\ = ( \L27|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L27|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100100000001000110010000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L27|ALT_INV_shl[21]~_emulated_q\,
	combout => \L27|shl[21]~8_combout\);

-- Location: FF_X79_Y10_N52
\L27|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[21]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(21));

-- Location: LABCELL_X77_Y8_N3
\L27|shl[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[22]~3_combout\ = ( \L27|shl[22]~1_combout\ & ( !\L27|shl2\(21) ) ) # ( !\L27|shl[22]~1_combout\ & ( \L27|shl2\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl2\(21),
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[22]~3_combout\);

-- Location: FF_X77_Y8_N5
\L27|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[22]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[22]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N42
\L27|shl[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[22]~2_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\SW[7]~input_o\ & \L32|EA.E0~q\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L27|shl[22]~1_combout\ $ (!\L27|shl[22]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L27|ALT_INV_shl[22]~_emulated_q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L27|shl[22]~2_combout\);

-- Location: FF_X77_Y8_N23
\L27|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl[22]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(22));

-- Location: FF_X80_Y6_N59
\L27|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(23));

-- Location: FF_X80_Y6_N17
\L27|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(23),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(23));

-- Location: MLABCELL_X78_Y10_N33
\L27|shl[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[24]~5_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L27|shl2\(23) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L27|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl2\(23),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[24]~5_combout\);

-- Location: FF_X78_Y10_N35
\L27|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[24]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[24]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N57
\L27|shl[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[24]~4_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L27|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L27|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001110000000100000111000001110000000100000111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~0_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L27|ALT_INV_shl[24]~_emulated_q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[24]~4_combout\);

-- Location: FF_X80_Y9_N53
\L27|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl[24]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(24));

-- Location: MLABCELL_X78_Y8_N33
\L27|shl[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[25]~7_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L27|shl2\(24) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L27|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl2\(24),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[25]~7_combout\);

-- Location: FF_X78_Y8_N34
\L27|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[25]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl[25]~_emulated_q\);

-- Location: LABCELL_X81_Y7_N39
\L27|shl[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[25]~6_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[25]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[25]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000001011100000000000011101000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[25]~_emulated_q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L27|shl[25]~6_combout\);

-- Location: LABCELL_X81_Y7_N0
\L27|shl2[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[25]~feeder_combout\ = \L27|shl[25]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl[25]~6_combout\,
	combout => \L27|shl2[25]~feeder_combout\);

-- Location: FF_X81_Y7_N1
\L27|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[25]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(25));

-- Location: FF_X81_Y7_N53
\L27|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(26));

-- Location: FF_X81_Y5_N1
\L27|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(26));

-- Location: LABCELL_X81_Y5_N12
\L27|shl[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[27]~feeder_combout\ = \L27|shl2\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl2\(26),
	combout => \L27|shl[27]~feeder_combout\);

-- Location: FF_X81_Y5_N14
\L27|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[27]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(27));

-- Location: FF_X81_Y5_N4
\L27|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(27),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(27));

-- Location: LABCELL_X81_Y5_N33
\L27|shl[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl[28]~feeder_combout\ = \L27|shl2\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl2\(27),
	combout => \L27|shl[28]~feeder_combout\);

-- Location: FF_X81_Y5_N35
\L27|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl[28]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(28));

-- Location: FF_X81_Y5_N41
\L27|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(28));

-- Location: FF_X81_Y5_N23
\L27|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(29));

-- Location: LABCELL_X83_Y7_N36
\L27|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[29]~feeder_combout\ = \L27|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(29),
	combout => \L27|shl2[29]~feeder_combout\);

-- Location: FF_X83_Y7_N37
\L27|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(29));

-- Location: FF_X83_Y7_N20
\L27|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(30));

-- Location: MLABCELL_X82_Y7_N36
\L27|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L27|shl2[30]~feeder_combout\ = \L27|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl\(30),
	combout => \L27|shl2[30]~feeder_combout\);

-- Location: FF_X82_Y7_N38
\L27|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L27|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl2\(30));

-- Location: FF_X83_Y8_N5
\L27|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L27|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L27|shl\(31));

-- Location: LABCELL_X83_Y8_N54
\L51|REG[31]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~8_combout\ = ( \L14|EA.S5~q\ & ( \L14|EA.S6~q\ & ( \L19|shl\(31) ) ) ) # ( !\L14|EA.S5~q\ & ( \L14|EA.S6~q\ & ( \L19|shl\(31) ) ) ) # ( \L14|EA.S5~q\ & ( !\L14|EA.S6~q\ & ( \L19|shl\(31) ) ) ) # ( !\L14|EA.S5~q\ & ( !\L14|EA.S6~q\ & ( 
-- (!\L14|EA.S4~q\ & (\L27|shl\(31))) # (\L14|EA.S4~q\ & ((\L19|shl\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(31),
	datac => \L19|ALT_INV_shl\(31),
	datad => \L14|ALT_INV_EA.S4~q\,
	datae => \L14|ALT_INV_EA.S5~q\,
	dataf => \L14|ALT_INV_EA.S6~q\,
	combout => \L51|REG[31]~8_combout\);

-- Location: MLABCELL_X82_Y8_N48
\L51|REG[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~1_combout\ = ( \L14|WideOr1~1_combout\ & ( \L14|WideOr1~0_combout\ & ( \L51|REG[31]~7_combout\ ) ) ) # ( !\L14|WideOr1~1_combout\ & ( \L14|WideOr1~0_combout\ & ( (!\L14|EA.S7~q\ & (\L19|shl\(31))) # (\L14|EA.S7~q\ & 
-- ((\L51|REG[31]~8_combout\))) ) ) ) # ( \L14|WideOr1~1_combout\ & ( !\L14|WideOr1~0_combout\ & ( \L19|shl\(31) ) ) ) # ( !\L14|WideOr1~1_combout\ & ( !\L14|WideOr1~0_combout\ & ( \L19|shl\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(31),
	datab => \L51|ALT_INV_REG[31]~7_combout\,
	datac => \L14|ALT_INV_EA.S7~q\,
	datad => \L51|ALT_INV_REG[31]~8_combout\,
	datae => \L14|ALT_INV_WideOr1~1_combout\,
	dataf => \L14|ALT_INV_WideOr1~0_combout\,
	combout => \L51|REG[31]~1_combout\);

-- Location: LABCELL_X74_Y9_N57
\L18|shl[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[23]~5_combout\ = ( \L18|shl[23]~5_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L45|Equal2~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( !\L18|shl[23]~5_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L45|Equal2~1_combout\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L18|shl[23]~5_combout\ & ( !\L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datae => \L18|ALT_INV_shl[23]~5_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L18|shl[23]~5_combout\);

-- Location: FF_X83_Y10_N58
\L18|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(31),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(31));

-- Location: FF_X84_Y10_N40
\L18|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(0));

-- Location: MLABCELL_X84_Y10_N45
\L18|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[0]~feeder_combout\ = \L18|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L18|ALT_INV_shl\(0),
	combout => \L18|shl2[0]~feeder_combout\);

-- Location: FF_X84_Y10_N46
\L18|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(0));

-- Location: FF_X84_Y10_N58
\L18|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(1));

-- Location: MLABCELL_X78_Y4_N24
\L18|shl2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[1]~feeder_combout\ = \L18|shl\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl\(1),
	combout => \L18|shl2[1]~feeder_combout\);

-- Location: FF_X78_Y4_N25
\L18|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[1]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(1));

-- Location: MLABCELL_X78_Y4_N42
\L18|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[2]~feeder_combout\ = \L18|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(1),
	combout => \L18|shl[2]~feeder_combout\);

-- Location: FF_X78_Y4_N43
\L18|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(2));

-- Location: FF_X78_Y4_N29
\L18|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(2),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(2));

-- Location: MLABCELL_X78_Y4_N48
\L18|shl[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[3]~39_combout\ = ( \L18|shl2\(2) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L18|shl2\(2) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(2),
	combout => \L18|shl[3]~39_combout\);

-- Location: FF_X78_Y4_N50
\L18|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[3]~39_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[3]~_emulated_q\);

-- Location: MLABCELL_X78_Y4_N15
\L18|shl[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[3]~38_combout\ = ( \L18|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L18|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L18|ALT_INV_shl[3]~_emulated_q\,
	combout => \L18|shl[3]~38_combout\);

-- Location: FF_X78_Y4_N17
\L18|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[3]~38_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(3));

-- Location: MLABCELL_X78_Y4_N51
\L18|shl[4]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[4]~37_combout\ = ( \L18|shl2\(3) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L18|shl2\(3) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(3),
	combout => \L18|shl[4]~37_combout\);

-- Location: FF_X78_Y4_N52
\L18|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[4]~37_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[4]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N27
\L18|shl[4]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[4]~36_combout\ = ( \L31|shl[31]~22_combout\ & ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & !\L18|shl[4]~_emulated_q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L18|shl[4]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010001000100010001010000010100000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \L18|ALT_INV_shl[4]~_emulated_q\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L18|shl[4]~36_combout\);

-- Location: FF_X77_Y9_N28
\L18|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[4]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(4));

-- Location: LABCELL_X74_Y9_N51
\L18|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[5]~feeder_combout\ = \L18|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(4),
	combout => \L18|shl[5]~feeder_combout\);

-- Location: FF_X74_Y9_N53
\L18|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(5));

-- Location: FF_X77_Y9_N19
\L18|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(5));

-- Location: LABCELL_X77_Y9_N3
\L18|shl[6]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[6]~35_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L18|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L18|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L18|ALT_INV_shl2\(5),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L18|shl[6]~35_combout\);

-- Location: FF_X77_Y9_N4
\L18|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[6]~35_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[6]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N9
\L18|shl[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[6]~34_combout\ = ( \L18|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L18|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010100000001000101010001010100000001000101010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl[6]~_emulated_q\,
	combout => \L18|shl[6]~34_combout\);

-- Location: FF_X77_Y9_N11
\L18|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[6]~34_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(6));

-- Location: LABCELL_X77_Y9_N0
\L18|shl[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[7]~33_combout\ = ( \L18|shl2\(6) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L18|shl2\(6) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(6),
	combout => \L18|shl[7]~33_combout\);

-- Location: FF_X77_Y9_N2
\L18|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[7]~33_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[7]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N6
\L18|shl[7]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[7]~32_combout\ = ( \L18|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) ) # ( !\L18|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L29|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100000001010100010001010000010001000101000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L18|ALT_INV_shl[7]~_emulated_q\,
	combout => \L18|shl[7]~32_combout\);

-- Location: FF_X77_Y9_N8
\L18|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[7]~32_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(7));

-- Location: FF_X81_Y7_N10
\L18|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(8));

-- Location: FF_X74_Y8_N38
\L18|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(8));

-- Location: FF_X77_Y9_N44
\L18|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(9));

-- Location: FF_X81_Y9_N22
\L18|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(9));

-- Location: FF_X74_Y9_N49
\L18|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(10));

-- Location: LABCELL_X74_Y9_N15
\L18|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[10]~feeder_combout\ = \L18|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L18|ALT_INV_shl\(10),
	combout => \L18|shl2[10]~feeder_combout\);

-- Location: FF_X74_Y9_N16
\L18|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(10));

-- Location: FF_X75_Y9_N7
\L18|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(10),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(11));

-- Location: FF_X78_Y9_N28
\L18|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(11));

-- Location: LABCELL_X74_Y9_N30
\L18|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[12]~feeder_combout\ = \L18|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl2\(11),
	combout => \L18|shl[12]~feeder_combout\);

-- Location: FF_X74_Y9_N31
\L18|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(12));

-- Location: LABCELL_X74_Y9_N9
\L18|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[12]~feeder_combout\ = \L18|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl\(12),
	combout => \L18|shl2[12]~feeder_combout\);

-- Location: FF_X74_Y9_N10
\L18|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(12));

-- Location: FF_X78_Y10_N43
\L18|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(13));

-- Location: FF_X78_Y10_N59
\L18|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(13));

-- Location: MLABCELL_X78_Y10_N36
\L18|shl[14]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[14]~31_combout\ = ( !\L30|shl[22]~1_combout\ & ( \L18|shl2\(13) ) ) # ( \L30|shl[22]~1_combout\ & ( !\L18|shl2\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(13),
	combout => \L18|shl[14]~31_combout\);

-- Location: FF_X78_Y10_N37
\L18|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[14]~31_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[14]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N9
\L18|shl[14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[14]~30_combout\ = ( \L32|EA.E0~q\ & ( \L30|shl[22]~1_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\L18|shl[14]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L30|shl[22]~1_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L18|shl[14]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000111100000000000000001010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[14]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L18|shl[14]~30_combout\);

-- Location: FF_X82_Y10_N10
\L18|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[14]~30_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(14));

-- Location: MLABCELL_X78_Y10_N30
\L18|shl[15]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[15]~29_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L18|shl2\(14) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L18|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl2\(14),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[15]~29_combout\);

-- Location: FF_X78_Y10_N32
\L18|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[15]~29_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[15]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N0
\L18|shl[15]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[15]~28_combout\ = ( \L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[15]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[15]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[15]~_emulated_q\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[15]~28_combout\);

-- Location: FF_X77_Y6_N1
\L18|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[15]~28_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(15));

-- Location: LABCELL_X74_Y8_N45
\L18|shl[16]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[16]~27_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L18|shl2\(15) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L18|shl2\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(15),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[16]~27_combout\);

-- Location: FF_X74_Y8_N47
\L18|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[16]~27_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[16]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N51
\L18|shl[16]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[16]~26_combout\ = ( \L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[16]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L18|shl[28]~19_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[16]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L18|ALT_INV_shl[16]~_emulated_q\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[16]~26_combout\);

-- Location: FF_X77_Y6_N53
\L18|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[16]~26_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(16));

-- Location: LABCELL_X77_Y6_N36
\L18|shl[17]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[17]~25_combout\ = ( \L18|shl2\(16) & ( !\L18|shl[28]~19_combout\ ) ) # ( !\L18|shl2\(16) & ( \L18|shl[28]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L18|ALT_INV_shl[28]~19_combout\,
	dataf => \L18|ALT_INV_shl2\(16),
	combout => \L18|shl[17]~25_combout\);

-- Location: FF_X77_Y6_N37
\L18|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[17]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[17]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N3
\L18|shl[17]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[17]~24_combout\ = ( \L18|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L18|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L18|ALT_INV_shl[17]~_emulated_q\,
	combout => \L18|shl[17]~24_combout\);

-- Location: FF_X77_Y6_N4
\L18|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[17]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(17));

-- Location: MLABCELL_X78_Y10_N45
\L18|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[18]~feeder_combout\ = \L18|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl2\(17),
	combout => \L18|shl[18]~feeder_combout\);

-- Location: FF_X78_Y10_N46
\L18|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(18));

-- Location: FF_X78_Y10_N2
\L18|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(18));

-- Location: FF_X78_Y10_N49
\L18|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(19));

-- Location: MLABCELL_X78_Y10_N15
\L18|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[19]~feeder_combout\ = \L18|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl\(19),
	combout => \L18|shl2[19]~feeder_combout\);

-- Location: FF_X78_Y10_N16
\L18|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(19));

-- Location: FF_X78_Y10_N22
\L18|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(20));

-- Location: FF_X80_Y11_N49
\L18|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(20),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(20));

-- Location: FF_X78_Y11_N52
\L18|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(20),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(21));

-- Location: FF_X78_Y9_N10
\L18|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl\(21),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(21));

-- Location: MLABCELL_X78_Y9_N45
\L18|shl[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[22]~3_combout\ = ( \L18|shl2\(21) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L18|shl2\(21) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(21),
	combout => \L18|shl[22]~3_combout\);

-- Location: FF_X78_Y9_N47
\L18|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[22]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[22]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N39
\L18|shl[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[22]~2_combout\ = ( \L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L18|shl[22]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) ) # ( !\L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L18|shl[22]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001110000000100000111000001110000000100000111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L39|ALT_INV_REG[22]~0_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L18|ALT_INV_shl[22]~_emulated_q\,
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L18|shl[22]~2_combout\);

-- Location: FF_X78_Y9_N1
\L18|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl[22]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(22));

-- Location: LABCELL_X74_Y9_N24
\L18|shl[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[23]~7_combout\ = ( \L18|shl[23]~5_combout\ & ( !\L18|shl2\(22) ) ) # ( !\L18|shl[23]~5_combout\ & ( \L18|shl2\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(22),
	dataf => \L18|ALT_INV_shl[23]~5_combout\,
	combout => \L18|shl[23]~7_combout\);

-- Location: FF_X74_Y9_N25
\L18|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[23]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[23]~_emulated_q\);

-- Location: LABCELL_X74_Y9_N27
\L18|shl[23]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[23]~6_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L45|Equal2~1_combout\ & \L32|EA.E0~q\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L18|shl[23]~5_combout\ $ (!\L18|shl[23]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~1_combout\,
	datab => \L18|ALT_INV_shl[23]~5_combout\,
	datac => \L18|ALT_INV_shl[23]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L18|shl[23]~6_combout\);

-- Location: LABCELL_X77_Y9_N15
\L18|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[23]~feeder_combout\ = ( \L18|shl[23]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L18|ALT_INV_shl[23]~6_combout\,
	combout => \L18|shl2[23]~feeder_combout\);

-- Location: FF_X77_Y9_N16
\L18|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(23));

-- Location: LABCELL_X80_Y9_N0
\L18|shl[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[24]~11_combout\ = ( \L18|shl[24]~9_combout\ & ( !\L18|shl2\(23) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L18|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(23),
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L18|shl[24]~11_combout\);

-- Location: FF_X80_Y9_N1
\L18|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[24]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[24]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N18
\L18|shl[24]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[24]~10_combout\ = ( \L18|shl[24]~9_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L18|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[8]~input_o\)))) ) ) # ( !\L18|shl[24]~9_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L18|shl[24]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \L18|ALT_INV_shl[24]~_emulated_q\,
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L18|shl[24]~10_combout\);

-- Location: FF_X78_Y9_N59
\L18|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl[24]~10_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(24));

-- Location: LABCELL_X77_Y9_N48
\L18|shl[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[25]~13_combout\ = ( !\L24|shl[24]~1_combout\ & ( \L18|shl2\(24) ) ) # ( \L24|shl[24]~1_combout\ & ( !\L18|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(24),
	combout => \L18|shl[25]~13_combout\);

-- Location: FF_X77_Y9_N50
\L18|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[25]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[25]~_emulated_q\);

-- Location: LABCELL_X77_Y9_N54
\L18|shl[25]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[25]~12_combout\ = ( \L18|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L18|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110010000000000111001000000000110110000000000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[25]~_emulated_q\,
	combout => \L18|shl[25]~12_combout\);

-- Location: FF_X77_Y9_N31
\L18|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl[25]~12_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(25));

-- Location: LABCELL_X74_Y9_N39
\L18|shl[26]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[26]~15_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L18|shl2\(25) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L18|shl2\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl2\(25),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L18|shl[26]~15_combout\);

-- Location: FF_X74_Y9_N40
\L18|shl[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[26]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[26]~_emulated_q\);

-- Location: LABCELL_X74_Y9_N36
\L18|shl[26]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[26]~14_combout\ = ( \L45|Equal2~1_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & (!\L18|shl[26]~_emulated_q\ $ (!\L24|shl[24]~1_combout\)))) ) ) # ( !\L45|Equal2~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L18|shl[26]~_emulated_q\ $ 
-- (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001111000001100000111100000110000000000000011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[26]~_emulated_q\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L45|ALT_INV_Equal2~1_combout\,
	combout => \L18|shl[26]~14_combout\);

-- Location: LABCELL_X74_Y9_N21
\L18|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[26]~feeder_combout\ = \L18|shl[26]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl[26]~14_combout\,
	combout => \L18|shl2[26]~feeder_combout\);

-- Location: FF_X74_Y9_N23
\L18|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(26));

-- Location: LABCELL_X74_Y9_N42
\L18|shl[27]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[27]~17_combout\ = ( \L18|shl2\(26) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L18|shl2\(26) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L18|ALT_INV_shl2\(26),
	combout => \L18|shl[27]~17_combout\);

-- Location: FF_X74_Y9_N44
\L18|shl[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[27]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[27]~_emulated_q\);

-- Location: LABCELL_X74_Y9_N45
\L18|shl[27]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[27]~16_combout\ = ( \L18|shl[27]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L18|shl[27]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L18|ALT_INV_shl[27]~_emulated_q\,
	combout => \L18|shl[27]~16_combout\);

-- Location: LABCELL_X74_Y9_N18
\L18|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[27]~feeder_combout\ = ( \L18|shl[27]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L18|ALT_INV_shl[27]~16_combout\,
	combout => \L18|shl2[27]~feeder_combout\);

-- Location: FF_X74_Y9_N19
\L18|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(27));

-- Location: LABCELL_X77_Y6_N39
\L18|shl[28]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[28]~21_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L18|shl2\(27) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L18|shl2\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl2\(27),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[28]~21_combout\);

-- Location: FF_X77_Y6_N41
\L18|shl[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[28]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[28]~_emulated_q\);

-- Location: LABCELL_X77_Y6_N21
\L18|shl[28]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[28]~20_combout\ = ( \L32|EA.E0~q\ & ( \L18|shl[28]~19_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L18|shl[28]~19_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L18|shl[28]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110000110000000000000000001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[28]~_emulated_q\,
	datad => \L39|ALT_INV_REG~1_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L18|shl[28]~20_combout\);

-- Location: FF_X77_Y6_N29
\L18|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl[28]~20_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(28));

-- Location: LABCELL_X77_Y9_N45
\L18|shl[29]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[29]~23_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L18|shl2\(28) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L18|shl2\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl2\(28),
	datae => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L18|shl[29]~23_combout\);

-- Location: FF_X77_Y9_N46
\L18|shl[29]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl[29]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl[29]~_emulated_q\);

-- Location: MLABCELL_X84_Y8_N27
\L18|shl[29]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl[29]~22_combout\ = ( \L32|EA.E0~q\ & ( \L24|shl[24]~1_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\L18|shl[29]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L24|shl[24]~1_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L18|shl[29]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000101000000000000000001111010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[29]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L18|shl[29]~22_combout\);

-- Location: FF_X84_Y8_N10
\L18|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl[29]~22_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(29));

-- Location: FF_X83_Y8_N35
\L18|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(30));

-- Location: LABCELL_X83_Y8_N45
\L18|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L18|shl2[30]~feeder_combout\ = \L18|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl\(30),
	combout => \L18|shl2[30]~feeder_combout\);

-- Location: FF_X83_Y8_N47
\L18|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L18|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl2\(30));

-- Location: FF_X83_Y8_N20
\L18|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L18|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L18|shl\(31));

-- Location: LABCELL_X80_Y5_N54
\L26|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[31]~feeder_combout\ = \L26|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl\(31),
	combout => \L26|shl2[31]~feeder_combout\);

-- Location: FF_X80_Y5_N55
\L26|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(31));

-- Location: FF_X80_Y5_N46
\L26|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(0));

-- Location: LABCELL_X80_Y5_N57
\L26|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[0]~feeder_combout\ = \L26|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl\(0),
	combout => \L26|shl2[0]~feeder_combout\);

-- Location: FF_X80_Y5_N59
\L26|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(0));

-- Location: FF_X80_Y5_N37
\L26|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(1));

-- Location: FF_X80_Y5_N13
\L26|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(1));

-- Location: FF_X80_Y5_N41
\L26|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(1),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(2));

-- Location: FF_X79_Y5_N22
\L26|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(2),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(2));

-- Location: FF_X79_Y5_N38
\L26|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(3));

-- Location: FF_X79_Y5_N19
\L26|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(3));

-- Location: LABCELL_X79_Y5_N51
\L26|shl[4]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[4]~31_combout\ = ( \L26|shl2\(3) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L26|shl2\(3) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L26|ALT_INV_shl2\(3),
	combout => \L26|shl[4]~31_combout\);

-- Location: FF_X79_Y5_N53
\L26|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[4]~31_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[4]~_emulated_q\);

-- Location: LABCELL_X79_Y5_N33
\L26|shl[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[4]~30_combout\ = ( \SW[7]~input_o\ & ( \L26|shl[4]~_emulated_q\ & ( (!\L27|shl[22]~1_combout\ & (\L32|EA.E0~q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( !\SW[7]~input_o\ & ( \L26|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L27|shl[22]~1_combout\) 
-- # (\L31|shl[31]~22_combout\))) ) ) ) # ( \SW[7]~input_o\ & ( !\L26|shl[4]~_emulated_q\ & ( (\L27|shl[22]~1_combout\ & (\L32|EA.E0~q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( !\SW[7]~input_o\ & ( !\L26|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((\L31|shl[31]~22_combout\) # (\L27|shl[22]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010000000000100010001100110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \ALT_INV_SW[7]~input_o\,
	dataf => \L26|ALT_INV_shl[4]~_emulated_q\,
	combout => \L26|shl[4]~30_combout\);

-- Location: FF_X79_Y5_N35
\L26|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[4]~30_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(4));

-- Location: LABCELL_X80_Y4_N42
\L26|shl[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[5]~29_combout\ = !\L26|shl2\(4) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(4),
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[5]~29_combout\);

-- Location: FF_X80_Y4_N43
\L26|shl[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[5]~29_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[5]~_emulated_q\);

-- Location: LABCELL_X80_Y4_N3
\L26|shl[5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[5]~28_combout\ = ( \L45|Equal2~0_combout\ & ( \L26|shl[5]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L30|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\L45|Equal2~0_combout\ & ( \L26|shl[5]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- (!\L30|shl[22]~1_combout\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L26|shl[5]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L30|shl[22]~1_combout\))) ) ) ) # ( !\L45|Equal2~0_combout\ & ( 
-- !\L26|shl[5]~_emulated_q\ & ( (\L32|EA.E0~q\ & (\L30|shl[22]~1_combout\ & !\L31|shl[31]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010101010101000100000000000100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L26|ALT_INV_shl[5]~_emulated_q\,
	combout => \L26|shl[5]~28_combout\);

-- Location: FF_X80_Y4_N4
\L26|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[5]~28_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(5));

-- Location: LABCELL_X80_Y4_N9
\L26|shl[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[6]~27_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(5),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[6]~27_combout\);

-- Location: FF_X80_Y4_N10
\L26|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[6]~27_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[6]~_emulated_q\);

-- Location: LABCELL_X80_Y4_N48
\L26|shl[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[6]~26_combout\ = ( \L26|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L26|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L26|ALT_INV_shl[6]~_emulated_q\,
	combout => \L26|shl[6]~26_combout\);

-- Location: FF_X80_Y4_N50
\L26|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[6]~26_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(6));

-- Location: LABCELL_X79_Y5_N12
\L26|shl[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[7]~25_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(6) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(6),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[7]~25_combout\);

-- Location: FF_X79_Y5_N14
\L26|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[7]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[7]~_emulated_q\);

-- Location: LABCELL_X80_Y4_N39
\L26|shl[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[7]~24_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L26|shl[7]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L26|shl[7]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000000100010101000001000100010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L26|ALT_INV_shl[7]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[7]~24_combout\);

-- Location: FF_X80_Y4_N41
\L26|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[7]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(7));

-- Location: LABCELL_X80_Y4_N21
\L26|shl[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[8]~feeder_combout\ = \L26|shl2\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(7),
	combout => \L26|shl[8]~feeder_combout\);

-- Location: FF_X80_Y4_N23
\L26|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[8]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(8));

-- Location: FF_X80_Y4_N37
\L26|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(8));

-- Location: LABCELL_X80_Y4_N18
\L26|shl[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[9]~feeder_combout\ = \L26|shl2\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl2\(8),
	combout => \L26|shl[9]~feeder_combout\);

-- Location: FF_X80_Y4_N19
\L26|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[9]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(9));

-- Location: FF_X80_Y4_N16
\L26|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(9));

-- Location: LABCELL_X80_Y4_N33
\L26|shl[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[10]~feeder_combout\ = \L26|shl2\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(9),
	combout => \L26|shl[10]~feeder_combout\);

-- Location: FF_X80_Y4_N34
\L26|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[10]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(10));

-- Location: LABCELL_X80_Y4_N12
\L26|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[10]~feeder_combout\ = \L26|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl\(10),
	combout => \L26|shl2[10]~feeder_combout\);

-- Location: FF_X80_Y4_N14
\L26|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(10));

-- Location: FF_X80_Y4_N31
\L26|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(10),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(11));

-- Location: FF_X80_Y4_N29
\L26|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(11));

-- Location: LABCELL_X80_Y4_N54
\L26|shl[12]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[12]~23_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(11) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl2\(11),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[12]~23_combout\);

-- Location: FF_X80_Y4_N55
\L26|shl[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[12]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[12]~_emulated_q\);

-- Location: LABCELL_X80_Y4_N24
\L26|shl[12]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[12]~22_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L26|shl[12]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L26|shl[12]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L26|ALT_INV_shl[12]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[12]~22_combout\);

-- Location: FF_X80_Y4_N25
\L26|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[12]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(12));

-- Location: FF_X80_Y4_N58
\L26|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(13));

-- Location: FF_X80_Y4_N1
\L26|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(13));

-- Location: LABCELL_X77_Y4_N48
\L26|shl[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[14]~feeder_combout\ = \L26|shl2\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(13),
	combout => \L26|shl[14]~feeder_combout\);

-- Location: FF_X77_Y4_N49
\L26|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[14]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(14));

-- Location: FF_X79_Y5_N31
\L26|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(14));

-- Location: LABCELL_X79_Y5_N48
\L26|shl[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[15]~21_combout\ = !\L26|shl2\(14) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(14),
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[15]~21_combout\);

-- Location: FF_X79_Y5_N49
\L26|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[15]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[15]~_emulated_q\);

-- Location: LABCELL_X79_Y5_N57
\L26|shl[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[15]~20_combout\ = ( \L26|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L26|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L26|ALT_INV_shl[15]~_emulated_q\,
	combout => \L26|shl[15]~20_combout\);

-- Location: FF_X79_Y5_N59
\L26|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[15]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(15));

-- Location: LABCELL_X79_Y5_N3
\L26|shl[16]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[16]~19_combout\ = !\L26|shl2\(15) $ (!\L18|shl[28]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(15),
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L26|shl[16]~19_combout\);

-- Location: FF_X79_Y5_N5
\L26|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[16]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[16]~_emulated_q\);

-- Location: LABCELL_X79_Y5_N54
\L26|shl[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[16]~18_combout\ = ( \L26|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L26|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L26|ALT_INV_shl[16]~_emulated_q\,
	combout => \L26|shl[16]~18_combout\);

-- Location: FF_X79_Y5_N56
\L26|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[16]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(16));

-- Location: LABCELL_X79_Y5_N0
\L26|shl[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[17]~17_combout\ = ( \L26|shl2\(16) & ( !\L20|shl[23]~3_combout\ ) ) # ( !\L26|shl2\(16) & ( \L20|shl[23]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L20|ALT_INV_shl[23]~3_combout\,
	dataf => \L26|ALT_INV_shl2\(16),
	combout => \L26|shl[17]~17_combout\);

-- Location: FF_X79_Y5_N1
\L26|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[17]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[17]~_emulated_q\);

-- Location: LABCELL_X79_Y5_N9
\L26|shl[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[17]~16_combout\ = ( \L26|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L20|shl[23]~3_combout\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)))) ) ) # ( !\L26|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L20|shl[23]~3_combout\))) # (\L31|shl[31]~22_combout\ & (\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101000101000000010100010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L20|ALT_INV_shl[23]~3_combout\,
	dataf => \L26|ALT_INV_shl[17]~_emulated_q\,
	combout => \L26|shl[17]~16_combout\);

-- Location: FF_X79_Y5_N10
\L26|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[17]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(17));

-- Location: LABCELL_X79_Y5_N27
\L26|shl[18]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[18]~15_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(17) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl2\(17),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[18]~15_combout\);

-- Location: FF_X79_Y5_N28
\L26|shl[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[18]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[18]~_emulated_q\);

-- Location: LABCELL_X79_Y5_N6
\L26|shl[18]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[18]~14_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L26|shl[18]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L26|shl[18]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L26|ALT_INV_shl[18]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[18]~14_combout\);

-- Location: FF_X79_Y5_N7
\L26|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[18]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(18));

-- Location: LABCELL_X79_Y5_N24
\L26|shl[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[19]~13_combout\ = ( \L18|shl[24]~9_combout\ & ( !\L26|shl2\(18) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L26|shl2\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(18),
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L26|shl[19]~13_combout\);

-- Location: FF_X79_Y5_N25
\L26|shl[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[19]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[19]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N30
\L26|shl[19]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[19]~12_combout\ = ( \L32|EA.E0~q\ & ( \L18|shl[24]~9_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\L26|shl[19]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[8]~input_o\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L18|shl[24]~9_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L26|shl[19]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\SW[8]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001001110111000000000000000001110111001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \ALT_INV_SW[8]~input_o\,
	datad => \L26|ALT_INV_shl[19]~_emulated_q\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L26|shl[19]~12_combout\);

-- Location: FF_X78_Y9_N32
\L26|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[19]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(19));

-- Location: MLABCELL_X78_Y9_N48
\L26|shl[20]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[20]~11_combout\ = !\L26|shl2\(19) $ (!\L18|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl2\(19),
	datad => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[20]~11_combout\);

-- Location: FF_X78_Y9_N50
\L26|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[20]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[20]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N3
\L26|shl[20]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[20]~10_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L26|shl[20]~_emulated_q\ $ ((!\L18|shl[22]~1_combout\)))) # (\L31|shl[31]~22_combout\ & (((!\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111010010100000000000000000000111110100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L26|ALT_INV_shl[20]~_emulated_q\,
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	combout => \L26|shl[20]~10_combout\);

-- Location: FF_X78_Y9_N5
\L26|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[20]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(20));

-- Location: MLABCELL_X78_Y8_N3
\L26|shl[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[21]~feeder_combout\ = \L26|shl2\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(20),
	combout => \L26|shl[21]~feeder_combout\);

-- Location: FF_X78_Y8_N5
\L26|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[21]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(21));

-- Location: LABCELL_X80_Y5_N21
\L26|shl2[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[21]~feeder_combout\ = ( \L26|shl\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L26|ALT_INV_shl\(21),
	combout => \L26|shl2[21]~feeder_combout\);

-- Location: FF_X80_Y5_N22
\L26|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[21]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(21));

-- Location: FF_X80_Y5_N2
\L26|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(22));

-- Location: FF_X80_Y4_N52
\L26|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(22),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(22));

-- Location: FF_X81_Y7_N16
\L26|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(23));

-- Location: LABCELL_X80_Y5_N30
\L26|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[23]~feeder_combout\ = \L26|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl\(23),
	combout => \L26|shl2[23]~feeder_combout\);

-- Location: FF_X80_Y5_N31
\L26|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(23));

-- Location: LABCELL_X80_Y5_N48
\L26|shl[24]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[24]~1_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(23) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl2\(23),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[24]~1_combout\);

-- Location: FF_X80_Y5_N50
\L26|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[24]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[24]~_emulated_q\);

-- Location: LABCELL_X80_Y5_N51
\L26|shl[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[24]~0_combout\ = ( \L26|shl[24]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L26|shl[24]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L26|ALT_INV_shl[24]~_emulated_q\,
	combout => \L26|shl[24]~0_combout\);

-- Location: LABCELL_X80_Y5_N18
\L26|shl2[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[24]~feeder_combout\ = ( \L26|shl[24]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L26|ALT_INV_shl[24]~0_combout\,
	combout => \L26|shl2[24]~feeder_combout\);

-- Location: FF_X80_Y5_N19
\L26|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[24]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(24));

-- Location: LABCELL_X80_Y5_N42
\L26|shl[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[25]~3_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L26|shl2\(24) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L26|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(24),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[25]~3_combout\);

-- Location: FF_X80_Y5_N43
\L26|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[25]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[25]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N15
\L26|shl[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[25]~2_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L26|shl[25]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L26|shl[25]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011100000000000101110000000000101011000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl[25]~_emulated_q\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[25]~2_combout\);

-- Location: FF_X78_Y9_N55
\L26|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl[25]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(25));

-- Location: MLABCELL_X78_Y9_N12
\L26|shl[26]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[26]~7_combout\ = !\L26|shl2\(25) $ (!\L26|shl[26]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L26|ALT_INV_shl2\(25),
	datad => \L26|ALT_INV_shl[26]~5_combout\,
	combout => \L26|shl[26]~7_combout\);

-- Location: FF_X78_Y9_N14
\L26|shl[26]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[26]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[26]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N51
\L26|shl[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[26]~6_combout\ = ( \L26|shl[26]~5_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L26|shl[26]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\SW[8]~input_o\))))) ) ) # ( !\L26|shl[26]~5_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L26|shl[26]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000100000001010101000000010001010100000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L26|ALT_INV_shl[26]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L26|ALT_INV_shl[26]~5_combout\,
	combout => \L26|shl[26]~6_combout\);

-- Location: FF_X78_Y9_N26
\L26|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl[26]~6_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(26));

-- Location: MLABCELL_X78_Y9_N42
\L26|shl[27]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[27]~9_combout\ = ( \L26|shl2\(26) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L26|shl2\(26) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L26|ALT_INV_shl2\(26),
	combout => \L26|shl[27]~9_combout\);

-- Location: FF_X78_Y9_N44
\L26|shl[27]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[27]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl[27]~_emulated_q\);

-- Location: MLABCELL_X78_Y9_N6
\L26|shl[27]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[27]~8_combout\ = ( \L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L26|shl[27]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) ) # ( !\L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L26|shl[27]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L39|ALT_INV_REG[22]~0_combout\,
	datad => \L26|ALT_INV_shl[27]~_emulated_q\,
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L26|shl[27]~8_combout\);

-- Location: MLABCELL_X78_Y9_N21
\L26|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[27]~feeder_combout\ = ( \L26|shl[27]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L26|ALT_INV_shl[27]~8_combout\,
	combout => \L26|shl2[27]~feeder_combout\);

-- Location: FF_X78_Y9_N23
\L26|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(27));

-- Location: FF_X80_Y5_N11
\L26|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(28));

-- Location: LABCELL_X80_Y5_N12
\L26|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[28]~feeder_combout\ = \L26|shl\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl\(28),
	combout => \L26|shl2[28]~feeder_combout\);

-- Location: FF_X80_Y5_N14
\L26|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(28));

-- Location: LABCELL_X80_Y5_N24
\L26|shl[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[29]~feeder_combout\ = \L26|shl2\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L26|ALT_INV_shl2\(28),
	combout => \L26|shl[29]~feeder_combout\);

-- Location: FF_X80_Y5_N26
\L26|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[29]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(29));

-- Location: FF_X80_Y5_N16
\L26|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl\(29),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(29));

-- Location: LABCELL_X80_Y5_N27
\L26|shl[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl[30]~feeder_combout\ = \L26|shl2\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl2\(29),
	combout => \L26|shl[30]~feeder_combout\);

-- Location: FF_X80_Y5_N29
\L26|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl[30]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(30));

-- Location: LABCELL_X80_Y5_N33
\L26|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L26|shl2[30]~feeder_combout\ = \L26|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl\(30),
	combout => \L26|shl2[30]~feeder_combout\);

-- Location: FF_X80_Y5_N34
\L26|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L26|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl2\(30));

-- Location: FF_X83_Y8_N50
\L26|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L26|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L26|shl\(31));

-- Location: LABCELL_X83_Y8_N36
\L51|REG[31]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~6_combout\ = ( \L14|EA.S6~q\ & ( \L18|shl\(31) ) ) # ( !\L14|EA.S6~q\ & ( (!\L14|EA.S4~q\ & ((!\L14|EA.S5~q\ & ((\L26|shl\(31)))) # (\L14|EA.S5~q\ & (\L18|shl\(31))))) # (\L14|EA.S4~q\ & (\L18|shl\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101010101000111010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl\(31),
	datab => \L14|ALT_INV_EA.S4~q\,
	datac => \L26|ALT_INV_shl\(31),
	datad => \L14|ALT_INV_EA.S5~q\,
	dataf => \L14|ALT_INV_EA.S6~q\,
	combout => \L51|REG[31]~6_combout\);

-- Location: MLABCELL_X78_Y8_N15
\L17|shl[24]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[24]~3_combout\ = ( \L39|REG~1_combout\ & ( \L17|shl[24]~3_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( !\L39|REG~1_combout\ & ( \L17|shl[24]~3_combout\ & ( (\L32|EA.E0~q\ & !\L31|shl[31]~22_combout\) ) ) ) # ( \L39|REG~1_combout\ & ( 
-- !\L17|shl[24]~3_combout\ & ( (\L32|EA.E0~q\ & \L31|shl[31]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100110011000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L39|ALT_INV_REG~1_combout\,
	dataf => \L17|ALT_INV_shl[24]~3_combout\,
	combout => \L17|shl[24]~3_combout\);

-- Location: LABCELL_X80_Y7_N39
\L22|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[31]~feeder_combout\ = \L22|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl\(31),
	combout => \L22|shl2[31]~feeder_combout\);

-- Location: FF_X80_Y7_N40
\L22|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(31));

-- Location: LABCELL_X77_Y7_N39
\L22|shl[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[0]~feeder_combout\ = \L22|shl2\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(31),
	combout => \L22|shl[0]~feeder_combout\);

-- Location: FF_X77_Y7_N41
\L22|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[0]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(0));

-- Location: LABCELL_X77_Y7_N24
\L22|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[0]~feeder_combout\ = \L22|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl\(0),
	combout => \L22|shl2[0]~feeder_combout\);

-- Location: FF_X77_Y7_N26
\L22|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(0));

-- Location: LABCELL_X77_Y7_N33
\L22|shl[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[1]~25_combout\ = ( \L22|shl2\(0) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L22|shl2\(0) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl2\(0),
	combout => \L22|shl[1]~25_combout\);

-- Location: FF_X77_Y7_N34
\L22|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[1]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[1]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N3
\L22|shl[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[1]~24_combout\ = ( \L22|shl[1]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L22|shl[1]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L22|ALT_INV_shl[1]~_emulated_q\,
	combout => \L22|shl[1]~24_combout\);

-- Location: FF_X77_Y7_N5
\L22|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[1]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(1));

-- Location: LABCELL_X77_Y7_N30
\L22|shl[2]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[2]~23_combout\ = !\L22|shl2\(1) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(1),
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[2]~23_combout\);

-- Location: FF_X77_Y7_N32
\L22|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[2]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[2]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N0
\L22|shl[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[2]~22_combout\ = ( \L22|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L22|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000010000001110000001000001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L22|ALT_INV_shl[2]~_emulated_q\,
	combout => \L22|shl[2]~22_combout\);

-- Location: FF_X77_Y7_N2
\L22|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[2]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(2));

-- Location: LABCELL_X77_Y7_N57
\L22|shl[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[3]~21_combout\ = ( \L27|shl[22]~1_combout\ & ( !\L22|shl2\(2) ) ) # ( !\L27|shl[22]~1_combout\ & ( \L22|shl2\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(2),
	datae => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[3]~21_combout\);

-- Location: FF_X77_Y7_N58
\L22|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[3]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[3]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N45
\L22|shl[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[3]~20_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L22|shl[3]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L22|shl[3]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000010001000101000000010001010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L22|ALT_INV_shl[3]~_emulated_q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[3]~20_combout\);

-- Location: FF_X77_Y7_N47
\L22|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[3]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(3));

-- Location: FF_X77_Y7_N55
\L22|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(4));

-- Location: FF_X80_Y7_N35
\L22|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(4),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(4));

-- Location: FF_X80_Y7_N49
\L22|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(5));

-- Location: FF_X80_Y7_N38
\L22|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(5));

-- Location: LABCELL_X77_Y11_N57
\L22|shl[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[6]~19_combout\ = !\L22|shl2\(5) $ (!\L29|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(5),
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[6]~19_combout\);

-- Location: FF_X77_Y11_N58
\L22|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[6]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[6]~_emulated_q\);

-- Location: LABCELL_X77_Y11_N51
\L22|shl[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[6]~18_combout\ = ( \L31|shl[31]~22_combout\ & ( \L22|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L22|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L29|shl[22]~1_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L22|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L22|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L29|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010100000101000001000100010001000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L22|ALT_INV_shl[6]~_emulated_q\,
	combout => \L22|shl[6]~18_combout\);

-- Location: FF_X77_Y11_N52
\L22|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[6]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(6));

-- Location: LABCELL_X77_Y11_N21
\L22|shl[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[7]~17_combout\ = ( \L22|shl2\(6) & ( !\L17|shl[24]~3_combout\ ) ) # ( !\L22|shl2\(6) & ( \L17|shl[24]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[24]~3_combout\,
	dataf => \L22|ALT_INV_shl2\(6),
	combout => \L22|shl[7]~17_combout\);

-- Location: FF_X77_Y11_N22
\L22|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[7]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[7]~_emulated_q\);

-- Location: LABCELL_X77_Y11_N12
\L22|shl[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[7]~16_combout\ = ( \L31|shl[31]~22_combout\ & ( \L22|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L39|REG~1_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L22|shl[7]~_emulated_q\ & ( (!\L17|shl[24]~3_combout\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L22|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L39|REG~1_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L22|shl[7]~_emulated_q\ & ( (\L17|shl[24]~3_combout\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000110000001100100010001000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[24]~3_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L39|ALT_INV_REG~1_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L22|ALT_INV_shl[7]~_emulated_q\,
	combout => \L22|shl[7]~16_combout\);

-- Location: FF_X77_Y11_N13
\L22|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[7]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(7));

-- Location: FF_X79_Y11_N25
\L22|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(8));

-- Location: FF_X77_Y11_N16
\L22|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(8));

-- Location: FF_X77_Y11_N47
\L22|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(9));

-- Location: FF_X77_Y11_N37
\L22|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(9));

-- Location: LABCELL_X77_Y11_N6
\L22|shl[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[10]~feeder_combout\ = \L22|shl2\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(9),
	combout => \L22|shl[10]~feeder_combout\);

-- Location: FF_X77_Y11_N7
\L22|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[10]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(10));

-- Location: MLABCELL_X78_Y11_N15
\L22|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[10]~feeder_combout\ = \L22|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl\(10),
	combout => \L22|shl2[10]~feeder_combout\);

-- Location: FF_X78_Y11_N16
\L22|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(10));

-- Location: LABCELL_X77_Y11_N9
\L22|shl[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[11]~feeder_combout\ = \L22|shl2\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(10),
	combout => \L22|shl[11]~feeder_combout\);

-- Location: FF_X77_Y11_N10
\L22|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[11]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(11));

-- Location: LABCELL_X77_Y9_N12
\L22|shl2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[11]~feeder_combout\ = \L22|shl\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl\(11),
	combout => \L22|shl2[11]~feeder_combout\);

-- Location: FF_X77_Y9_N13
\L22|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[11]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(11));

-- Location: LABCELL_X77_Y10_N15
\L22|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[12]~feeder_combout\ = \L22|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(11),
	combout => \L22|shl[12]~feeder_combout\);

-- Location: FF_X77_Y10_N16
\L22|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(12));

-- Location: LABCELL_X77_Y7_N27
\L22|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[12]~feeder_combout\ = \L22|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl\(12),
	combout => \L22|shl2[12]~feeder_combout\);

-- Location: FF_X77_Y7_N28
\L22|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(12));

-- Location: FF_X77_Y7_N16
\L22|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(13));

-- Location: FF_X77_Y7_N43
\L22|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(13));

-- Location: LABCELL_X77_Y7_N12
\L22|shl[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[14]~feeder_combout\ = \L22|shl2\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl2\(13),
	combout => \L22|shl[14]~feeder_combout\);

-- Location: FF_X77_Y7_N14
\L22|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[14]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(14));

-- Location: FF_X77_Y7_N22
\L22|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(14));

-- Location: LABCELL_X77_Y7_N51
\L22|shl[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[15]~15_combout\ = ( \L22|shl2\(14) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L22|shl2\(14) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl2\(14),
	combout => \L22|shl[15]~15_combout\);

-- Location: FF_X77_Y7_N52
\L22|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[15]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[15]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N18
\L22|shl[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[15]~14_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L22|shl[15]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L22|shl[15]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000010001010100000000010101000100000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L22|ALT_INV_shl[15]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[15]~14_combout\);

-- Location: FF_X77_Y7_N20
\L22|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[15]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(15));

-- Location: LABCELL_X77_Y7_N48
\L22|shl[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[16]~13_combout\ = ( \L22|shl2\(15) & ( !\L30|shl[22]~1_combout\ ) ) # ( !\L22|shl2\(15) & ( \L30|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl2\(15),
	combout => \L22|shl[16]~13_combout\);

-- Location: FF_X77_Y7_N50
\L22|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[16]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[16]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N9
\L22|shl[16]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[16]~12_combout\ = ( \L22|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L30|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (\L45|Equal2~0_combout\)))) ) ) # ( !\L22|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L30|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010101000101000000010100010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl[16]~_emulated_q\,
	combout => \L22|shl[16]~12_combout\);

-- Location: FF_X77_Y7_N10
\L22|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[16]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(16));

-- Location: LABCELL_X77_Y7_N36
\L22|shl[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[17]~11_combout\ = !\L22|shl2\(16) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(16),
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[17]~11_combout\);

-- Location: FF_X77_Y7_N37
\L22|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[17]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[17]~_emulated_q\);

-- Location: LABCELL_X77_Y7_N6
\L22|shl[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[17]~10_combout\ = ( \L22|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) ) # ( !\L22|shl[17]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010100000100000101010001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl[17]~_emulated_q\,
	combout => \L22|shl[17]~10_combout\);

-- Location: FF_X77_Y7_N8
\L22|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[17]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(17));

-- Location: FF_X77_Y7_N40
\L22|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(18));

-- Location: FF_X75_Y9_N58
\L22|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(18));

-- Location: LABCELL_X75_Y9_N15
\L22|shl[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[19]~9_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L22|shl2\(18) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L22|shl2\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl2\(18),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L22|shl[19]~9_combout\);

-- Location: FF_X75_Y9_N17
\L22|shl[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[19]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[19]~_emulated_q\);

-- Location: LABCELL_X75_Y9_N54
\L22|shl[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[19]~8_combout\ = ( \L45|Equal2~1_combout\ & ( \L24|shl[24]~1_combout\ & ( (!\L22|shl[19]~_emulated_q\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L45|Equal2~1_combout\ & ( \L24|shl[24]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L22|shl[19]~_emulated_q\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L45|Equal2~1_combout\ & ( !\L24|shl[24]~1_combout\ & ( (\L22|shl[19]~_emulated_q\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L45|Equal2~1_combout\ & ( 
-- !\L24|shl[24]~1_combout\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L22|shl[19]~_emulated_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001000000010000001011000010110000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl[19]~_emulated_q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datae => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L22|shl[19]~8_combout\);

-- Location: FF_X75_Y9_N55
\L22|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[19]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(19));

-- Location: LABCELL_X75_Y9_N12
\L22|shl[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[20]~7_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L22|shl2\(19) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L22|shl2\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(19),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L22|shl[20]~7_combout\);

-- Location: FF_X75_Y9_N14
\L22|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[20]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[20]~_emulated_q\);

-- Location: LABCELL_X75_Y9_N27
\L22|shl[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[20]~6_combout\ = ( \L22|shl[20]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L22|shl[20]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L24|ALT_INV_shl[24]~1_combout\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L22|ALT_INV_shl[20]~_emulated_q\,
	combout => \L22|shl[20]~6_combout\);

-- Location: FF_X75_Y9_N28
\L22|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[20]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(20));

-- Location: LABCELL_X75_Y9_N9
\L22|shl[21]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[21]~5_combout\ = !\L22|shl2\(20) $ (!\L29|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(20),
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[21]~5_combout\);

-- Location: FF_X75_Y9_N11
\L22|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[21]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[21]~_emulated_q\);

-- Location: LABCELL_X75_Y9_N24
\L22|shl[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[21]~4_combout\ = ( \L22|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L22|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L22|ALT_INV_shl[21]~_emulated_q\,
	combout => \L22|shl[21]~4_combout\);

-- Location: FF_X75_Y9_N25
\L22|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[21]~4_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(21));

-- Location: LABCELL_X77_Y9_N57
\L22|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[22]~1_combout\ = ( \L18|shl[22]~1_combout\ & ( !\L22|shl2\(21) ) ) # ( !\L18|shl[22]~1_combout\ & ( \L22|shl2\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl2\(21),
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L22|shl[22]~1_combout\);

-- Location: FF_X77_Y9_N58
\L22|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[22]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[22]~_emulated_q\);

-- Location: LABCELL_X75_Y9_N42
\L22|shl[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[22]~0_combout\ = ( \L39|REG[22]~0_combout\ & ( \L22|shl[22]~_emulated_q\ & ( (!\L18|shl[22]~1_combout\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L39|REG[22]~0_combout\ & ( \L22|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L18|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L39|REG[22]~0_combout\ & ( !\L22|shl[22]~_emulated_q\ & ( (\L18|shl[22]~1_combout\ & (!\L31|shl[31]~22_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L39|REG[22]~0_combout\ & ( 
-- !\L22|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L18|shl[22]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000100010000000000101110110000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L22|ALT_INV_shl[22]~_emulated_q\,
	combout => \L22|shl[22]~0_combout\);

-- Location: FF_X75_Y9_N46
\L22|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl[22]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(22));

-- Location: FF_X84_Y8_N50
\L22|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(23));

-- Location: LABCELL_X80_Y7_N18
\L22|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[23]~feeder_combout\ = \L22|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl\(23),
	combout => \L22|shl2[23]~feeder_combout\);

-- Location: FF_X80_Y7_N19
\L22|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(23));

-- Location: LABCELL_X80_Y7_N42
\L22|shl[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[24]~feeder_combout\ = \L22|shl2\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl2\(23),
	combout => \L22|shl[24]~feeder_combout\);

-- Location: FF_X80_Y7_N44
\L22|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[24]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(24));

-- Location: LABCELL_X80_Y7_N21
\L22|shl2[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[24]~feeder_combout\ = \L22|shl\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl\(24),
	combout => \L22|shl2[24]~feeder_combout\);

-- Location: FF_X80_Y7_N22
\L22|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[24]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(24));

-- Location: FF_X80_Y7_N47
\L22|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(25));

-- Location: LABCELL_X80_Y7_N30
\L22|shl2[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[25]~feeder_combout\ = \L22|shl\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl\(25),
	combout => \L22|shl2[25]~feeder_combout\);

-- Location: FF_X80_Y7_N31
\L22|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[25]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(25));

-- Location: FF_X77_Y8_N26
\L22|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(26));

-- Location: LABCELL_X75_Y9_N39
\L22|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[26]~feeder_combout\ = \L22|shl\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl\(26),
	combout => \L22|shl2[26]~feeder_combout\);

-- Location: FF_X75_Y9_N41
\L22|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(26));

-- Location: FF_X77_Y9_N53
\L22|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(27));

-- Location: LABCELL_X75_Y9_N36
\L22|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[27]~feeder_combout\ = \L22|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl\(27),
	combout => \L22|shl2[27]~feeder_combout\);

-- Location: FF_X75_Y9_N38
\L22|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(27));

-- Location: LABCELL_X75_Y9_N21
\L22|shl[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[28]~3_combout\ = ( \L22|shl2\(27) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L22|shl2\(27) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L22|ALT_INV_shl2\(27),
	combout => \L22|shl[28]~3_combout\);

-- Location: FF_X75_Y9_N22
\L22|shl[28]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[28]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl[28]~_emulated_q\);

-- Location: LABCELL_X75_Y9_N18
\L22|shl[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[28]~2_combout\ = ( \L22|shl[28]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L22|shl[28]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000100000001110000010000001011000010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	dataf => \L22|ALT_INV_shl[28]~_emulated_q\,
	combout => \L22|shl[28]~2_combout\);

-- Location: FF_X75_Y9_N4
\L22|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl[28]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(28));

-- Location: LABCELL_X75_Y9_N51
\L22|shl[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl[29]~feeder_combout\ = \L22|shl2\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl2\(28),
	combout => \L22|shl[29]~feeder_combout\);

-- Location: FF_X75_Y9_N53
\L22|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl[29]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(29));

-- Location: LABCELL_X75_Y9_N0
\L22|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[29]~feeder_combout\ = \L22|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L22|ALT_INV_shl\(29),
	combout => \L22|shl2[29]~feeder_combout\);

-- Location: FF_X75_Y9_N2
\L22|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(29));

-- Location: FF_X75_Y9_N50
\L22|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(30));

-- Location: LABCELL_X75_Y9_N33
\L22|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L22|shl2[30]~feeder_combout\ = \L22|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L22|ALT_INV_shl\(30),
	combout => \L22|shl2[30]~feeder_combout\);

-- Location: FF_X75_Y9_N34
\L22|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L22|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl2\(30));

-- Location: FF_X83_Y8_N14
\L22|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L22|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L22|shl\(31));

-- Location: FF_X80_Y7_N14
\L30|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(31),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(31));

-- Location: FF_X78_Y8_N56
\L30|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(0));

-- Location: FF_X78_Y9_N22
\L30|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(0),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(0));

-- Location: LABCELL_X79_Y9_N30
\L30|shl[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[1]~feeder_combout\ = ( \L30|shl2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L30|ALT_INV_shl2\(0),
	combout => \L30|shl[1]~feeder_combout\);

-- Location: FF_X79_Y9_N31
\L30|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[1]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(1));

-- Location: LABCELL_X79_Y9_N27
\L30|shl2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[1]~feeder_combout\ = \L30|shl\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(1),
	combout => \L30|shl2[1]~feeder_combout\);

-- Location: FF_X79_Y9_N28
\L30|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[1]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(1));

-- Location: FF_X78_Y8_N59
\L30|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(1),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(2));

-- Location: LABCELL_X80_Y7_N54
\L30|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[2]~feeder_combout\ = \L30|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(2),
	combout => \L30|shl2[2]~feeder_combout\);

-- Location: FF_X80_Y7_N56
\L30|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(2));

-- Location: MLABCELL_X78_Y5_N39
\L30|shl[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[3]~17_combout\ = !\L30|shl2\(2) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(2),
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[3]~17_combout\);

-- Location: FF_X78_Y5_N41
\L30|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[3]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[3]~_emulated_q\);

-- Location: LABCELL_X80_Y7_N15
\L30|shl[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[3]~16_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[3]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[3]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010000000100010101000001000100010100000100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L30|ALT_INV_shl[3]~_emulated_q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[3]~16_combout\);

-- Location: FF_X80_Y7_N16
\L30|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[3]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(3));

-- Location: LABCELL_X74_Y8_N3
\L30|shl[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[4]~15_combout\ = ( \L27|shl[22]~1_combout\ & ( !\L30|shl2\(3) ) ) # ( !\L27|shl[22]~1_combout\ & ( \L30|shl2\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(3),
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[4]~15_combout\);

-- Location: FF_X74_Y8_N4
\L30|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[4]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[4]~_emulated_q\);

-- Location: LABCELL_X77_Y8_N45
\L30|shl[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[4]~14_combout\ = ( \L30|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) ) # ( !\L30|shl[4]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010000000110000101000001100000010100000110000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[7]~input_o\,
	datab => \L27|ALT_INV_shl[22]~1_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L30|ALT_INV_shl[4]~_emulated_q\,
	combout => \L30|shl[4]~14_combout\);

-- Location: FF_X77_Y8_N47
\L30|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[4]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(4));

-- Location: LABCELL_X79_Y9_N33
\L30|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[5]~feeder_combout\ = \L30|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(4),
	combout => \L30|shl[5]~feeder_combout\);

-- Location: FF_X79_Y9_N34
\L30|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(5));

-- Location: FF_X79_Y9_N25
\L30|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(5));

-- Location: LABCELL_X79_Y9_N21
\L25|shl[16]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[16]~5_combout\ = ( \L25|shl[16]~5_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\L39|REG[22]~0_combout\))) ) ) # ( !\L25|shl[16]~5_combout\ & ( (\L39|REG[22]~0_combout\ & (\L32|EA.E0~q\ & \L31|shl[31]~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011110000001100000000000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L39|ALT_INV_REG[22]~0_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L25|ALT_INV_shl[16]~5_combout\,
	combout => \L25|shl[16]~5_combout\);

-- Location: LABCELL_X79_Y9_N15
\L30|shl[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[6]~13_combout\ = ( \L25|shl[16]~5_combout\ & ( !\L30|shl2\(5) ) ) # ( !\L25|shl[16]~5_combout\ & ( \L30|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(5),
	dataf => \L25|ALT_INV_shl[16]~5_combout\,
	combout => \L30|shl[6]~13_combout\);

-- Location: FF_X79_Y9_N17
\L30|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[6]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[6]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N3
\L30|shl[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[6]~12_combout\ = ( \L25|shl[16]~5_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L30|shl[6]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\L39|REG[22]~0_combout\)))) ) ) # ( !\L25|shl[16]~5_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L30|shl[6]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101100000000101100010000000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L39|ALT_INV_REG[22]~0_combout\,
	datac => \L30|ALT_INV_shl[6]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L25|ALT_INV_shl[16]~5_combout\,
	combout => \L30|shl[6]~12_combout\);

-- Location: FF_X79_Y9_N5
\L30|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[6]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(6));

-- Location: LABCELL_X79_Y10_N18
\L30|shl[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[7]~11_combout\ = ( \L30|shl2\(6) & ( !\L28|shl[22]~1_combout\ ) ) # ( !\L30|shl2\(6) & ( \L28|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L30|ALT_INV_shl2\(6),
	combout => \L30|shl[7]~11_combout\);

-- Location: FF_X79_Y10_N19
\L30|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[7]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[7]~_emulated_q\);

-- Location: LABCELL_X79_Y11_N51
\L30|shl[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[7]~10_combout\ = ( \L32|EA.E0~q\ & ( \L31|shl[31]~22_combout\ ) ) # ( \L32|EA.E0~q\ & ( !\L31|shl[31]~22_combout\ & ( !\L30|shl[7]~_emulated_q\ $ (!\L28|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L30|ALT_INV_shl[7]~_emulated_q\,
	datad => \L28|ALT_INV_shl[22]~1_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L30|shl[7]~10_combout\);

-- Location: FF_X79_Y11_N52
\L30|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[7]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(7));

-- Location: FF_X79_Y11_N37
\L30|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(8));

-- Location: LABCELL_X79_Y11_N45
\L30|shl2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[8]~feeder_combout\ = \L30|shl\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(8),
	combout => \L30|shl2[8]~feeder_combout\);

-- Location: FF_X79_Y11_N46
\L30|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[8]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(8));

-- Location: FF_X79_Y11_N16
\L30|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(9));

-- Location: LABCELL_X79_Y11_N42
\L30|shl2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[9]~feeder_combout\ = \L30|shl\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L30|ALT_INV_shl\(9),
	combout => \L30|shl2[9]~feeder_combout\);

-- Location: FF_X79_Y11_N43
\L30|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[9]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(9));

-- Location: FF_X79_Y11_N14
\L30|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(10));

-- Location: FF_X79_Y11_N49
\L30|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(10),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(10));

-- Location: LABCELL_X79_Y11_N39
\L30|shl[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[11]~feeder_combout\ = \L30|shl2\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(10),
	combout => \L30|shl[11]~feeder_combout\);

-- Location: FF_X79_Y11_N40
\L30|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[11]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(11));

-- Location: FF_X79_Y11_N7
\L30|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(11),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(11));

-- Location: LABCELL_X79_Y10_N12
\L30|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[12]~feeder_combout\ = \L30|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(11),
	combout => \L30|shl[12]~feeder_combout\);

-- Location: FF_X79_Y10_N13
\L30|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(12));

-- Location: LABCELL_X81_Y10_N30
\L30|shl2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[12]~feeder_combout\ = \L30|shl\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl\(12),
	combout => \L30|shl2[12]~feeder_combout\);

-- Location: FF_X81_Y10_N31
\L30|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[12]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(12));

-- Location: LABCELL_X79_Y11_N0
\L30|shl[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[13]~feeder_combout\ = \L30|shl2\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(12),
	combout => \L30|shl[13]~feeder_combout\);

-- Location: FF_X79_Y11_N1
\L30|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[13]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(13));

-- Location: LABCELL_X79_Y11_N30
\L30|shl2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[13]~feeder_combout\ = \L30|shl\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl\(13),
	combout => \L30|shl2[13]~feeder_combout\);

-- Location: FF_X79_Y11_N31
\L30|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[13]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(13));

-- Location: LABCELL_X79_Y11_N3
\L30|shl[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[14]~feeder_combout\ = \L30|shl2\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(13),
	combout => \L30|shl[14]~feeder_combout\);

-- Location: FF_X79_Y11_N4
\L30|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[14]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(14));

-- Location: FF_X79_Y11_N34
\L30|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(14));

-- Location: LABCELL_X79_Y11_N54
\L30|shl[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[15]~feeder_combout\ = \L30|shl2\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(14),
	combout => \L30|shl[15]~feeder_combout\);

-- Location: FF_X79_Y11_N56
\L30|shl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[15]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(15));

-- Location: LABCELL_X79_Y11_N18
\L30|shl2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[15]~feeder_combout\ = \L30|shl\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L30|ALT_INV_shl\(15),
	combout => \L30|shl2[15]~feeder_combout\);

-- Location: FF_X79_Y11_N19
\L30|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[15]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(15));

-- Location: LABCELL_X79_Y11_N57
\L30|shl[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[16]~feeder_combout\ = \L30|shl2\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(15),
	combout => \L30|shl[16]~feeder_combout\);

-- Location: FF_X79_Y11_N58
\L30|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[16]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(16));

-- Location: LABCELL_X79_Y11_N21
\L30|shl2[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[16]~feeder_combout\ = \L30|shl\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl\(16),
	combout => \L30|shl2[16]~feeder_combout\);

-- Location: FF_X79_Y11_N22
\L30|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[16]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(16));

-- Location: LABCELL_X73_Y8_N36
\L30|shl[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[17]~9_combout\ = !\L18|shl[22]~1_combout\ $ (!\L30|shl2\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	datab => \L30|ALT_INV_shl2\(16),
	combout => \L30|shl[17]~9_combout\);

-- Location: FF_X73_Y8_N37
\L30|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[17]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[17]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N0
\L30|shl[17]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[17]~8_combout\ = ( \L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L30|shl[17]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) ) # ( !\L18|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L30|shl[17]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L39|REG[22]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001110000000000100111000000000111001000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L39|ALT_INV_REG[22]~0_combout\,
	datac => \L30|ALT_INV_shl[17]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L18|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[17]~8_combout\);

-- Location: FF_X79_Y9_N1
\L30|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[17]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(17));

-- Location: FF_X78_Y8_N26
\L30|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(18));

-- Location: FF_X79_Y9_N40
\L30|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(18));

-- Location: FF_X79_Y9_N43
\L30|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(19));

-- Location: LABCELL_X79_Y9_N36
\L30|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[19]~feeder_combout\ = \L30|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(19),
	combout => \L30|shl2[19]~feeder_combout\);

-- Location: FF_X79_Y9_N37
\L30|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(19));

-- Location: LABCELL_X79_Y9_N51
\L30|shl[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[20]~feeder_combout\ = \L30|shl2\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L30|ALT_INV_shl2\(19),
	combout => \L30|shl[20]~feeder_combout\);

-- Location: FF_X79_Y9_N52
\L30|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[20]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(20));

-- Location: FF_X79_Y9_N10
\L30|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(20),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(20));

-- Location: LABCELL_X79_Y9_N48
\L30|shl[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[21]~feeder_combout\ = \L30|shl2\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(20),
	combout => \L30|shl[21]~feeder_combout\);

-- Location: FF_X79_Y9_N49
\L30|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[21]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(21));

-- Location: FF_X79_Y9_N19
\L30|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(21),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(21));

-- Location: MLABCELL_X78_Y8_N51
\L30|shl[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[22]~3_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L30|shl2\(21) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L30|shl2\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(21),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[22]~3_combout\);

-- Location: LABCELL_X75_Y8_N39
\L30|shl[22]~_emulatedfeeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[22]~_emulatedfeeder_combout\ = \L30|shl[22]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~3_combout\,
	combout => \L30|shl[22]~_emulatedfeeder_combout\);

-- Location: FF_X75_Y8_N40
\L30|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[22]~_emulatedfeeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[22]~_emulated_q\);

-- Location: LABCELL_X79_Y10_N39
\L30|shl[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[22]~2_combout\ = ( \L30|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L30|shl[22]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100100000001100010010000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L30|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L30|ALT_INV_shl[22]~_emulated_q\,
	combout => \L30|shl[22]~2_combout\);

-- Location: FF_X79_Y10_N7
\L30|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl[22]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(22));

-- Location: FF_X79_Y10_N5
\L30|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(23));

-- Location: LABCELL_X80_Y11_N3
\L30|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[23]~feeder_combout\ = \L30|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl\(23),
	combout => \L30|shl2[23]~feeder_combout\);

-- Location: FF_X80_Y11_N5
\L30|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(23));

-- Location: LABCELL_X79_Y9_N12
\L30|shl[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[24]~5_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L30|shl2\(23) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L30|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L30|ALT_INV_shl2\(23),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[24]~5_combout\);

-- Location: FF_X79_Y9_N13
\L30|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[24]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[24]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N6
\L30|shl[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[24]~4_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[24]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L30|ALT_INV_shl[24]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[24]~4_combout\);

-- Location: FF_X80_Y9_N11
\L30|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl[24]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(24));

-- Location: MLABCELL_X78_Y10_N24
\L30|shl[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[25]~7_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L30|shl2\(24) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L30|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl2\(24),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L30|shl[25]~7_combout\);

-- Location: FF_X78_Y10_N26
\L30|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[25]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl[25]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N54
\L30|shl[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[25]~6_combout\ = ( \L30|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L30|shl[25]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110100000000000111010000000000101110000000000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L30|ALT_INV_shl[25]~_emulated_q\,
	combout => \L30|shl[25]~6_combout\);

-- Location: FF_X80_Y11_N59
\L30|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl[25]~6_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(25));

-- Location: FF_X80_Y11_N44
\L30|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(26));

-- Location: LABCELL_X75_Y8_N24
\L30|shl2[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[26]~feeder_combout\ = \L30|shl\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl\(26),
	combout => \L30|shl2[26]~feeder_combout\);

-- Location: FF_X75_Y8_N25
\L30|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[26]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(26));

-- Location: FF_X75_Y8_N11
\L30|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(27));

-- Location: LABCELL_X75_Y8_N27
\L30|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[27]~feeder_combout\ = \L30|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(27),
	combout => \L30|shl2[27]~feeder_combout\);

-- Location: FF_X75_Y8_N29
\L30|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(27));

-- Location: FF_X75_Y8_N35
\L30|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(28));

-- Location: FF_X82_Y6_N46
\L30|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(28));

-- Location: FF_X81_Y7_N35
\L30|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(29));

-- Location: MLABCELL_X82_Y7_N39
\L30|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl2[29]~feeder_combout\ = \L30|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl\(29),
	combout => \L30|shl2[29]~feeder_combout\);

-- Location: FF_X82_Y7_N40
\L30|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(29));

-- Location: FF_X79_Y8_N1
\L30|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(30));

-- Location: FF_X84_Y8_N1
\L30|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L30|shl\(30),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl2\(30));

-- Location: LABCELL_X83_Y8_N15
\L30|shl[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L30|shl[31]~feeder_combout\ = \L30|shl2\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl2\(30),
	combout => \L30|shl[31]~feeder_combout\);

-- Location: FF_X83_Y8_N17
\L30|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L30|shl[31]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L30|shl\(31));

-- Location: LABCELL_X83_Y8_N33
\L51|REG[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~5_combout\ = ( \L14|EA.S5~q\ & ( \L30|shl\(31) & ( \L22|shl\(31) ) ) ) # ( !\L14|EA.S5~q\ & ( \L30|shl\(31) & ( ((!\L14|EA.S4~q\ & (!\L14|EA.S6~q\ & \L14|EA.S7~q\))) # (\L22|shl\(31)) ) ) ) # ( \L14|EA.S5~q\ & ( !\L30|shl\(31) & ( 
-- \L22|shl\(31) ) ) ) # ( !\L14|EA.S5~q\ & ( !\L30|shl\(31) & ( (\L22|shl\(31) & (((!\L14|EA.S7~q\) # (\L14|EA.S6~q\)) # (\L14|EA.S4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011110000111100001111100011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S4~q\,
	datab => \L14|ALT_INV_EA.S6~q\,
	datac => \L22|ALT_INV_shl\(31),
	datad => \L14|ALT_INV_EA.S7~q\,
	datae => \L14|ALT_INV_EA.S5~q\,
	dataf => \L30|ALT_INV_shl\(31),
	combout => \L51|REG[31]~5_combout\);

-- Location: MLABCELL_X82_Y8_N27
\L51|REG[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~0_combout\ = ( \L14|WideOr1~1_combout\ & ( \L14|WideOr1~0_combout\ & ( \L51|REG[31]~5_combout\ ) ) ) # ( !\L14|WideOr1~1_combout\ & ( \L14|WideOr1~0_combout\ & ( (!\L14|EA.S7~q\ & ((\L18|shl\(31)))) # (\L14|EA.S7~q\ & 
-- (\L51|REG[31]~6_combout\)) ) ) ) # ( \L14|WideOr1~1_combout\ & ( !\L14|WideOr1~0_combout\ & ( \L18|shl\(31) ) ) ) # ( !\L14|WideOr1~1_combout\ & ( !\L14|WideOr1~0_combout\ & ( \L18|shl\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L51|ALT_INV_REG[31]~6_combout\,
	datab => \L51|ALT_INV_REG[31]~5_combout\,
	datac => \L18|ALT_INV_shl\(31),
	datad => \L14|ALT_INV_EA.S7~q\,
	datae => \L14|ALT_INV_WideOr1~1_combout\,
	dataf => \L14|ALT_INV_WideOr1~0_combout\,
	combout => \L51|REG[31]~0_combout\);

-- Location: LABCELL_X83_Y9_N30
\L14|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr3~0_combout\ = ( !\L14|EA.S4~q\ & ( (!\L14|EA.SC~q\ & (!\L14|EA.S8~q\ & !\L14|EA.S0~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L14|ALT_INV_EA.SC~q\,
	datac => \L14|ALT_INV_EA.S8~q\,
	datad => \L14|ALT_INV_EA.S0~q\,
	dataf => \L14|ALT_INV_EA.S4~q\,
	combout => \L14|WideOr3~0_combout\);

-- Location: LABCELL_X83_Y9_N39
\L14|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr2~combout\ = ( !\L14|EA.S5~q\ & ( \L14|WideOr3~0_combout\ & ( (!\L14|EA.S1~q\ & (!\L14|EA.S9~q\ & !\L14|EA.SD~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L14|ALT_INV_EA.S1~q\,
	datac => \L14|ALT_INV_EA.S9~q\,
	datad => \L14|ALT_INV_EA.SD~q\,
	datae => \L14|ALT_INV_EA.S5~q\,
	dataf => \L14|ALT_INV_WideOr3~0_combout\,
	combout => \L14|WideOr2~combout\);

-- Location: LABCELL_X75_Y6_N18
\L21|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[31]~feeder_combout\ = \L21|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl\(31),
	combout => \L21|shl2[31]~feeder_combout\);

-- Location: FF_X75_Y6_N20
\L21|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(31));

-- Location: MLABCELL_X82_Y6_N18
\L21|shl[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[0]~feeder_combout\ = \L21|shl2\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L21|ALT_INV_shl2\(31),
	combout => \L21|shl[0]~feeder_combout\);

-- Location: FF_X82_Y6_N19
\L21|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[0]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(0));

-- Location: MLABCELL_X82_Y7_N45
\L21|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[0]~feeder_combout\ = \L21|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl\(0),
	combout => \L21|shl2[0]~feeder_combout\);

-- Location: FF_X82_Y7_N46
\L21|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(0));

-- Location: MLABCELL_X78_Y5_N24
\L21|shl[1]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[1]~27_combout\ = !\L21|shl2\(0) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl2\(0),
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L21|shl[1]~27_combout\);

-- Location: FF_X78_Y5_N26
\L21|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[1]~27_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[1]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N33
\L21|shl[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[1]~26_combout\ = ( \L21|shl[1]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L21|shl[1]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L21|ALT_INV_shl[1]~_emulated_q\,
	combout => \L21|shl[1]~26_combout\);

-- Location: FF_X78_Y5_N35
\L21|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[1]~26_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(1));

-- Location: MLABCELL_X78_Y5_N9
\L21|shl[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[2]~25_combout\ = !\L24|shl[24]~1_combout\ $ (!\L21|shl2\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl[24]~1_combout\,
	datab => \L21|ALT_INV_shl2\(1),
	combout => \L21|shl[2]~25_combout\);

-- Location: FF_X78_Y5_N11
\L21|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[2]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[2]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N30
\L21|shl[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[2]~24_combout\ = ( \L21|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L21|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L24|ALT_INV_shl[24]~1_combout\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L21|ALT_INV_shl[2]~_emulated_q\,
	combout => \L21|shl[2]~24_combout\);

-- Location: FF_X78_Y5_N31
\L21|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[2]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(2));

-- Location: MLABCELL_X78_Y5_N27
\L21|shl[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[3]~23_combout\ = ( \L18|shl[28]~19_combout\ & ( !\L21|shl2\(2) ) ) # ( !\L18|shl[28]~19_combout\ & ( \L21|shl2\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl2\(2),
	dataf => \L18|ALT_INV_shl[28]~19_combout\,
	combout => \L21|shl[3]~23_combout\);

-- Location: FF_X78_Y5_N29
\L21|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[3]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[3]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N54
\L21|shl[3]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[3]~22_combout\ = ( \L21|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L21|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L21|ALT_INV_shl[3]~_emulated_q\,
	combout => \L21|shl[3]~22_combout\);

-- Location: FF_X78_Y5_N55
\L21|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[3]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(3));

-- Location: FF_X78_Y5_N2
\L21|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(4));

-- Location: LABCELL_X79_Y6_N3
\L21|shl2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[4]~feeder_combout\ = \L21|shl\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl\(4),
	combout => \L21|shl2[4]~feeder_combout\);

-- Location: FF_X79_Y6_N5
\L21|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[4]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(4));

-- Location: FF_X79_Y6_N34
\L21|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(5));

-- Location: FF_X79_Y6_N1
\L21|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(5));

-- Location: LABCELL_X79_Y6_N30
\L21|shl[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[6]~21_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L21|shl2\(5) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L21|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl2\(5),
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L21|shl[6]~21_combout\);

-- Location: FF_X79_Y6_N32
\L21|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[6]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[6]~_emulated_q\);

-- Location: LABCELL_X79_Y6_N57
\L21|shl[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[6]~20_combout\ = ( \L29|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) ) # ( 
-- \L29|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L21|shl[6]~_emulated_q\) ) ) ) # ( !\L29|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L21|shl[6]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L21|ALT_INV_shl[6]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L21|shl[6]~20_combout\);

-- Location: FF_X79_Y6_N59
\L21|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[6]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(6));

-- Location: LABCELL_X79_Y6_N24
\L21|shl[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[7]~19_combout\ = ( !\L29|shl[22]~1_combout\ & ( \L21|shl2\(6) ) ) # ( \L29|shl[22]~1_combout\ & ( !\L21|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(6),
	combout => \L21|shl[7]~19_combout\);

-- Location: FF_X79_Y6_N26
\L21|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[7]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[7]~_emulated_q\);

-- Location: LABCELL_X79_Y6_N15
\L21|shl[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[7]~18_combout\ = ( \L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & (!\L31|shl[31]~22_combout\ & (!\L21|shl[7]~_emulated_q\ $ (!\L29|shl[22]~1_combout\)))) ) ) # ( !\L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & ((!\L21|shl[7]~_emulated_q\ $ 
-- (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010001000101010101000100000100010000000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L21|ALT_INV_shl[7]~_emulated_q\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L45|ALT_INV_Equal2~0_combout\,
	combout => \L21|shl[7]~18_combout\);

-- Location: FF_X79_Y6_N17
\L21|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[7]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(7));

-- Location: LABCELL_X79_Y6_N45
\L21|shl[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[8]~17_combout\ = ( \L21|shl2\(7) & ( !\L18|shl[28]~19_combout\ ) ) # ( !\L21|shl2\(7) & ( \L18|shl[28]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[28]~19_combout\,
	dataf => \L21|ALT_INV_shl2\(7),
	combout => \L21|shl[8]~17_combout\);

-- Location: FF_X79_Y6_N47
\L21|shl[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[8]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[8]~_emulated_q\);

-- Location: LABCELL_X79_Y6_N12
\L21|shl[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[8]~16_combout\ = ( \L21|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) ) # ( !\L21|shl[8]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[28]~19_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L18|ALT_INV_shl[28]~19_combout\,
	datad => \L39|ALT_INV_REG~1_combout\,
	dataf => \L21|ALT_INV_shl[8]~_emulated_q\,
	combout => \L21|shl[8]~16_combout\);

-- Location: FF_X79_Y6_N13
\L21|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[8]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(8));

-- Location: LABCELL_X79_Y6_N42
\L21|shl[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[9]~15_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L21|shl2\(8) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L21|shl2\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl2\(8),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L21|shl[9]~15_combout\);

-- Location: FF_X79_Y6_N44
\L21|shl[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[9]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[9]~_emulated_q\);

-- Location: LABCELL_X79_Y6_N9
\L21|shl[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[9]~14_combout\ = ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L21|shl[9]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L21|shl[9]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010101000000010100010100000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L21|ALT_INV_shl[9]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L21|shl[9]~14_combout\);

-- Location: FF_X79_Y6_N10
\L21|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[9]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(9));

-- Location: FF_X79_Y6_N37
\L21|shl[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(9),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(10));

-- Location: LABCELL_X79_Y6_N51
\L21|shl2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[10]~feeder_combout\ = \L21|shl\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L21|ALT_INV_shl\(10),
	combout => \L21|shl2[10]~feeder_combout\);

-- Location: FF_X79_Y6_N53
\L21|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[10]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(10));

-- Location: LABCELL_X79_Y6_N18
\L21|shl[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[11]~feeder_combout\ = \L21|shl2\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl2\(10),
	combout => \L21|shl[11]~feeder_combout\);

-- Location: FF_X79_Y6_N19
\L21|shl[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[11]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(11));

-- Location: LABCELL_X79_Y6_N48
\L21|shl2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[11]~feeder_combout\ = \L21|shl\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl\(11),
	combout => \L21|shl2[11]~feeder_combout\);

-- Location: FF_X79_Y6_N49
\L21|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[11]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(11));

-- Location: LABCELL_X79_Y6_N21
\L21|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[12]~feeder_combout\ = \L21|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L21|ALT_INV_shl2\(11),
	combout => \L21|shl[12]~feeder_combout\);

-- Location: FF_X79_Y6_N22
\L21|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(12));

-- Location: FF_X79_Y6_N8
\L21|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(12));

-- Location: FF_X79_Y6_N40
\L21|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(13));

-- Location: FF_X79_Y6_N55
\L21|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(13));

-- Location: FF_X79_Y6_N29
\L21|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(14));

-- Location: FF_X78_Y5_N44
\L21|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(14));

-- Location: MLABCELL_X78_Y5_N36
\L21|shl[15]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[15]~13_combout\ = ( \L21|shl2\(14) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L21|shl2\(14) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(14),
	combout => \L21|shl[15]~13_combout\);

-- Location: FF_X78_Y5_N37
\L21|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[15]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[15]~_emulated_q\);

-- Location: MLABCELL_X78_Y5_N57
\L21|shl[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[15]~12_combout\ = ( \L21|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L21|shl[15]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L27|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L21|ALT_INV_shl[15]~_emulated_q\,
	combout => \L21|shl[15]~12_combout\);

-- Location: FF_X78_Y5_N59
\L21|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[15]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(15));

-- Location: MLABCELL_X78_Y5_N3
\L21|shl[16]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[16]~11_combout\ = ( \L21|shl2\(15) & ( !\L27|shl[22]~1_combout\ ) ) # ( !\L21|shl2\(15) & ( \L27|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(15),
	combout => \L21|shl[16]~11_combout\);

-- Location: FF_X78_Y5_N4
\L21|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[16]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[16]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N39
\L21|shl[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[16]~10_combout\ = ( \L21|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) ) # ( !\L21|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L27|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (!\SW[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110010000100000011001000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl[16]~_emulated_q\,
	combout => \L21|shl[16]~10_combout\);

-- Location: FF_X77_Y5_N40
\L21|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[16]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(16));

-- Location: FF_X77_Y5_N52
\L21|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(16),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(17));

-- Location: FF_X77_Y5_N37
\L21|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(17),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(17));

-- Location: FF_X77_Y5_N58
\L21|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(17),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(18));

-- Location: FF_X77_Y5_N47
\L21|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(18),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(18));

-- Location: LABCELL_X77_Y5_N9
\L21|shl[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[19]~9_combout\ = ( \L24|shl[24]~1_combout\ & ( !\L21|shl2\(18) ) ) # ( !\L24|shl[24]~1_combout\ & ( \L21|shl2\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl2\(18),
	dataf => \L24|ALT_INV_shl[24]~1_combout\,
	combout => \L21|shl[19]~9_combout\);

-- Location: FF_X77_Y5_N11
\L21|shl[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[19]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[19]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N42
\L21|shl[19]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[19]~8_combout\ = ( \L32|EA.E0~q\ & ( \L21|shl[19]~_emulated_q\ & ( (!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L21|shl[19]~_emulated_q\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111001000000000000000001101100011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L21|ALT_INV_shl[19]~_emulated_q\,
	combout => \L21|shl[19]~8_combout\);

-- Location: FF_X77_Y5_N43
\L21|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[19]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(19));

-- Location: LABCELL_X77_Y5_N6
\L21|shl[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[20]~7_combout\ = ( \L21|shl2\(19) & ( !\L24|shl[24]~1_combout\ ) ) # ( !\L21|shl2\(19) & ( \L24|shl[24]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L24|ALT_INV_shl[24]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(19),
	combout => \L21|shl[20]~7_combout\);

-- Location: FF_X77_Y5_N8
\L21|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[20]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[20]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N15
\L21|shl[20]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[20]~6_combout\ = ( \L21|shl[20]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) ) # ( !\L21|shl[20]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L24|shl[24]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L24|ALT_INV_shl[24]~1_combout\,
	datad => \L45|ALT_INV_Equal2~1_combout\,
	dataf => \L21|ALT_INV_shl[20]~_emulated_q\,
	combout => \L21|shl[20]~6_combout\);

-- Location: FF_X77_Y5_N16
\L21|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[20]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(20));

-- Location: LABCELL_X77_Y5_N33
\L21|shl[21]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[21]~5_combout\ = ( \L21|shl2\(20) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L21|shl2\(20) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(20),
	combout => \L21|shl[21]~5_combout\);

-- Location: FF_X77_Y5_N34
\L21|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[21]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[21]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N12
\L21|shl[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[21]~4_combout\ = ( \L21|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L21|shl[21]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L21|ALT_INV_shl[21]~_emulated_q\,
	combout => \L21|shl[21]~4_combout\);

-- Location: FF_X77_Y5_N14
\L21|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[21]~4_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(21));

-- Location: LABCELL_X77_Y5_N30
\L21|shl[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[22]~1_combout\ = ( \L21|shl2\(21) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L21|shl2\(21) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(21),
	combout => \L21|shl[22]~1_combout\);

-- Location: FF_X77_Y5_N32
\L21|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[22]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[22]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N21
\L21|shl[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[22]~0_combout\ = ( \L45|Equal2~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & (!\L29|shl[22]~1_combout\ $ (!\L21|shl[22]~_emulated_q\)))) ) ) # ( !\L45|Equal2~0_combout\ & ( (\L32|EA.E0~q\ & ((!\L29|shl[22]~1_combout\ $ 
-- (!\L21|shl[22]~_emulated_q\)) # (\L31|shl[31]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111011000000000100100000000000011110110000000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L21|ALT_INV_shl[22]~_emulated_q\,
	datad => \L32|ALT_INV_EA.E0~q\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	combout => \L21|shl[22]~0_combout\);

-- Location: FF_X77_Y5_N19
\L21|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl[22]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(22));

-- Location: LABCELL_X77_Y5_N27
\L21|shl[23]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[23]~3_combout\ = ( \L21|shl2\(22) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L21|shl2\(22) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L21|ALT_INV_shl2\(22),
	combout => \L21|shl[23]~3_combout\);

-- Location: FF_X77_Y5_N28
\L21|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl[23]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl[23]~_emulated_q\);

-- Location: LABCELL_X77_Y5_N24
\L21|shl[23]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl[23]~2_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L29|shl[22]~1_combout\ $ (!\L21|shl[23]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L21|ALT_INV_shl[23]~_emulated_q\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L21|shl[23]~2_combout\);

-- Location: LABCELL_X77_Y5_N3
\L21|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[23]~feeder_combout\ = ( \L21|shl[23]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L21|ALT_INV_shl[23]~2_combout\,
	combout => \L21|shl2[23]~feeder_combout\);

-- Location: FF_X77_Y5_N4
\L21|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(23));

-- Location: FF_X77_Y5_N56
\L21|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(23),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(24));

-- Location: LABCELL_X77_Y5_N0
\L21|shl2[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[24]~feeder_combout\ = \L21|shl\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl\(24),
	combout => \L21|shl2[24]~feeder_combout\);

-- Location: FF_X77_Y5_N2
\L21|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[24]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(24));

-- Location: FF_X77_Y5_N50
\L21|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(25));

-- Location: FF_X75_Y8_N16
\L21|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(25));

-- Location: FF_X75_Y8_N31
\L21|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(26));

-- Location: FF_X83_Y8_N8
\L21|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(26));

-- Location: FF_X85_Y8_N29
\L21|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(27));

-- Location: FF_X84_Y8_N44
\L21|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(27),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(27));

-- Location: FF_X80_Y5_N8
\L21|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(28));

-- Location: FF_X80_Y6_N1
\L21|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(28));

-- Location: FF_X83_Y7_N13
\L21|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(29));

-- Location: LABCELL_X83_Y7_N54
\L21|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[29]~feeder_combout\ = \L21|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl\(29),
	combout => \L21|shl2[29]~feeder_combout\);

-- Location: FF_X83_Y7_N55
\L21|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(29));

-- Location: FF_X85_Y8_N4
\L21|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(30));

-- Location: LABCELL_X85_Y8_N12
\L21|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L21|shl2[30]~feeder_combout\ = \L21|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L21|ALT_INV_shl\(30),
	combout => \L21|shl2[30]~feeder_combout\);

-- Location: FF_X85_Y8_N14
\L21|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L21|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl2\(30));

-- Location: FF_X82_Y8_N26
\L21|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L21|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L21|shl\(31));

-- Location: LABCELL_X80_Y7_N3
\L29|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[31]~feeder_combout\ = \L29|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl\(31),
	combout => \L29|shl2[31]~feeder_combout\);

-- Location: FF_X80_Y7_N5
\L29|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(31));

-- Location: FF_X74_Y6_N13
\L29|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(0));

-- Location: LABCELL_X74_Y6_N45
\L29|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[0]~feeder_combout\ = \L29|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl\(0),
	combout => \L29|shl2[0]~feeder_combout\);

-- Location: FF_X74_Y6_N46
\L29|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(0));

-- Location: LABCELL_X74_Y6_N15
\L29|shl[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[1]~feeder_combout\ = \L29|shl2\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(0),
	combout => \L29|shl[1]~feeder_combout\);

-- Location: FF_X74_Y6_N17
\L29|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[1]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(1));

-- Location: FF_X74_Y6_N20
\L29|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(1),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(1));

-- Location: LABCELL_X74_Y6_N48
\L29|shl[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[2]~25_combout\ = ( \L29|shl2\(1) & ( !\L18|shl[22]~1_combout\ ) ) # ( !\L29|shl2\(1) & ( \L18|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	dataf => \L29|ALT_INV_shl2\(1),
	combout => \L29|shl[2]~25_combout\);

-- Location: FF_X74_Y6_N49
\L29|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[2]~25_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[2]~_emulated_q\);

-- Location: LABCELL_X74_Y6_N21
\L29|shl[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[2]~24_combout\ = ( \L29|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) ) # ( !\L29|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((!\L39|REG[22]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000100010001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L39|ALT_INV_REG[22]~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L29|ALT_INV_shl[2]~_emulated_q\,
	combout => \L29|shl[2]~24_combout\);

-- Location: FF_X74_Y6_N22
\L29|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[2]~24_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(2));

-- Location: FF_X74_Y6_N52
\L29|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(3));

-- Location: LABCELL_X74_Y6_N36
\L29|shl2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[3]~feeder_combout\ = \L29|shl\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl\(3),
	combout => \L29|shl2[3]~feeder_combout\);

-- Location: FF_X74_Y6_N37
\L29|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[3]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(3));

-- Location: LABCELL_X74_Y6_N54
\L29|shl[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[4]~feeder_combout\ = \L29|shl2\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(3),
	combout => \L29|shl[4]~feeder_combout\);

-- Location: FF_X74_Y6_N55
\L29|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[4]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(4));

-- Location: FF_X74_Y6_N40
\L29|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(4),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(4));

-- Location: LABCELL_X73_Y10_N18
\L29|shl[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[5]~23_combout\ = ( \L29|shl[5]~21_combout\ & ( !\L29|shl2\(4) ) ) # ( !\L29|shl[5]~21_combout\ & ( \L29|shl2\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl2\(4),
	dataf => \L29|ALT_INV_shl[5]~21_combout\,
	combout => \L29|shl[5]~23_combout\);

-- Location: FF_X73_Y10_N19
\L29|shl[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[5]~23_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[5]~_emulated_q\);

-- Location: LABCELL_X73_Y10_N24
\L29|shl[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[5]~22_combout\ = ( \L45|Equal2~2_combout\ & ( \L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & ((!\L29|shl[5]~_emulated_q\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\L45|Equal2~2_combout\ & ( \L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & 
-- (!\L29|shl[5]~_emulated_q\ & !\L31|shl[31]~22_combout\)) ) ) ) # ( \L45|Equal2~2_combout\ & ( !\L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & ((\L31|shl[31]~22_combout\) # (\L29|shl[5]~_emulated_q\))) ) ) ) # ( !\L45|Equal2~2_combout\ & ( 
-- !\L29|shl[5]~21_combout\ & ( (\L32|EA.E0~q\ & (\L29|shl[5]~_emulated_q\ & !\L31|shl[31]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101010001010101000000010000000100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[5]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L45|ALT_INV_Equal2~2_combout\,
	dataf => \L29|ALT_INV_shl[5]~21_combout\,
	combout => \L29|shl[5]~22_combout\);

-- Location: FF_X73_Y10_N26
\L29|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[5]~22_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(5));

-- Location: LABCELL_X73_Y10_N6
\L29|shl[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[6]~19_combout\ = ( \L18|shl[24]~9_combout\ & ( !\L29|shl2\(5) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L29|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl2\(5),
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L29|shl[6]~19_combout\);

-- Location: FF_X73_Y10_N8
\L29|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[6]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[6]~_emulated_q\);

-- Location: LABCELL_X73_Y10_N51
\L29|shl[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[6]~18_combout\ = ( \L29|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L29|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L18|ALT_INV_shl[24]~9_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L29|ALT_INV_shl[6]~_emulated_q\,
	combout => \L29|shl[6]~18_combout\);

-- Location: FF_X73_Y10_N53
\L29|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[6]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(6));

-- Location: LABCELL_X73_Y10_N42
\L29|shl[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[7]~17_combout\ = ( \L18|shl[24]~9_combout\ & ( !\L29|shl2\(6) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L29|shl2\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(6),
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L29|shl[7]~17_combout\);

-- Location: FF_X73_Y10_N44
\L29|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[7]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[7]~_emulated_q\);

-- Location: LABCELL_X73_Y10_N48
\L29|shl[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[7]~16_combout\ = ( \L29|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L29|shl[7]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L18|shl[24]~9_combout\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000000101010001000001000101010000000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L18|ALT_INV_shl[24]~9_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L29|ALT_INV_shl[7]~_emulated_q\,
	combout => \L29|shl[7]~16_combout\);

-- Location: FF_X73_Y10_N49
\L29|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[7]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(7));

-- Location: FF_X73_Y10_N46
\L29|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(8));

-- Location: FF_X73_Y10_N28
\L29|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(8),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(8));

-- Location: FF_X84_Y10_N14
\L29|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(9));

-- Location: FF_X73_Y10_N1
\L29|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(9));

-- Location: LABCELL_X73_Y10_N21
\L29|shl[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[10]~15_combout\ = !\L29|shl2\(9) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(9),
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[10]~15_combout\);

-- Location: FF_X73_Y10_N23
\L29|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[10]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[10]~_emulated_q\);

-- Location: LABCELL_X73_Y10_N3
\L29|shl[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[10]~14_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[10]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010000010001010100000000010101000100000100010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L29|ALT_INV_shl[10]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[10]~14_combout\);

-- Location: FF_X73_Y10_N4
\L29|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[10]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(10));

-- Location: LABCELL_X79_Y12_N21
\L29|shl[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[11]~13_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L29|shl2\(10) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L29|shl2\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(10),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[11]~13_combout\);

-- Location: FF_X79_Y12_N22
\L29|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[11]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[11]~_emulated_q\);

-- Location: LABCELL_X79_Y12_N3
\L29|shl[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[11]~12_combout\ = ( \L29|shl[11]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & ((!\L30|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (\L45|Equal2~0_combout\)))) ) ) # ( !\L29|shl[11]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & ((\L30|shl[22]~1_combout\))) # (\L31|shl[31]~22_combout\ & (\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000101010000000100010101000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L30|ALT_INV_shl[22]~1_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L29|ALT_INV_shl[11]~_emulated_q\,
	combout => \L29|shl[11]~12_combout\);

-- Location: FF_X79_Y12_N4
\L29|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[11]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(11));

-- Location: LABCELL_X80_Y10_N33
\L29|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[12]~feeder_combout\ = \L29|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(11),
	combout => \L29|shl[12]~feeder_combout\);

-- Location: FF_X80_Y10_N35
\L29|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(12));

-- Location: FF_X81_Y9_N16
\L29|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(12));

-- Location: FF_X84_Y8_N26
\L29|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(13));

-- Location: FF_X82_Y10_N7
\L29|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(13));

-- Location: MLABCELL_X82_Y10_N12
\L29|shl[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[14]~11_combout\ = !\L29|shl2\(13) $ (!\L29|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(13),
	datac => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[14]~11_combout\);

-- Location: FF_X82_Y10_N13
\L29|shl[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[14]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[14]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N51
\L29|shl[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[14]~10_combout\ = ( \L45|Equal2~0_combout\ & ( \L29|shl[14]~_emulated_q\ & ( (!\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & !\L29|shl[22]~1_combout\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( \L29|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L29|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( \L45|Equal2~0_combout\ & ( !\L29|shl[14]~_emulated_q\ & ( (!\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & \L29|shl[22]~1_combout\)) ) ) ) # ( !\L45|Equal2~0_combout\ & ( 
-- !\L29|shl[14]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((\L29|shl[22]~1_combout\) # (\L31|shl[31]~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000000000010001000110011000100010010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	datae => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[14]~_emulated_q\,
	combout => \L29|shl[14]~10_combout\);

-- Location: FF_X82_Y10_N53
\L29|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[14]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(14));

-- Location: MLABCELL_X82_Y10_N18
\L29|shl[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[15]~feeder_combout\ = \L29|shl2\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(14),
	combout => \L29|shl[15]~feeder_combout\);

-- Location: FF_X82_Y10_N19
\L29|shl[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[15]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(15));

-- Location: FF_X82_Y10_N25
\L29|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(15),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(15));

-- Location: MLABCELL_X82_Y10_N21
\L29|shl[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[16]~feeder_combout\ = \L29|shl2\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl2\(15),
	combout => \L29|shl[16]~feeder_combout\);

-- Location: FF_X82_Y10_N22
\L29|shl[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[16]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(16));

-- Location: FF_X80_Y8_N8
\L29|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(16),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(16));

-- Location: FF_X85_Y8_N40
\L29|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(16),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(17));

-- Location: FF_X85_Y8_N52
\L29|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(17),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(17));

-- Location: LABCELL_X85_Y8_N30
\L29|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[18]~feeder_combout\ = \L29|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(17),
	combout => \L29|shl[18]~feeder_combout\);

-- Location: FF_X85_Y8_N31
\L29|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(18));

-- Location: MLABCELL_X84_Y8_N39
\L29|shl2[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[18]~feeder_combout\ = \L29|shl\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl\(18),
	combout => \L29|shl2[18]~feeder_combout\);

-- Location: FF_X84_Y8_N40
\L29|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[18]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(18));

-- Location: FF_X80_Y9_N17
\L29|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(19));

-- Location: LABCELL_X79_Y12_N48
\L29|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[19]~feeder_combout\ = \L29|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl\(19),
	combout => \L29|shl2[19]~feeder_combout\);

-- Location: FF_X79_Y12_N49
\L29|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(19));

-- Location: LABCELL_X80_Y10_N42
\L29|shl[20]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[20]~9_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L29|shl2\(19) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L29|shl2\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(19),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[20]~9_combout\);

-- Location: FF_X80_Y10_N43
\L29|shl[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[20]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[20]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N27
\L29|shl[20]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[20]~8_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[20]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[20]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L29|ALT_INV_shl[20]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[20]~8_combout\);

-- Location: FF_X80_Y9_N28
\L29|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[20]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(20));

-- Location: LABCELL_X80_Y9_N3
\L29|shl[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[21]~7_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L29|shl2\(20) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L29|shl2\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(20),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[21]~7_combout\);

-- Location: FF_X80_Y9_N4
\L29|shl[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[21]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[21]~_emulated_q\);

-- Location: LABCELL_X80_Y9_N24
\L29|shl[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[21]~6_combout\ = ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L29|shl[21]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) ) # ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L29|shl[21]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L29|ALT_INV_shl[21]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[21]~6_combout\);

-- Location: FF_X80_Y9_N25
\L29|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[21]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(21));

-- Location: LABCELL_X81_Y10_N0
\L29|shl[22]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[22]~3_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L29|shl2\(21) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L29|shl2\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl2\(21),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[22]~3_combout\);

-- Location: FF_X81_Y10_N2
\L29|shl[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[22]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[22]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N57
\L29|shl[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[22]~2_combout\ = ( \L29|shl[22]~_emulated_q\ & ( \L29|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\)) ) ) ) # ( !\L29|shl[22]~_emulated_q\ & ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( \L29|shl[22]~_emulated_q\ & ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( !\L29|shl[22]~_emulated_q\ & ( 
-- !\L29|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000001100100011001000110010001100100001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L29|ALT_INV_shl[22]~_emulated_q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[22]~2_combout\);

-- Location: FF_X81_Y10_N55
\L29|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl[22]~2_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(22));

-- Location: FF_X77_Y11_N25
\L29|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(23));

-- Location: LABCELL_X79_Y10_N30
\L29|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[23]~feeder_combout\ = \L29|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl\(23),
	combout => \L29|shl2[23]~feeder_combout\);

-- Location: FF_X79_Y10_N31
\L29|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(23));

-- Location: FF_X80_Y9_N32
\L29|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(23),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(24));

-- Location: FF_X84_Y8_N34
\L29|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(24),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(24));

-- Location: MLABCELL_X82_Y10_N15
\L29|shl[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[25]~5_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L29|shl2\(24) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L29|shl2\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl2\(24),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[25]~5_combout\);

-- Location: FF_X82_Y10_N17
\L29|shl[25]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl[25]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl[25]~_emulated_q\);

-- Location: LABCELL_X80_Y11_N27
\L29|shl[25]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl[25]~4_combout\ = ( \L29|shl[25]~_emulated_q\ & ( \L30|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & \L45|Equal2~0_combout\)) ) ) ) # ( !\L29|shl[25]~_emulated_q\ & ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~0_combout\))) ) ) ) # ( \L29|shl[25]~_emulated_q\ & ( !\L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~0_combout\))) ) ) ) # ( !\L29|shl[25]~_emulated_q\ & ( 
-- !\L30|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (\L32|EA.E0~q\ & \L45|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000010100000111100001010000011110000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L29|ALT_INV_shl[25]~_emulated_q\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L29|shl[25]~4_combout\);

-- Location: FF_X80_Y11_N25
\L29|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl[25]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(25));

-- Location: FF_X75_Y8_N49
\L29|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(26));

-- Location: FF_X75_Y8_N26
\L29|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(26));

-- Location: FF_X75_Y8_N2
\L29|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(27));

-- Location: LABCELL_X75_Y8_N45
\L29|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[27]~feeder_combout\ = \L29|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L29|ALT_INV_shl\(27),
	combout => \L29|shl2[27]~feeder_combout\);

-- Location: FF_X75_Y8_N47
\L29|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(27));

-- Location: FF_X75_Y8_N8
\L29|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(28));

-- Location: FF_X78_Y6_N55
\L29|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(28),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(28));

-- Location: FF_X83_Y7_N25
\L29|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(29));

-- Location: FF_X80_Y7_N58
\L29|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl\(29),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(29));

-- Location: FF_X85_Y8_N19
\L29|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(30));

-- Location: LABCELL_X85_Y8_N6
\L29|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L29|shl2[30]~feeder_combout\ = \L29|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L29|ALT_INV_shl\(30),
	combout => \L29|shl2[30]~feeder_combout\);

-- Location: FF_X85_Y8_N7
\L29|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L29|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl2\(30));

-- Location: FF_X82_Y8_N35
\L29|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L29|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L29|shl\(31));

-- Location: MLABCELL_X82_Y8_N9
\L51|REG[31]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~11_combout\ = ( \L14|EA.S7~q\ & ( \L29|shl\(31) & ( ((!\L14|EA.S4~q\ & (!\L14|EA.S6~q\ & !\L14|EA.S5~q\))) # (\L21|shl\(31)) ) ) ) # ( !\L14|EA.S7~q\ & ( \L29|shl\(31) & ( \L21|shl\(31) ) ) ) # ( \L14|EA.S7~q\ & ( !\L29|shl\(31) & ( 
-- (\L21|shl\(31) & (((\L14|EA.S5~q\) # (\L14|EA.S6~q\)) # (\L14|EA.S4~q\))) ) ) ) # ( !\L14|EA.S7~q\ & ( !\L29|shl\(31) & ( \L21|shl\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S4~q\,
	datab => \L14|ALT_INV_EA.S6~q\,
	datac => \L21|ALT_INV_shl\(31),
	datad => \L14|ALT_INV_EA.S5~q\,
	datae => \L14|ALT_INV_EA.S7~q\,
	dataf => \L29|ALT_INV_shl\(31),
	combout => \L51|REG[31]~11_combout\);

-- Location: LABCELL_X80_Y7_N6
\L17|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[31]~feeder_combout\ = \L17|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(31),
	combout => \L17|shl2[31]~feeder_combout\);

-- Location: FF_X80_Y7_N8
\L17|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(31));

-- Location: FF_X83_Y8_N52
\L17|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(0));

-- Location: LABCELL_X74_Y7_N12
\L17|shl2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[0]~feeder_combout\ = \L17|shl\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(0),
	combout => \L17|shl2[0]~feeder_combout\);

-- Location: FF_X74_Y7_N13
\L17|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[0]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(0));

-- Location: FF_X74_Y7_N10
\L17|shl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(0),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(1));

-- Location: LABCELL_X74_Y7_N27
\L17|shl2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[1]~feeder_combout\ = \L17|shl\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(1),
	combout => \L17|shl2[1]~feeder_combout\);

-- Location: FF_X74_Y7_N28
\L17|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[1]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(1));

-- Location: LABCELL_X74_Y7_N21
\L17|shl[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[2]~feeder_combout\ = \L17|shl2\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(1),
	combout => \L17|shl[2]~feeder_combout\);

-- Location: FF_X74_Y7_N22
\L17|shl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[2]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(2));

-- Location: LABCELL_X74_Y7_N24
\L17|shl2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[2]~feeder_combout\ = \L17|shl\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(2),
	combout => \L17|shl2[2]~feeder_combout\);

-- Location: FF_X74_Y7_N25
\L17|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[2]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(2));

-- Location: LABCELL_X74_Y7_N6
\L17|shl[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[3]~21_combout\ = !\L17|shl2\(2) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl2\(2),
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[3]~21_combout\);

-- Location: FF_X74_Y7_N8
\L17|shl[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[3]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[3]~_emulated_q\);

-- Location: LABCELL_X74_Y7_N3
\L17|shl[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[3]~20_combout\ = ( \L31|shl[31]~22_combout\ & ( \L17|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L17|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L27|shl[22]~1_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L17|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L17|shl[3]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L27|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010100000101000001010101000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L27|ALT_INV_shl[22]~1_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L17|ALT_INV_shl[3]~_emulated_q\,
	combout => \L17|shl[3]~20_combout\);

-- Location: FF_X74_Y7_N4
\L17|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[3]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(3));

-- Location: MLABCELL_X82_Y6_N48
\L17|shl[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[4]~19_combout\ = !\L17|shl2\(3) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(3),
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[4]~19_combout\);

-- Location: FF_X82_Y6_N49
\L17|shl[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[4]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[4]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N27
\L17|shl[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[4]~18_combout\ = ( \L32|EA.E0~q\ & ( \L30|shl[22]~1_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\L17|shl[4]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) ) # ( \L32|EA.E0~q\ & ( !\L30|shl[22]~1_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & (\L17|shl[4]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000111100000000000000001010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[4]~_emulated_q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[4]~18_combout\);

-- Location: FF_X82_Y10_N28
\L17|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[4]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(4));

-- Location: FF_X83_Y8_N25
\L17|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(4),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(5));

-- Location: FF_X81_Y9_N5
\L17|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(5));

-- Location: LABCELL_X74_Y7_N33
\L17|shl[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[6]~17_combout\ = !\L29|shl[22]~1_combout\ $ (!\L17|shl2\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datac => \L17|ALT_INV_shl2\(5),
	combout => \L17|shl[6]~17_combout\);

-- Location: FF_X74_Y7_N35
\L17|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[6]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[6]~_emulated_q\);

-- Location: LABCELL_X74_Y7_N51
\L17|shl[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[6]~16_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & !\L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L17|shl[6]~_emulated_q\ $ (!\L29|shl[22]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010001100000011000000010001001000100011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[6]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datad => \L29|ALT_INV_shl[22]~1_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L17|shl[6]~16_combout\);

-- Location: FF_X74_Y7_N53
\L17|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[6]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(6));

-- Location: LABCELL_X74_Y7_N30
\L17|shl[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[7]~15_combout\ = !\L29|shl[22]~1_combout\ $ (!\L17|shl2\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L17|ALT_INV_shl2\(6),
	combout => \L17|shl[7]~15_combout\);

-- Location: FF_X74_Y7_N31
\L17|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[7]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[7]~_emulated_q\);

-- Location: LABCELL_X74_Y7_N36
\L17|shl[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[7]~14_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & (!\L29|shl[22]~1_combout\ $ ((!\L17|shl[7]~_emulated_q\)))) # (\L31|shl[31]~22_combout\ & (((!\L45|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011011110110000000000000000000000110111101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	datab => \L17|ALT_INV_shl[7]~_emulated_q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	combout => \L17|shl[7]~14_combout\);

-- Location: FF_X74_Y7_N37
\L17|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[7]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(7));

-- Location: FF_X74_Y7_N47
\L17|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(8));

-- Location: LABCELL_X81_Y11_N33
\L17|shl2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[8]~feeder_combout\ = \L17|shl\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl\(8),
	combout => \L17|shl2[8]~feeder_combout\);

-- Location: FF_X81_Y11_N34
\L17|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[8]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(8));

-- Location: LABCELL_X81_Y11_N15
\L17|shl[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[9]~feeder_combout\ = \L17|shl2\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl2\(8),
	combout => \L17|shl[9]~feeder_combout\);

-- Location: FF_X81_Y11_N16
\L17|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[9]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(9));

-- Location: FF_X81_Y11_N8
\L17|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(9),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(9));

-- Location: LABCELL_X81_Y11_N54
\L17|shl[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[10]~13_combout\ = !\L17|shl2\(9) $ (!\L30|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(9),
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[10]~13_combout\);

-- Location: FF_X81_Y11_N55
\L17|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[10]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[10]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N3
\L17|shl[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[10]~12_combout\ = ( \L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (!\L17|shl[10]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L17|shl[10]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000011001100100010001000100000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[10]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[10]~12_combout\);

-- Location: FF_X80_Y12_N4
\L17|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[10]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(10));

-- Location: LABCELL_X80_Y12_N39
\L17|shl[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[11]~11_combout\ = ( \L17|shl2\(10) & ( !\L30|shl[22]~1_combout\ ) ) # ( !\L17|shl2\(10) & ( \L30|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L17|ALT_INV_shl2\(10),
	combout => \L17|shl[11]~11_combout\);

-- Location: FF_X80_Y12_N40
\L17|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[11]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[11]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N51
\L17|shl[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[11]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L30|shl[22]~1_combout\ & ( (!\L17|shl[11]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L30|shl[22]~1_combout\ & ( (\L17|shl[11]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000011001100100010001000100000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl[11]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[11]~10_combout\);

-- Location: FF_X80_Y12_N52
\L17|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[11]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(11));

-- Location: FF_X79_Y8_N25
\L17|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(11),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(12));

-- Location: FF_X80_Y12_N1
\L17|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(12));

-- Location: FF_X77_Y11_N28
\L17|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(13));

-- Location: FF_X80_Y12_N16
\L17|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(13));

-- Location: FF_X80_Y12_N22
\L17|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(14));

-- Location: FF_X80_Y12_N29
\L17|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(14));

-- Location: LABCELL_X80_Y12_N18
\L17|shl[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[15]~9_combout\ = ( \L28|shl[22]~1_combout\ & ( !\L17|shl2\(14) ) ) # ( !\L28|shl[22]~1_combout\ & ( \L17|shl2\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl2\(14),
	datae => \L28|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[15]~9_combout\);

-- Location: FF_X80_Y12_N19
\L17|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[15]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[15]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N24
\L17|shl[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[15]~8_combout\ = ( \L28|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( !\L28|shl[22]~1_combout\ & ( \L31|shl[31]~22_combout\ & ( \L32|EA.E0~q\ ) ) ) # ( \L28|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( 
-- (\L32|EA.E0~q\ & !\L17|shl[15]~_emulated_q\) ) ) ) # ( !\L28|shl[22]~1_combout\ & ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L17|shl[15]~_emulated_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010001000100010001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L17|ALT_INV_shl[15]~_emulated_q\,
	datae => \L28|ALT_INV_shl[22]~1_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L17|shl[15]~8_combout\);

-- Location: FF_X80_Y12_N25
\L17|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[15]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(15));

-- Location: LABCELL_X80_Y12_N54
\L17|shl[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[16]~7_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L17|shl2\(15) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L17|shl2\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl2\(15),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[16]~7_combout\);

-- Location: FF_X80_Y12_N55
\L17|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[16]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[16]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N12
\L17|shl[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[16]~6_combout\ = ( \L31|shl[31]~22_combout\ & ( \L17|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L17|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L30|shl[22]~1_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L17|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L17|shl[16]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L30|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001010000010101000100010001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datac => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L17|ALT_INV_shl[16]~_emulated_q\,
	combout => \L17|shl[16]~6_combout\);

-- Location: FF_X80_Y12_N13
\L17|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[16]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(16));

-- Location: LABCELL_X80_Y12_N9
\L17|shl[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[17]~feeder_combout\ = \L17|shl2\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(16),
	combout => \L17|shl[17]~feeder_combout\);

-- Location: FF_X80_Y12_N10
\L17|shl[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[17]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(17));

-- Location: FF_X80_Y12_N49
\L17|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(17),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(17));

-- Location: LABCELL_X81_Y10_N12
\L17|shl[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[18]~feeder_combout\ = \L17|shl2\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl2\(17),
	combout => \L17|shl[18]~feeder_combout\);

-- Location: FF_X81_Y10_N13
\L17|shl[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[18]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(18));

-- Location: MLABCELL_X84_Y8_N30
\L17|shl2[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[18]~feeder_combout\ = \L17|shl\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl\(18),
	combout => \L17|shl2[18]~feeder_combout\);

-- Location: FF_X84_Y8_N31
\L17|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[18]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(18));

-- Location: LABCELL_X79_Y8_N0
\L17|shl[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[19]~feeder_combout\ = \L17|shl2\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(18),
	combout => \L17|shl[19]~feeder_combout\);

-- Location: FF_X79_Y8_N2
\L17|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[19]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(19));

-- Location: MLABCELL_X82_Y7_N54
\L17|shl2[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[19]~feeder_combout\ = \L17|shl\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl\(19),
	combout => \L17|shl2[19]~feeder_combout\);

-- Location: FF_X82_Y7_N55
\L17|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[19]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(19));

-- Location: FF_X81_Y7_N22
\L17|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(20));

-- Location: LABCELL_X80_Y7_N9
\L17|shl2[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[20]~feeder_combout\ = \L17|shl\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl\(20),
	combout => \L17|shl2[20]~feeder_combout\);

-- Location: FF_X80_Y7_N10
\L17|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[20]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(20));

-- Location: FF_X79_Y8_N28
\L17|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(20),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(21));

-- Location: LABCELL_X77_Y8_N18
\L17|shl2[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[21]~feeder_combout\ = \L17|shl\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(21),
	combout => \L17|shl2[21]~feeder_combout\);

-- Location: FF_X77_Y8_N20
\L17|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[21]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(21));

-- Location: FF_X77_Y8_N13
\L17|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(22));

-- Location: LABCELL_X81_Y10_N9
\L17|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[22]~feeder_combout\ = \L17|shl\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl\(22),
	combout => \L17|shl2[22]~feeder_combout\);

-- Location: FF_X81_Y10_N11
\L17|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(22));

-- Location: LABCELL_X81_Y10_N36
\L17|shl[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[23]~1_combout\ = ( \L29|shl[22]~1_combout\ & ( !\L17|shl2\(22) ) ) # ( !\L29|shl[22]~1_combout\ & ( \L17|shl2\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl2\(22),
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[23]~1_combout\);

-- Location: FF_X81_Y10_N38
\L17|shl[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[23]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[23]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N21
\L17|shl[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[23]~0_combout\ = ( \L17|shl[23]~_emulated_q\ & ( \L29|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\ & \L32|EA.E0~q\)) ) ) ) # ( !\L17|shl[23]~_emulated_q\ & ( \L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( \L17|shl[23]~_emulated_q\ & ( !\L29|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (!\L45|Equal2~0_combout\))) ) ) ) # ( !\L17|shl[23]~_emulated_q\ & ( 
-- !\L29|shl[22]~1_combout\ & ( (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\ & \L32|EA.E0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000011100000111000001110000011100000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datae => \L17|ALT_INV_shl[23]~_emulated_q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L17|shl[23]~0_combout\);

-- Location: FF_X81_Y10_N19
\L17|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl[23]~0_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(23));

-- Location: LABCELL_X81_Y10_N39
\L17|shl[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[24]~5_combout\ = ( \L17|shl[24]~3_combout\ & ( !\L17|shl2\(23) ) ) # ( !\L17|shl[24]~3_combout\ & ( \L17|shl2\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl2\(23),
	dataf => \L17|ALT_INV_shl[24]~3_combout\,
	combout => \L17|shl[24]~5_combout\);

-- Location: FF_X81_Y10_N41
\L17|shl[24]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl[24]~5_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl[24]~_emulated_q\);

-- Location: LABCELL_X81_Y10_N48
\L17|shl[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl[24]~4_combout\ = ( \L32|EA.E0~q\ & ( (!\L31|shl[31]~22_combout\ & ((!\L17|shl[24]~3_combout\ $ (!\L17|shl[24]~_emulated_q\)))) # (\L31|shl[31]~22_combout\ & (\L39|REG~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011101100010001101110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L39|ALT_INV_REG~1_combout\,
	datac => \L17|ALT_INV_shl[24]~3_combout\,
	datad => \L17|ALT_INV_shl[24]~_emulated_q\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L17|shl[24]~4_combout\);

-- Location: FF_X81_Y10_N52
\L17|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl[24]~4_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(24));

-- Location: FF_X80_Y6_N43
\L17|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(25));

-- Location: FF_X81_Y7_N47
\L17|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(25),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(25));

-- Location: FF_X81_Y7_N13
\L17|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(26));

-- Location: FF_X74_Y7_N1
\L17|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(26));

-- Location: FF_X75_Y7_N13
\L17|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(27));

-- Location: LABCELL_X74_Y7_N57
\L17|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[27]~feeder_combout\ = \L17|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L17|ALT_INV_shl\(27),
	combout => \L17|shl2[27]~feeder_combout\);

-- Location: FF_X74_Y7_N58
\L17|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(27));

-- Location: FF_X78_Y6_N22
\L17|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(28));

-- Location: LABCELL_X80_Y7_N0
\L17|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[28]~feeder_combout\ = \L17|shl\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L17|ALT_INV_shl\(28),
	combout => \L17|shl2[28]~feeder_combout\);

-- Location: FF_X80_Y7_N1
\L17|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(28));

-- Location: FF_X83_Y8_N1
\L17|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(29));

-- Location: MLABCELL_X84_Y8_N15
\L17|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L17|shl2[29]~feeder_combout\ = \L17|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L17|ALT_INV_shl\(29),
	combout => \L17|shl2[29]~feeder_combout\);

-- Location: FF_X84_Y8_N16
\L17|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L17|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(29));

-- Location: FF_X83_Y8_N22
\L17|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(30));

-- Location: FF_X83_Y8_N43
\L17|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl\(30),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl2\(30));

-- Location: FF_X82_Y8_N32
\L17|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L17|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L17|shl\(31));

-- Location: LABCELL_X74_Y9_N3
\L25|shl2[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[31]~feeder_combout\ = \L25|shl\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl\(31),
	combout => \L25|shl2[31]~feeder_combout\);

-- Location: FF_X74_Y9_N4
\L25|shl2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[31]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(31));

-- Location: FF_X73_Y10_N40
\L25|shl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(31),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(0));

-- Location: FF_X73_Y10_N56
\L25|shl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(0),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(0));

-- Location: LABCELL_X73_Y10_N36
\L25|shl[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[1]~21_combout\ = ( !\L27|shl[22]~1_combout\ & ( \L25|shl2\(0) ) ) # ( \L27|shl[22]~1_combout\ & ( !\L25|shl2\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \L27|ALT_INV_shl[22]~1_combout\,
	dataf => \L25|ALT_INV_shl2\(0),
	combout => \L25|shl[1]~21_combout\);

-- Location: FF_X73_Y10_N37
\L25|shl[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[1]~21_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[1]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N30
\L25|shl[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[1]~20_combout\ = ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L25|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) ) # ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L25|shl[1]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L25|ALT_INV_shl[1]~_emulated_q\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L25|shl[1]~20_combout\);

-- Location: FF_X77_Y10_N32
\L25|shl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[1]~20_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(1));

-- Location: LABCELL_X77_Y10_N6
\L25|shl[2]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[2]~19_combout\ = !\L30|shl[22]~1_combout\ $ (!\L25|shl2\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L25|ALT_INV_shl2\(1),
	combout => \L25|shl[2]~19_combout\);

-- Location: FF_X77_Y10_N8
\L25|shl[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[2]~19_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[2]~_emulated_q\);

-- Location: LABCELL_X77_Y10_N45
\L25|shl[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[2]~18_combout\ = ( \L31|shl[31]~22_combout\ & ( \L25|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L25|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & !\L30|shl[22]~1_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L25|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L25|shl[2]~_emulated_q\ & ( (\L32|EA.E0~q\ & \L30|shl[22]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000101010101000100010001000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L30|ALT_INV_shl[22]~1_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L25|ALT_INV_shl[2]~_emulated_q\,
	combout => \L25|shl[2]~18_combout\);

-- Location: FF_X77_Y10_N47
\L25|shl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[2]~18_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(2));

-- Location: FF_X78_Y9_N17
\L25|shl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(2),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(3));

-- Location: FF_X73_Y8_N52
\L25|shl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(3),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(3));

-- Location: FF_X77_Y8_N16
\L25|shl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(3),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(4));

-- Location: LABCELL_X73_Y8_N42
\L25|shl2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[4]~feeder_combout\ = \L25|shl\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl\(4),
	combout => \L25|shl2[4]~feeder_combout\);

-- Location: FF_X73_Y8_N43
\L25|shl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[4]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(4));

-- Location: LABCELL_X73_Y8_N33
\L25|shl[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[5]~feeder_combout\ = \L25|shl2\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl2\(4),
	combout => \L25|shl[5]~feeder_combout\);

-- Location: FF_X73_Y8_N34
\L25|shl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[5]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(5));

-- Location: FF_X73_Y8_N47
\L25|shl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(5),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(5));

-- Location: LABCELL_X73_Y8_N12
\L25|shl[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[6]~17_combout\ = ( \L18|shl[23]~5_combout\ & ( !\L25|shl2\(5) ) ) # ( !\L18|shl[23]~5_combout\ & ( \L25|shl2\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl2\(5),
	datae => \L18|ALT_INV_shl[23]~5_combout\,
	combout => \L25|shl[6]~17_combout\);

-- Location: FF_X73_Y8_N14
\L25|shl[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[6]~17_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[6]~_emulated_q\);

-- Location: LABCELL_X73_Y8_N48
\L25|shl[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[6]~16_combout\ = ( \L18|shl[23]~5_combout\ & ( \L25|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & (\L31|shl[31]~22_combout\ & \L45|Equal2~1_combout\)) ) ) ) # ( !\L18|shl[23]~5_combout\ & ( \L25|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~1_combout\))) ) ) ) # ( \L18|shl[23]~5_combout\ & ( !\L25|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\) # (\L45|Equal2~1_combout\))) ) ) ) # ( !\L18|shl[23]~5_combout\ & ( 
-- !\L25|shl[6]~_emulated_q\ & ( (\L32|EA.E0~q\ & (\L31|shl[31]~22_combout\ & \L45|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010001010100010101000101010001010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L45|ALT_INV_Equal2~1_combout\,
	datae => \L18|ALT_INV_shl[23]~5_combout\,
	dataf => \L25|ALT_INV_shl[6]~_emulated_q\,
	combout => \L25|shl[6]~16_combout\);

-- Location: FF_X73_Y8_N50
\L25|shl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[6]~16_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(6));

-- Location: LABCELL_X74_Y8_N42
\L25|shl[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[7]~15_combout\ = ( \L25|shl2\(6) & ( !\L29|shl[22]~1_combout\ ) ) # ( !\L25|shl2\(6) & ( \L29|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L29|ALT_INV_shl[22]~1_combout\,
	dataf => \L25|ALT_INV_shl2\(6),
	combout => \L25|shl[7]~15_combout\);

-- Location: FF_X74_Y8_N43
\L25|shl[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[7]~15_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[7]~_emulated_q\);

-- Location: MLABCELL_X82_Y10_N3
\L25|shl[7]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[7]~14_combout\ = ( \L32|EA.E0~q\ & ( \L29|shl[22]~1_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\L25|shl[7]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) ) # ( \L32|EA.E0~q\ & ( !\L29|shl[22]~1_combout\ & ( 
-- (!\L31|shl[31]~22_combout\ & ((\L25|shl[7]~_emulated_q\))) # (\L31|shl[31]~22_combout\ & (!\L45|Equal2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111010101000000000000000001111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L45|ALT_INV_Equal2~0_combout\,
	datac => \L25|ALT_INV_shl[7]~_emulated_q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E0~q\,
	dataf => \L29|ALT_INV_shl[22]~1_combout\,
	combout => \L25|shl[7]~14_combout\);

-- Location: FF_X82_Y10_N4
\L25|shl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[7]~14_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(7));

-- Location: FF_X83_Y10_N1
\L25|shl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(7),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(8));

-- Location: MLABCELL_X82_Y10_N36
\L25|shl2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[8]~feeder_combout\ = \L25|shl\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl\(8),
	combout => \L25|shl2[8]~feeder_combout\);

-- Location: FF_X82_Y10_N37
\L25|shl2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[8]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(8));

-- Location: FF_X78_Y10_N41
\L25|shl[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(8),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(9));

-- Location: MLABCELL_X78_Y11_N39
\L25|shl2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[9]~feeder_combout\ = \L25|shl\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl\(9),
	combout => \L25|shl2[9]~feeder_combout\);

-- Location: FF_X78_Y11_N41
\L25|shl2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[9]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(9));

-- Location: MLABCELL_X78_Y10_N18
\L25|shl[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[10]~13_combout\ = ( \L30|shl[22]~1_combout\ & ( !\L25|shl2\(9) ) ) # ( !\L30|shl[22]~1_combout\ & ( \L25|shl2\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl2\(9),
	dataf => \L30|ALT_INV_shl[22]~1_combout\,
	combout => \L25|shl[10]~13_combout\);

-- Location: FF_X78_Y10_N20
\L25|shl[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[10]~13_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[10]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N45
\L25|shl[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[10]~12_combout\ = ( \L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & \L45|Equal2~0_combout\) ) ) # ( !\L31|shl[31]~22_combout\ & ( (\L32|EA.E0~q\ & (!\L30|shl[22]~1_combout\ $ (!\L25|shl[10]~_emulated_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L25|ALT_INV_shl[10]~_emulated_q\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L25|shl[10]~12_combout\);

-- Location: FF_X80_Y12_N46
\L25|shl2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[10]~12_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(10));

-- Location: LABCELL_X79_Y12_N18
\L25|shl[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[11]~11_combout\ = ( \L25|shl2\(10) & ( !\L30|shl[22]~1_combout\ ) ) # ( !\L25|shl2\(10) & ( \L30|shl[22]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L30|ALT_INV_shl[22]~1_combout\,
	dataf => \L25|ALT_INV_shl2\(10),
	combout => \L25|shl[11]~11_combout\);

-- Location: FF_X79_Y12_N20
\L25|shl[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[11]~11_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[11]~_emulated_q\);

-- Location: LABCELL_X80_Y12_N42
\L25|shl[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[11]~10_combout\ = ( \L25|shl[11]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) ) # ( !\L25|shl[11]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L30|shl[22]~1_combout\)) # (\L31|shl[31]~22_combout\ & ((\L45|Equal2~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001100100000001000110010000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[22]~1_combout\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L45|ALT_INV_Equal2~0_combout\,
	dataf => \L25|ALT_INV_shl[11]~_emulated_q\,
	combout => \L25|shl[11]~10_combout\);

-- Location: FF_X80_Y12_N43
\L25|shl2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[11]~10_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(11));

-- Location: LABCELL_X83_Y8_N12
\L25|shl[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[12]~feeder_combout\ = \L25|shl2\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L25|ALT_INV_shl2\(11),
	combout => \L25|shl[12]~feeder_combout\);

-- Location: FF_X83_Y8_N13
\L25|shl[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[12]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(12));

-- Location: FF_X77_Y8_N19
\L25|shl2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(12),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(12));

-- Location: FF_X78_Y8_N31
\L25|shl[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(12),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(13));

-- Location: FF_X80_Y8_N38
\L25|shl2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(13),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(13));

-- Location: FF_X79_Y8_N46
\L25|shl[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(13),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(14));

-- Location: FF_X75_Y8_N44
\L25|shl2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(14),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(14));

-- Location: MLABCELL_X78_Y4_N30
\L25|shl[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[15]~9_combout\ = !\L25|shl2\(14) $ (!\L27|shl[22]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl2\(14),
	datac => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L25|shl[15]~9_combout\);

-- Location: FF_X78_Y4_N32
\L25|shl[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[15]~9_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[15]~_emulated_q\);

-- Location: LABCELL_X73_Y8_N0
\L25|shl[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[15]~8_combout\ = ( \L31|shl[31]~22_combout\ & ( \L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L27|shl[22]~1_combout\ & ( (!\L25|shl[15]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L27|shl[22]~1_combout\ & ( (\L32|EA.E0~q\ & !\SW[7]~input_o\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L27|shl[22]~1_combout\ & ( (\L25|shl[15]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000000000001010000010100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl[15]~_emulated_q\,
	datac => \L32|ALT_INV_EA.E0~q\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L27|ALT_INV_shl[22]~1_combout\,
	combout => \L25|shl[15]~8_combout\);

-- Location: FF_X73_Y8_N1
\L25|shl2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[15]~8_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(15));

-- Location: LABCELL_X79_Y9_N57
\L25|shl[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[16]~7_combout\ = ( \L25|shl[16]~5_combout\ & ( !\L25|shl2\(15) ) ) # ( !\L25|shl[16]~5_combout\ & ( \L25|shl2\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L25|ALT_INV_shl2\(15),
	dataf => \L25|ALT_INV_shl[16]~5_combout\,
	combout => \L25|shl[16]~7_combout\);

-- Location: FF_X79_Y9_N59
\L25|shl[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[16]~7_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[16]~_emulated_q\);

-- Location: LABCELL_X79_Y9_N6
\L25|shl[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[16]~6_combout\ = ( \L31|shl[31]~22_combout\ & ( \L25|shl[16]~5_combout\ & ( (\L32|EA.E0~q\ & \L39|REG[22]~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L25|shl[16]~5_combout\ & ( (!\L25|shl[16]~_emulated_q\ & \L32|EA.E0~q\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\L25|shl[16]~5_combout\ & ( (\L32|EA.E0~q\ & \L39|REG[22]~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L25|shl[16]~5_combout\ & ( (\L25|shl[16]~_emulated_q\ & \L32|EA.E0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000011001100100010001000100000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl[16]~_emulated_q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datad => \L39|ALT_INV_REG[22]~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L25|ALT_INV_shl[16]~5_combout\,
	combout => \L25|shl[16]~6_combout\);

-- Location: FF_X79_Y9_N7
\L25|shl2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[16]~6_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(16));

-- Location: LABCELL_X79_Y9_N54
\L25|shl[17]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[17]~3_combout\ = ( \L18|shl[24]~9_combout\ & ( !\L25|shl2\(16) ) ) # ( !\L18|shl[24]~9_combout\ & ( \L25|shl2\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl2\(16),
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L25|shl[17]~3_combout\);

-- Location: FF_X79_Y9_N55
\L25|shl[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[17]~3_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[17]~_emulated_q\);

-- Location: LABCELL_X73_Y8_N57
\L25|shl[17]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[17]~2_combout\ = ( \L18|shl[24]~9_combout\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L25|shl[17]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) ) # ( !\L18|shl[24]~9_combout\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L25|shl[17]~_emulated_q\)) # (\L31|shl[31]~22_combout\ & ((!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100000101010000010001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L25|ALT_INV_shl[17]~_emulated_q\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \L18|ALT_INV_shl[24]~9_combout\,
	combout => \L25|shl[17]~2_combout\);

-- Location: FF_X73_Y8_N58
\L25|shl2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[17]~2_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(17));

-- Location: LABCELL_X73_Y8_N27
\L25|shl[18]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[18]~1_combout\ = ( \L25|shl2\(17) & ( !\L20|shl[23]~3_combout\ ) ) # ( !\L25|shl2\(17) & ( \L20|shl[23]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L20|ALT_INV_shl[23]~3_combout\,
	dataf => \L25|ALT_INV_shl2\(17),
	combout => \L25|shl[18]~1_combout\);

-- Location: FF_X73_Y8_N29
\L25|shl[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[18]~1_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl[18]~_emulated_q\);

-- Location: LABCELL_X73_Y8_N54
\L25|shl[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[18]~0_combout\ = ( \L25|shl[18]~_emulated_q\ & ( (\L32|EA.E0~q\ & ((!\L31|shl[31]~22_combout\ & (!\L20|shl[23]~3_combout\)) # (\L31|shl[31]~22_combout\ & ((\SW[7]~input_o\))))) ) ) # ( !\L25|shl[18]~_emulated_q\ & ( (\L32|EA.E0~q\ & 
-- ((!\L31|shl[31]~22_combout\ & (\L20|shl[23]~3_combout\)) # (\L31|shl[31]~22_combout\ & ((\SW[7]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010101000000010100010100000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L20|ALT_INV_shl[23]~3_combout\,
	datad => \ALT_INV_SW[7]~input_o\,
	dataf => \L25|ALT_INV_shl[18]~_emulated_q\,
	combout => \L25|shl[18]~0_combout\);

-- Location: FF_X73_Y8_N55
\L25|shl2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[18]~0_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(18));

-- Location: FF_X73_Y8_N25
\L25|shl[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(18),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(19));

-- Location: FF_X73_Y8_N23
\L25|shl2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(19),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(19));

-- Location: FF_X73_Y8_N17
\L25|shl[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(19),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(20));

-- Location: MLABCELL_X72_Y8_N3
\L25|shl2[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[20]~feeder_combout\ = \L25|shl\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl\(20),
	combout => \L25|shl2[20]~feeder_combout\);

-- Location: FF_X72_Y8_N4
\L25|shl2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[20]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(20));

-- Location: LABCELL_X80_Y6_N33
\L25|shl[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl[21]~feeder_combout\ = \L25|shl2\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl2\(20),
	combout => \L25|shl[21]~feeder_combout\);

-- Location: FF_X80_Y6_N35
\L25|shl[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl[21]~feeder_combout\,
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(21));

-- Location: MLABCELL_X78_Y11_N18
\L25|shl2[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[21]~feeder_combout\ = ( \L25|shl\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L25|ALT_INV_shl\(21),
	combout => \L25|shl2[21]~feeder_combout\);

-- Location: FF_X78_Y11_N20
\L25|shl2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[21]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(21));

-- Location: FF_X77_Y8_N32
\L25|shl[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(21),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(22));

-- Location: LABCELL_X80_Y6_N21
\L25|shl2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[22]~feeder_combout\ = \L25|shl\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl\(22),
	combout => \L25|shl2[22]~feeder_combout\);

-- Location: FF_X80_Y6_N23
\L25|shl2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[22]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(22));

-- Location: FF_X80_Y6_N10
\L25|shl[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(22),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(23));

-- Location: LABCELL_X79_Y6_N0
\L25|shl2[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[23]~feeder_combout\ = \L25|shl\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl\(23),
	combout => \L25|shl2[23]~feeder_combout\);

-- Location: FF_X79_Y6_N2
\L25|shl2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[23]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(23));

-- Location: FF_X80_Y5_N4
\L25|shl[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(23),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(24));

-- Location: FF_X81_Y7_N37
\L25|shl2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(24),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(24));

-- Location: FF_X81_Y7_N7
\L25|shl[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(24),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(25));

-- Location: LABCELL_X81_Y7_N3
\L25|shl2[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[25]~feeder_combout\ = \L25|shl\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl\(25),
	combout => \L25|shl2[25]~feeder_combout\);

-- Location: FF_X81_Y7_N4
\L25|shl2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[25]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(25));

-- Location: FF_X81_Y7_N31
\L25|shl[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(25),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(26));

-- Location: FF_X81_Y5_N11
\L25|shl2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl\(26),
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(26));

-- Location: FF_X81_Y5_N19
\L25|shl[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(26),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(27));

-- Location: LABCELL_X81_Y5_N36
\L25|shl2[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[27]~feeder_combout\ = \L25|shl\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl\(27),
	combout => \L25|shl2[27]~feeder_combout\);

-- Location: FF_X81_Y5_N38
\L25|shl2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[27]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(27));

-- Location: FF_X81_Y5_N49
\L25|shl[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(27),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(28));

-- Location: MLABCELL_X82_Y6_N27
\L25|shl2[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[28]~feeder_combout\ = \L25|shl\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L25|ALT_INV_shl\(28),
	combout => \L25|shl2[28]~feeder_combout\);

-- Location: FF_X82_Y6_N28
\L25|shl2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[28]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(28));

-- Location: FF_X83_Y7_N22
\L25|shl[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(28),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(29));

-- Location: LABCELL_X85_Y7_N0
\L25|shl2[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[29]~feeder_combout\ = \L25|shl\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L25|ALT_INV_shl\(29),
	combout => \L25|shl2[29]~feeder_combout\);

-- Location: FF_X85_Y7_N1
\L25|shl2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[29]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(29));

-- Location: FF_X83_Y7_N49
\L25|shl[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(29),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(30));

-- Location: LABCELL_X83_Y7_N57
\L25|shl2[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \L25|shl2[30]~feeder_combout\ = \L25|shl\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L25|ALT_INV_shl\(30),
	combout => \L25|shl2[30]~feeder_combout\);

-- Location: FF_X83_Y7_N58
\L25|shl2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	d => \L25|shl2[30]~feeder_combout\,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl2\(30));

-- Location: FF_X83_Y7_N53
\L25|shl[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L25|shl2\(30),
	clrn => \L26|ALT_INV_shl[22]~36_combout\,
	sload => VCC,
	ena => \L8|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L25|shl\(31));

-- Location: MLABCELL_X82_Y8_N45
\L51|REG[31]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~12_combout\ = ( \L25|shl\(31) & ( ((!\L14|EA.S5~q\ & (!\L14|EA.S6~q\ & !\L14|EA.S4~q\))) # (\L17|shl\(31)) ) ) # ( !\L25|shl\(31) & ( (\L17|shl\(31) & (((\L14|EA.S4~q\) # (\L14|EA.S6~q\)) # (\L14|EA.S5~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011000100110011001110110011001100111011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S5~q\,
	datab => \L17|ALT_INV_shl\(31),
	datac => \L14|ALT_INV_EA.S6~q\,
	datad => \L14|ALT_INV_EA.S4~q\,
	dataf => \L25|ALT_INV_shl\(31),
	combout => \L51|REG[31]~12_combout\);

-- Location: MLABCELL_X82_Y8_N30
\L51|REG[31]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~3_combout\ = ( \L17|shl\(31) & ( \L14|WideOr1~0_combout\ & ( (!\L14|WideOr1~1_combout\ & ((!\L14|EA.S7~q\) # ((\L51|REG[31]~12_combout\)))) # (\L14|WideOr1~1_combout\ & (((\L51|REG[31]~11_combout\)))) ) ) ) # ( !\L17|shl\(31) & ( 
-- \L14|WideOr1~0_combout\ & ( (!\L14|WideOr1~1_combout\ & (\L14|EA.S7~q\ & ((\L51|REG[31]~12_combout\)))) # (\L14|WideOr1~1_combout\ & (((\L51|REG[31]~11_combout\)))) ) ) ) # ( \L17|shl\(31) & ( !\L14|WideOr1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011010100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S7~q\,
	datab => \L51|ALT_INV_REG[31]~11_combout\,
	datac => \L14|ALT_INV_WideOr1~1_combout\,
	datad => \L51|ALT_INV_REG[31]~12_combout\,
	datae => \L17|ALT_INV_shl\(31),
	dataf => \L14|ALT_INV_WideOr1~0_combout\,
	combout => \L51|REG[31]~3_combout\);

-- Location: LABCELL_X83_Y9_N33
\L14|WideOr3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr3~1_combout\ = ( !\L14|EA.S6~q\ & ( (!\L14|EA.S2~q\ & (!\L14|EA.SA~q\ & !\L14|EA.SE~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S2~q\,
	datac => \L14|ALT_INV_EA.SA~q\,
	datad => \L14|ALT_INV_EA.SE~q\,
	dataf => \L14|ALT_INV_EA.S6~q\,
	combout => \L14|WideOr3~1_combout\);

-- Location: MLABCELL_X82_Y8_N39
\L14|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr3~combout\ = ( \L14|WideOr3~1_combout\ & ( \L14|WideOr3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L14|ALT_INV_WideOr3~0_combout\,
	dataf => \L14|ALT_INV_WideOr3~1_combout\,
	combout => \L14|WideOr3~combout\);

-- Location: LABCELL_X81_Y8_N18
\L51|REG[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L51|REG[31]~4_combout\ = ( \L51|REG[31]~3_combout\ & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L51|REG[31]~1_combout\) ) ) ) # ( !\L51|REG[31]~3_combout\ & ( \L14|WideOr3~combout\ & ( (\L51|REG[31]~1_combout\ & \L14|WideOr2~combout\) ) ) ) 
-- # ( \L51|REG[31]~3_combout\ & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L51|REG[31]~2_combout\)) # (\L14|WideOr2~combout\ & ((\L51|REG[31]~0_combout\))) ) ) ) # ( !\L51|REG[31]~3_combout\ & ( !\L14|WideOr3~combout\ & ( 
-- (!\L14|WideOr2~combout\ & (\L51|REG[31]~2_combout\)) # (\L14|WideOr2~combout\ & ((\L51|REG[31]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L51|ALT_INV_REG[31]~2_combout\,
	datab => \L51|ALT_INV_REG[31]~1_combout\,
	datac => \L51|ALT_INV_REG[31]~0_combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L51|ALT_INV_REG[31]~3_combout\,
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L51|REG[31]~4_combout\);

-- Location: LABCELL_X81_Y8_N39
\L9|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|process_0~0_combout\ = ( \L51|REG[31]~4_combout\ & ( \L32|EA.E2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L32|ALT_INV_EA.E2~q\,
	dataf => \L51|ALT_INV_REG[31]~4_combout\,
	combout => \L9|process_0~0_combout\);

-- Location: FF_X81_Y8_N53
\L9|contador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L9|contador[0]~4_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L9|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L9|contador\(0));

-- Location: LABCELL_X81_Y8_N48
\L9|contador[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|contador[1]~0_combout\ = ( \L51|REG[31]~4_combout\ & ( !\L9|contador\(1) $ (((!\L9|contador\(0)) # (!\L32|EA.E2~q\))) ) ) # ( !\L51|REG[31]~4_combout\ & ( \L9|contador\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(0),
	datab => \L32|ALT_INV_EA.E2~q\,
	datad => \L9|ALT_INV_contador\(1),
	dataf => \L51|ALT_INV_REG[31]~4_combout\,
	combout => \L9|contador[1]~0_combout\);

-- Location: FF_X81_Y8_N44
\L9|contador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L9|contador[1]~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L9|contador\(1));

-- Location: LABCELL_X81_Y8_N45
\L9|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|Add0~2_combout\ = ( \L9|contador\(0) & ( !\L9|contador\(1) $ (!\L9|contador\(2)) ) ) # ( !\L9|contador\(0) & ( \L9|contador\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L9|ALT_INV_contador\(1),
	datad => \L9|ALT_INV_contador\(2),
	dataf => \L9|ALT_INV_contador\(0),
	combout => \L9|Add0~2_combout\);

-- Location: FF_X81_Y8_N38
\L9|contador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L9|Add0~2_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L9|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L9|contador\(2));

-- Location: LABCELL_X81_Y8_N42
\L9|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|Add0~1_combout\ = ( \L9|contador\(0) & ( !\L9|contador\(3) $ (((!\L9|contador\(1)) # (\L9|contador\(2)))) ) ) # ( !\L9|contador\(0) & ( \L9|contador\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(3),
	datac => \L9|ALT_INV_contador\(2),
	datad => \L9|ALT_INV_contador\(1),
	dataf => \L9|ALT_INV_contador\(0),
	combout => \L9|Add0~1_combout\);

-- Location: FF_X81_Y8_N17
\L9|contador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L9|Add0~1_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L9|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L9|contador\(3));

-- Location: LABCELL_X81_Y8_N36
\L9|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L9|Add0~0_combout\ = ( \L9|contador\(1) & ( !\L9|contador\(4) $ ((((!\L9|contador\(0)) # (\L9|contador\(2))) # (\L9|contador\(3)))) ) ) # ( !\L9|contador\(1) & ( \L9|contador\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011001010101010101100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(4),
	datab => \L9|ALT_INV_contador\(3),
	datac => \L9|ALT_INV_contador\(0),
	datad => \L9|ALT_INV_contador\(2),
	dataf => \L9|ALT_INV_contador\(1),
	combout => \L9|Add0~0_combout\);

-- Location: FF_X81_Y8_N5
\L9|contador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \L50|REG~combout\,
	asdata => \L9|Add0~0_combout\,
	clrn => \L32|EA.E0~q\,
	sload => VCC,
	ena => \L9|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L9|contador\(4));

-- Location: LABCELL_X81_Y8_N6
\L12|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L12|Equal0~0_combout\ = ( !\L9|contador\(4) & ( \L9|contador\(0) & ( (!\L9|contador\(2) & (!\L9|contador\(3) & \L9|contador\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(2),
	datab => \L9|ALT_INV_contador\(3),
	datac => \L9|ALT_INV_contador\(1),
	datae => \L9|ALT_INV_contador\(4),
	dataf => \L9|ALT_INV_contador\(0),
	combout => \L12|Equal0~0_combout\);

-- Location: LABCELL_X81_Y9_N45
\L32|EA.E1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L32|EA.E1~0_combout\ = ( !\L32|EA.E0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L32|EA.E1~0_combout\);

-- Location: FF_X81_Y9_N47
\L32|EA.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \L32|EA.E1~0_combout\,
	clrn => \L1|ALT_INV_btn0state.SaidaAtiva~q\,
	ena => \L1|btn1state.SaidaAtiva~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L32|EA.E1~q\);

-- Location: LABCELL_X81_Y8_N57
\L32|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L32|Selector3~0_combout\ = ( \L1|btn1state.SaidaAtiva~q\ & ( \L11|Equal0~1_combout\ & ( \L32|EA.E1~q\ ) ) ) # ( \L1|btn1state.SaidaAtiva~q\ & ( !\L11|Equal0~1_combout\ & ( ((!\L12|Equal0~0_combout\ & (!\L32|Selector3~1_combout\ & \L32|EA.E2~q\))) # 
-- (\L32|EA.E1~q\) ) ) ) # ( !\L1|btn1state.SaidaAtiva~q\ & ( !\L11|Equal0~1_combout\ & ( (!\L12|Equal0~0_combout\ & (!\L32|Selector3~1_combout\ & \L32|EA.E2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L12|ALT_INV_Equal0~0_combout\,
	datab => \L32|ALT_INV_Selector3~1_combout\,
	datac => \L32|ALT_INV_EA.E2~q\,
	datad => \L32|ALT_INV_EA.E1~q\,
	datae => \L1|ALT_INV_btn1state.SaidaAtiva~q\,
	dataf => \L11|ALT_INV_Equal0~1_combout\,
	combout => \L32|Selector3~0_combout\);

-- Location: FF_X78_Y8_N8
\L32|EA.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \L32|Selector3~0_combout\,
	clrn => \L1|ALT_INV_btn0state.SaidaAtiva~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \L32|EA.E2~q\);

-- Location: LABCELL_X81_Y6_N0
\L49|REG[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[2]~0_combout\ = (\L32|EA.E0~q\ & (!\L32|EA.E2~q\ $ (!\L32|EA.E3~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000010010000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \L32|ALT_INV_EA.E3~q\,
	combout => \L49|REG[2]~0_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: MLABCELL_X84_Y9_N0
\L13|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~9_sumout\ = SUM(( !\L9|contador\(0) ) + ( \L8|contador2\(1) ) + ( !VCC ))
-- \L13|Add0~10\ = CARRY(( !\L9|contador\(0) ) + ( \L8|contador2\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L9|ALT_INV_contador\(0),
	dataf => \L8|ALT_INV_contador2\(1),
	cin => GND,
	sumout => \L13|Add0~9_sumout\,
	cout => \L13|Add0~10\);

-- Location: MLABCELL_X84_Y9_N3
\L13|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~5_sumout\ = SUM(( !\L9|contador\(1) ) + ( \L8|contador2\(2) ) + ( \L13|Add0~10\ ))
-- \L13|Add0~6\ = CARRY(( !\L9|contador\(1) ) + ( \L8|contador2\(2) ) + ( \L13|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L8|ALT_INV_contador2\(2),
	datac => \L9|ALT_INV_contador\(1),
	cin => \L13|Add0~10\,
	sumout => \L13|Add0~5_sumout\,
	cout => \L13|Add0~6\);

-- Location: MLABCELL_X84_Y9_N6
\L13|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~1_sumout\ = SUM(( \L9|contador\(2) ) + ( \L8|contador2\(3) ) + ( \L13|Add0~6\ ))
-- \L13|Add0~2\ = CARRY(( \L9|contador\(2) ) + ( \L8|contador2\(3) ) + ( \L13|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L9|ALT_INV_contador\(2),
	datac => \L8|ALT_INV_contador2\(3),
	cin => \L13|Add0~6\,
	sumout => \L13|Add0~1_sumout\,
	cout => \L13|Add0~2\);

-- Location: MLABCELL_X84_Y9_N9
\L13|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~13_sumout\ = SUM(( \L9|contador\(3) ) + ( GND ) + ( \L13|Add0~2\ ))
-- \L13|Add0~14\ = CARRY(( \L9|contador\(3) ) + ( GND ) + ( \L13|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(3),
	cin => \L13|Add0~2\,
	sumout => \L13|Add0~13_sumout\,
	cout => \L13|Add0~14\);

-- Location: MLABCELL_X84_Y9_N57
\L49|REG[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[4]~6_combout\ = ( \L7|contador2\(4) & ( \L13|Add0~13_sumout\ & ( (\L49|REG[2]~0_combout\ & ((!\SW[9]~input_o\) # (\L31|shl[31]~22_combout\))) ) ) ) # ( !\L7|contador2\(4) & ( \L13|Add0~13_sumout\ & ( (\L49|REG[2]~0_combout\ & 
-- \L31|shl[31]~22_combout\) ) ) ) # ( \L7|contador2\(4) & ( !\L13|Add0~13_sumout\ & ( (\L49|REG[2]~0_combout\ & (!\L31|shl[31]~22_combout\ & !\SW[9]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[2]~0_combout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L7|ALT_INV_contador2\(4),
	dataf => \L13|ALT_INV_Add0~13_sumout\,
	combout => \L49|REG[4]~6_combout\);

-- Location: MLABCELL_X84_Y9_N36
\L49|REG[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[2]~2_combout\ = ( \L7|contador2\(2) & ( \L49|REG[2]~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (((!\SW[9]~input_o\) # (\L8|contador2\(2))))) # (\L31|shl[31]~22_combout\ & (\L13|Add0~5_sumout\)) ) ) ) # ( !\L7|contador2\(2) & ( 
-- \L49|REG[2]~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (((\L8|contador2\(2) & \SW[9]~input_o\)))) # (\L31|shl[31]~22_combout\ & (\L13|Add0~5_sumout\)) ) ) ) # ( \L7|contador2\(2) & ( !\L49|REG[2]~0_combout\ & ( !\L31|shl[31]~22_combout\ ) ) ) # ( 
-- !\L7|contador2\(2) & ( !\L49|REG[2]~0_combout\ & ( !\L31|shl[31]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L13|ALT_INV_Add0~5_sumout\,
	datab => \L8|ALT_INV_contador2\(2),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L7|ALT_INV_contador2\(2),
	dataf => \L49|ALT_INV_REG[2]~0_combout\,
	combout => \L49|REG[2]~2_combout\);

-- Location: LABCELL_X83_Y10_N21
\L49|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|Equal1~0_combout\ = ( !\L32|EA.E3~q\ & ( \L32|EA.E0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L32|ALT_INV_EA.E0~q\,
	dataf => \L32|ALT_INV_EA.E3~q\,
	combout => \L49|Equal1~0_combout\);

-- Location: LABCELL_X79_Y8_N57
\L49|REG[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[1]~3_combout\ = ( \L7|contador2\(1) & ( \L31|shl[31]~22_combout\ & ( (\L49|Equal1~0_combout\ & !\SW[8]~input_o\) ) ) ) # ( !\L7|contador2\(1) & ( \L31|shl[31]~22_combout\ & ( (\L49|Equal1~0_combout\ & !\SW[8]~input_o\) ) ) ) # ( \L7|contador2\(1) 
-- & ( !\L31|shl[31]~22_combout\ & ( (!\L8|contador2\(1) & (\L49|Equal1~0_combout\ & \SW[9]~input_o\)) ) ) ) # ( !\L7|contador2\(1) & ( !\L31|shl[31]~22_combout\ & ( (\L49|Equal1~0_combout\ & ((!\L8|contador2\(1)) # (!\SW[9]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010000000000010001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L8|ALT_INV_contador2\(1),
	datab => \L49|ALT_INV_Equal1~0_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L7|ALT_INV_contador2\(1),
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L49|REG[1]~3_combout\);

-- Location: LABCELL_X81_Y8_N27
\L49|REG[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[0]~5_combout\ = ( \L32|EA.E0~q\ & ( (!\L32|EA.E3~q\) # (!\L32|EA.E2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L32|ALT_INV_EA.E3~q\,
	datad => \L32|ALT_INV_EA.E2~q\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L49|REG[0]~5_combout\);

-- Location: LABCELL_X83_Y10_N24
\L49|REG[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[0]~24_combout\ = ( !\L31|shl[31]~22_combout\ & ( (!\L49|REG[0]~5_combout\) # ((\L49|Equal1~0_combout\ & ((!\SW[9]~input_o\ & (!\L7|contador2\(0))) # (\SW[9]~input_o\ & ((\L8|contador2\(0))))))) ) ) # ( \L31|shl[31]~22_combout\ & ( 
-- (!\L49|REG[0]~5_combout\) # ((!\L49|Equal1~0_combout\ & (((\L8|contador2\(0))))) # (\L49|Equal1~0_combout\ & (\SW[7]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1101110011001100110011011100110111011101110011011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_Equal1~0_combout\,
	datab => \L49|ALT_INV_REG[0]~5_combout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \L7|ALT_INV_contador2\(0),
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L8|ALT_INV_contador2\(0),
	datag => \ALT_INV_SW[9]~input_o\,
	combout => \L49|REG[0]~24_combout\);

-- Location: LABCELL_X79_Y8_N3
\L49|REG[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[1]~4_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\L13|Add0~9_sumout\ & !\L49|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L13|ALT_INV_Add0~9_sumout\,
	datad => \L49|ALT_INV_Equal1~0_combout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L49|REG[1]~4_combout\);

-- Location: MLABCELL_X84_Y9_N45
\L49|REG[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[3]~1_combout\ = ( \L8|contador2\(3) & ( \L49|REG[2]~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (!\SW[9]~input_o\ & ((\L7|contador2\(3))))) # (\L31|shl[31]~22_combout\ & (((!\L13|Add0~1_sumout\)))) ) ) ) # ( !\L8|contador2\(3) & ( 
-- \L49|REG[2]~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (((\L7|contador2\(3))) # (\SW[9]~input_o\))) # (\L31|shl[31]~22_combout\ & (((!\L13|Add0~1_sumout\)))) ) ) ) # ( \L8|contador2\(3) & ( !\L49|REG[2]~0_combout\ & ( \L31|shl[31]~22_combout\ ) ) ) # ( 
-- !\L8|contador2\(3) & ( !\L49|REG[2]~0_combout\ & ( \L31|shl[31]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011100111111000000110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L13|ALT_INV_Add0~1_sumout\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L7|ALT_INV_contador2\(3),
	datae => \L8|ALT_INV_contador2\(3),
	dataf => \L49|ALT_INV_REG[2]~0_combout\,
	combout => \L49|REG[3]~1_combout\);

-- Location: LABCELL_X79_Y8_N27
\L59|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[0]~0_combout\ = ( \L49|REG[1]~4_combout\ & ( \L49|REG[3]~1_combout\ & ( (!\L49|REG[2]~2_combout\ & ((\L49|REG[0]~24_combout\))) # (\L49|REG[2]~2_combout\ & ((!\L49|REG[0]~24_combout\) # (\L49|REG[4]~6_combout\))) ) ) ) # ( !\L49|REG[1]~4_combout\ & 
-- ( \L49|REG[3]~1_combout\ & ( (!\L49|REG[4]~6_combout\ & (\L49|REG[1]~3_combout\ & (!\L49|REG[2]~2_combout\ $ (!\L49|REG[0]~24_combout\)))) # (\L49|REG[4]~6_combout\ & ((!\L49|REG[2]~2_combout\ & ((\L49|REG[0]~24_combout\))) # (\L49|REG[2]~2_combout\ & 
-- ((!\L49|REG[0]~24_combout\) # (\L49|REG[1]~3_combout\))))) ) ) ) # ( \L49|REG[1]~4_combout\ & ( !\L49|REG[3]~1_combout\ & ( (\L49|REG[2]~2_combout\ & \L49|REG[0]~24_combout\) ) ) ) # ( !\L49|REG[1]~4_combout\ & ( !\L49|REG[3]~1_combout\ & ( 
-- (!\L49|REG[2]~2_combout\ & (((!\L49|REG[1]~3_combout\ & \L49|REG[0]~24_combout\)))) # (\L49|REG[2]~2_combout\ & ((!\L49|REG[1]~3_combout\ & (\L49|REG[4]~6_combout\)) # (\L49|REG[1]~3_combout\ & ((\L49|REG[0]~24_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010011000000000011001100010011010011010011001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[4]~6_combout\,
	datab => \L49|ALT_INV_REG[2]~2_combout\,
	datac => \L49|ALT_INV_REG[1]~3_combout\,
	datad => \L49|ALT_INV_REG[0]~24_combout\,
	datae => \L49|ALT_INV_REG[1]~4_combout\,
	dataf => \L49|ALT_INV_REG[3]~1_combout\,
	combout => \L59|F[0]~0_combout\);

-- Location: LABCELL_X79_Y8_N36
\L49|REG[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[1]~20_combout\ = ( !\SW[9]~input_o\ & ( (!\L49|Equal1~0_combout\ & (!\L13|Add0~9_sumout\ & (((\L31|shl[31]~22_combout\))))) # (\L49|Equal1~0_combout\ & (((!\L31|shl[31]~22_combout\ & ((!\L7|contador2\(1)))) # (\L31|shl[31]~22_combout\ & 
-- (!\SW[8]~input_o\))))) ) ) # ( \SW[9]~input_o\ & ( (!\L49|Equal1~0_combout\ & (!\L13|Add0~9_sumout\ & (((\L31|shl[31]~22_combout\))))) # (\L49|Equal1~0_combout\ & (((!\L31|shl[31]~22_combout\ & ((!\L8|contador2\(1)))) # (\L31|shl[31]~22_combout\ & 
-- (!\SW[8]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110000000000001111000010101010110011001010101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L13|ALT_INV_Add0~9_sumout\,
	datab => \ALT_INV_SW[8]~input_o\,
	datac => \L8|ALT_INV_contador2\(1),
	datad => \L49|ALT_INV_Equal1~0_combout\,
	datae => \ALT_INV_SW[9]~input_o\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	datag => \L7|ALT_INV_contador2\(1),
	combout => \L49|REG[1]~20_combout\);

-- Location: MLABCELL_X84_Y9_N48
\L59|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[1]~1_combout\ = ( \L49|REG[3]~1_combout\ & ( \L49|REG[0]~24_combout\ & ( (\L49|REG[2]~2_combout\ & \L49|REG[1]~20_combout\) ) ) ) # ( !\L49|REG[3]~1_combout\ & ( \L49|REG[0]~24_combout\ & ( !\L49|REG[1]~20_combout\ $ (((\L49|REG[2]~2_combout\ & 
-- \L49|REG[4]~6_combout\))) ) ) ) # ( \L49|REG[3]~1_combout\ & ( !\L49|REG[0]~24_combout\ & ( (!\L49|REG[1]~20_combout\ & ((\L49|REG[4]~6_combout\) # (\L49|REG[2]~2_combout\))) ) ) ) # ( !\L49|REG[3]~1_combout\ & ( !\L49|REG[0]~24_combout\ & ( 
-- (\L49|REG[2]~2_combout\ & ((!\L49|REG[4]~6_combout\) # (\L49|REG[1]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101011100000111000011100001111000010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[2]~2_combout\,
	datab => \L49|ALT_INV_REG[4]~6_combout\,
	datac => \L49|ALT_INV_REG[1]~20_combout\,
	datae => \L49|ALT_INV_REG[3]~1_combout\,
	dataf => \L49|ALT_INV_REG[0]~24_combout\,
	combout => \L59|F[1]~1_combout\);

-- Location: MLABCELL_X78_Y10_N3
\L59|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[2]~2_combout\ = ( \L49|REG[3]~1_combout\ & ( \L49|REG[2]~2_combout\ & ( (\L49|REG[1]~20_combout\ & \L49|REG[4]~6_combout\) ) ) ) # ( !\L49|REG[3]~1_combout\ & ( \L49|REG[2]~2_combout\ & ( !\L49|REG[4]~6_combout\ $ (((\L49|REG[0]~24_combout\ & 
-- \L49|REG[1]~20_combout\))) ) ) ) # ( \L49|REG[3]~1_combout\ & ( !\L49|REG[2]~2_combout\ & ( (!\L49|REG[0]~24_combout\ & !\L49|REG[1]~20_combout\) ) ) ) # ( !\L49|REG[3]~1_combout\ & ( !\L49|REG[2]~2_combout\ & ( (\L49|REG[0]~24_combout\ & 
-- \L49|REG[4]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100010001000100011100001111000010000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[0]~24_combout\,
	datab => \L49|ALT_INV_REG[1]~20_combout\,
	datac => \L49|ALT_INV_REG[4]~6_combout\,
	datae => \L49|ALT_INV_REG[3]~1_combout\,
	dataf => \L49|ALT_INV_REG[2]~2_combout\,
	combout => \L59|F[2]~2_combout\);

-- Location: LABCELL_X79_Y8_N12
\L59|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[3]~3_combout\ = ( \L49|REG[2]~2_combout\ & ( (!\L49|REG[3]~1_combout\ & (!\L49|REG[1]~20_combout\ & (!\L49|REG[4]~6_combout\ & \L49|REG[0]~24_combout\))) # (\L49|REG[3]~1_combout\ & (!\L49|REG[1]~20_combout\ $ (((!\L49|REG[4]~6_combout\ & 
-- !\L49|REG[0]~24_combout\))))) ) ) # ( !\L49|REG[2]~2_combout\ & ( (!\L49|REG[3]~1_combout\ & ((!\L49|REG[0]~24_combout\ & (!\L49|REG[1]~20_combout\)) # (\L49|REG[0]~24_combout\ & ((\L49|REG[4]~6_combout\))))) # (\L49|REG[3]~1_combout\ & 
-- (\L49|REG[1]~20_combout\ & ((\L49|REG[0]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000011011100010000001101100010100110001000001010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[3]~1_combout\,
	datab => \L49|ALT_INV_REG[1]~20_combout\,
	datac => \L49|ALT_INV_REG[4]~6_combout\,
	datad => \L49|ALT_INV_REG[0]~24_combout\,
	dataf => \L49|ALT_INV_REG[2]~2_combout\,
	combout => \L59|F[3]~3_combout\);

-- Location: LABCELL_X79_Y8_N18
\L59|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[4]~4_combout\ = ( \L49|REG[1]~4_combout\ & ( \L49|REG[3]~1_combout\ & ( !\L49|REG[4]~6_combout\ $ (((!\L49|REG[0]~24_combout\ & !\L49|REG[2]~2_combout\))) ) ) ) # ( !\L49|REG[1]~4_combout\ & ( \L49|REG[3]~1_combout\ & ( (!\L49|REG[0]~24_combout\ & 
-- (\L49|REG[1]~3_combout\ & (!\L49|REG[4]~6_combout\ $ (!\L49|REG[2]~2_combout\)))) # (\L49|REG[0]~24_combout\ & (((!\L49|REG[4]~6_combout\)))) ) ) ) # ( \L49|REG[1]~4_combout\ & ( !\L49|REG[3]~1_combout\ & ( (!\L49|REG[0]~24_combout\ & 
-- (\L49|REG[4]~6_combout\ & \L49|REG[2]~2_combout\)) # (\L49|REG[0]~24_combout\ & (!\L49|REG[4]~6_combout\ & !\L49|REG[2]~2_combout\)) ) ) ) # ( !\L49|REG[1]~4_combout\ & ( !\L49|REG[3]~1_combout\ & ( (!\L49|REG[0]~24_combout\ & (\L49|REG[4]~6_combout\ & 
-- (!\L49|REG[1]~3_combout\ $ (\L49|REG[2]~2_combout\)))) # (\L49|REG[0]~24_combout\ & (\L49|REG[1]~3_combout\ & (!\L49|REG[4]~6_combout\ & !\L49|REG[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000010010100000000101001010010011100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[0]~24_combout\,
	datab => \L49|ALT_INV_REG[1]~3_combout\,
	datac => \L49|ALT_INV_REG[4]~6_combout\,
	datad => \L49|ALT_INV_REG[2]~2_combout\,
	datae => \L49|ALT_INV_REG[1]~4_combout\,
	dataf => \L49|ALT_INV_REG[3]~1_combout\,
	combout => \L59|F[4]~4_combout\);

-- Location: LABCELL_X79_Y8_N15
\L59|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[5]~5_combout\ = ( \L49|REG[0]~24_combout\ & ( (!\L49|REG[4]~6_combout\ & (!\L49|REG[3]~1_combout\ $ (((!\L49|REG[1]~20_combout\) # (!\L49|REG[2]~2_combout\))))) # (\L49|REG[4]~6_combout\ & (((!\L49|REG[1]~20_combout\ & !\L49|REG[2]~2_combout\)))) ) 
-- ) # ( !\L49|REG[0]~24_combout\ & ( (\L49|REG[3]~1_combout\ & (!\L49|REG[1]~20_combout\ & (!\L49|REG[2]~2_combout\ $ (\L49|REG[4]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000100010000000000010001010110110000000101011011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[3]~1_combout\,
	datab => \L49|ALT_INV_REG[1]~20_combout\,
	datac => \L49|ALT_INV_REG[2]~2_combout\,
	datad => \L49|ALT_INV_REG[4]~6_combout\,
	dataf => \L49|ALT_INV_REG[0]~24_combout\,
	combout => \L59|F[5]~5_combout\);

-- Location: LABCELL_X79_Y8_N30
\L59|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L59|F[6]~6_combout\ = ( \L49|REG[2]~2_combout\ & ( (!\L49|REG[3]~1_combout\ & ((!\L49|REG[4]~6_combout\ & (!\L49|REG[0]~24_combout\ & \L49|REG[1]~20_combout\)) # (\L49|REG[4]~6_combout\ & ((!\L49|REG[1]~20_combout\))))) # (\L49|REG[3]~1_combout\ & 
-- (\L49|REG[0]~24_combout\ & ((!\L49|REG[1]~20_combout\) # (\L49|REG[4]~6_combout\)))) ) ) # ( !\L49|REG[2]~2_combout\ & ( (!\L49|REG[0]~24_combout\ & (\L49|REG[1]~20_combout\ & (!\L49|REG[3]~1_combout\ $ (!\L49|REG[4]~6_combout\)))) # 
-- (\L49|REG[0]~24_combout\ & (\L49|REG[3]~1_combout\ & (!\L49|REG[4]~6_combout\ $ (!\L49|REG[1]~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011000000000010101100000011011100000010001101110000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[3]~1_combout\,
	datab => \L49|ALT_INV_REG[0]~24_combout\,
	datac => \L49|ALT_INV_REG[4]~6_combout\,
	datad => \L49|ALT_INV_REG[1]~20_combout\,
	dataf => \L49|ALT_INV_REG[2]~2_combout\,
	combout => \L59|F[6]~6_combout\);

-- Location: MLABCELL_X84_Y9_N12
\L13|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~29_sumout\ = SUM(( \L9|contador\(4) ) + ( \L8|contador1\(0) ) + ( \L13|Add0~14\ ))
-- \L13|Add0~30\ = CARRY(( \L9|contador\(4) ) + ( \L8|contador1\(0) ) + ( \L13|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L9|ALT_INV_contador\(4),
	datac => \L8|ALT_INV_contador1\(0),
	cin => \L13|Add0~14\,
	sumout => \L13|Add0~29_sumout\,
	cout => \L13|Add0~30\);

-- Location: MLABCELL_X84_Y9_N15
\L13|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~25_sumout\ = SUM(( GND ) + ( \L8|contador1\(1) ) + ( \L13|Add0~30\ ))
-- \L13|Add0~26\ = CARRY(( GND ) + ( \L8|contador1\(1) ) + ( \L13|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \L8|ALT_INV_contador1\(1),
	cin => \L13|Add0~30\,
	sumout => \L13|Add0~25_sumout\,
	cout => \L13|Add0~26\);

-- Location: MLABCELL_X84_Y9_N18
\L13|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~33_sumout\ = SUM(( \L8|contador1\(2) ) + ( GND ) + ( \L13|Add0~26\ ))
-- \L13|Add0~34\ = CARRY(( \L8|contador1\(2) ) + ( GND ) + ( \L13|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L8|ALT_INV_contador1\(2),
	cin => \L13|Add0~26\,
	sumout => \L13|Add0~33_sumout\,
	cout => \L13|Add0~34\);

-- Location: LABCELL_X83_Y10_N0
\L49|REG[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[7]~11_combout\ = ( !\L13|Add0~33_sumout\ & ( \L31|shl[31]~22_combout\ & ( \L49|REG[2]~0_combout\ ) ) ) # ( \L13|Add0~33_sumout\ & ( !\L31|shl[31]~22_combout\ & ( (\L49|REG[2]~0_combout\ & ((!\SW[9]~input_o\ & (!\L7|contador1\(2))) # 
-- (\SW[9]~input_o\ & ((!\L8|contador1\(2)))))) ) ) ) # ( !\L13|Add0~33_sumout\ & ( !\L31|shl[31]~22_combout\ & ( (\L49|REG[2]~0_combout\ & ((!\SW[9]~input_o\ & (!\L7|contador1\(2))) # (\SW[9]~input_o\ & ((!\L8|contador1\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011000000000001101100000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L7|ALT_INV_contador1\(2),
	datac => \L8|ALT_INV_contador1\(2),
	datad => \L49|ALT_INV_REG[2]~0_combout\,
	datae => \L13|ALT_INV_Add0~33_sumout\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L49|REG[7]~11_combout\);

-- Location: MLABCELL_X84_Y9_N21
\L13|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~21_sumout\ = SUM(( \L8|contador1\(3) ) + ( GND ) + ( \L13|Add0~34\ ))
-- \L13|Add0~22\ = CARRY(( \L8|contador1\(3) ) + ( GND ) + ( \L13|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L8|ALT_INV_contador1\(3),
	cin => \L13|Add0~34\,
	sumout => \L13|Add0~21_sumout\,
	cout => \L13|Add0~22\);

-- Location: MLABCELL_X84_Y9_N24
\L13|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L13|Add0~17_sumout\ = SUM(( \L8|contador1\(4) ) + ( GND ) + ( \L13|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \L8|ALT_INV_contador1\(4),
	cin => \L13|Add0~22\,
	sumout => \L13|Add0~17_sumout\);

-- Location: MLABCELL_X82_Y9_N6
\L49|REG[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[9]~7_combout\ = ( \L31|shl[31]~22_combout\ & ( \L49|REG[2]~0_combout\ & ( !\L13|Add0~17_sumout\ ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \L49|REG[2]~0_combout\ & ( (!\SW[9]~input_o\ & (!\L7|contador1\(4))) # (\SW[9]~input_o\ & 
-- ((!\L8|contador1\(4)))) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\L49|REG[2]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011101100010001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L7|ALT_INV_contador1\(4),
	datac => \L13|ALT_INV_Add0~17_sumout\,
	datad => \L8|ALT_INV_contador1\(4),
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L49|ALT_INV_REG[2]~0_combout\,
	combout => \L49|REG[9]~7_combout\);

-- Location: LABCELL_X83_Y10_N54
\L49|REG[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[5]~10_combout\ = ( \L31|shl[31]~22_combout\ & ( \SW[9]~input_o\ & ( (!\L13|Add0~29_sumout\ & \L49|REG[2]~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( \SW[9]~input_o\ & ( (!\L8|contador1\(0) & \L49|REG[2]~0_combout\) ) ) ) # ( 
-- \L31|shl[31]~22_combout\ & ( !\SW[9]~input_o\ & ( (!\L13|Add0~29_sumout\ & \L49|REG[2]~0_combout\) ) ) ) # ( !\L31|shl[31]~22_combout\ & ( !\SW[9]~input_o\ & ( (\L7|contador1\(0) & \L49|REG[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001010101000000000110011000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L13|ALT_INV_Add0~29_sumout\,
	datab => \L8|ALT_INV_contador1\(0),
	datac => \L7|ALT_INV_contador1\(0),
	datad => \L49|ALT_INV_REG[2]~0_combout\,
	datae => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L49|REG[5]~10_combout\);

-- Location: LABCELL_X81_Y6_N15
\L49|REG[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[8]~8_combout\ = ( \L13|Add0~21_sumout\ & ( \L8|contador1\(3) & ( (!\L31|shl[31]~22_combout\ & (\L7|contador1\(3) & (!\SW[9]~input_o\ & \L49|REG[2]~0_combout\))) # (\L31|shl[31]~22_combout\ & (((!\L49|REG[2]~0_combout\)))) ) ) ) # ( 
-- !\L13|Add0~21_sumout\ & ( \L8|contador1\(3) & ( ((\L7|contador1\(3) & (!\SW[9]~input_o\ & \L49|REG[2]~0_combout\))) # (\L31|shl[31]~22_combout\) ) ) ) # ( \L13|Add0~21_sumout\ & ( !\L8|contador1\(3) & ( (!\L31|shl[31]~22_combout\ & (\L49|REG[2]~0_combout\ 
-- & ((\SW[9]~input_o\) # (\L7|contador1\(3))))) # (\L31|shl[31]~22_combout\ & (((!\L49|REG[2]~0_combout\)))) ) ) ) # ( !\L13|Add0~21_sumout\ & ( !\L8|contador1\(3) & ( ((\L49|REG[2]~0_combout\ & ((\SW[9]~input_o\) # (\L7|contador1\(3))))) # 
-- (\L31|shl[31]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111111010101010010101001010101011101010101010100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl[31]~22_combout\,
	datab => \L7|ALT_INV_contador1\(3),
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \L49|ALT_INV_REG[2]~0_combout\,
	datae => \L13|ALT_INV_Add0~21_sumout\,
	dataf => \L8|ALT_INV_contador1\(3),
	combout => \L49|REG[8]~8_combout\);

-- Location: LABCELL_X83_Y10_N48
\L49|REG[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[6]~9_combout\ = ( \L13|Add0~25_sumout\ & ( \L49|REG[2]~0_combout\ & ( (!\L31|shl[31]~22_combout\ & ((!\SW[9]~input_o\ & ((!\L7|contador1\(1)))) # (\SW[9]~input_o\ & (!\L8|contador1\(1))))) ) ) ) # ( !\L13|Add0~25_sumout\ & ( 
-- \L49|REG[2]~0_combout\ & ( ((!\SW[9]~input_o\ & ((!\L7|contador1\(1)))) # (\SW[9]~input_o\ & (!\L8|contador1\(1)))) # (\L31|shl[31]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101111010011111110000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L8|ALT_INV_contador1\(1),
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L7|ALT_INV_contador1\(1),
	datae => \L13|ALT_INV_Add0~25_sumout\,
	dataf => \L49|ALT_INV_REG[2]~0_combout\,
	combout => \L49|REG[6]~9_combout\);

-- Location: LABCELL_X83_Y10_N18
\L58|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[0]~0_combout\ = ( \L49|REG[6]~9_combout\ & ( (!\L49|REG[7]~11_combout\ & ((!\L49|REG[5]~10_combout\ & ((!\L49|REG[9]~7_combout\) # (!\L49|REG[8]~8_combout\))) # (\L49|REG[5]~10_combout\ & ((\L49|REG[8]~8_combout\))))) # (\L49|REG[7]~11_combout\ & 
-- (((!\L49|REG[5]~10_combout\ & \L49|REG[8]~8_combout\)))) ) ) # ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[7]~11_combout\ & (!\L49|REG[9]~7_combout\ & ((!\L49|REG[8]~8_combout\) # (\L49|REG[5]~10_combout\)))) # (\L49|REG[7]~11_combout\ & 
-- (!\L49|REG[5]~10_combout\ & ((!\L49|REG[9]~7_combout\) # (!\L49|REG[8]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100001001000110110000100100010100000110110101010000011011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[7]~11_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[5]~10_combout\,
	datad => \L49|ALT_INV_REG[8]~8_combout\,
	dataf => \L49|ALT_INV_REG[6]~9_combout\,
	combout => \L58|F[0]~0_combout\);

-- Location: LABCELL_X83_Y10_N45
\L58|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[1]~1_combout\ = ( \L49|REG[9]~7_combout\ & ( \L49|REG[6]~9_combout\ & ( (!\L49|REG[7]~11_combout\ & (!\L49|REG[8]~8_combout\ $ (!\L49|REG[5]~10_combout\))) ) ) ) # ( !\L49|REG[9]~7_combout\ & ( \L49|REG[6]~9_combout\ & ( (!\L49|REG[7]~11_combout\ & 
-- ((!\L49|REG[8]~8_combout\) # (!\L49|REG[5]~10_combout\))) ) ) ) # ( \L49|REG[9]~7_combout\ & ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[5]~10_combout\ & ((!\L49|REG[8]~8_combout\))) # (\L49|REG[5]~10_combout\ & (!\L49|REG[7]~11_combout\)) ) ) ) # ( 
-- !\L49|REG[9]~7_combout\ & ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[8]~8_combout\ & (\L49|REG[7]~11_combout\ & !\L49|REG[5]~10_combout\)) # (\L49|REG[8]~8_combout\ & ((\L49|REG[5]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000110011110011001010101010101010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[7]~11_combout\,
	datab => \L49|ALT_INV_REG[8]~8_combout\,
	datad => \L49|ALT_INV_REG[5]~10_combout\,
	datae => \L49|ALT_INV_REG[9]~7_combout\,
	dataf => \L49|ALT_INV_REG[6]~9_combout\,
	combout => \L58|F[1]~1_combout\);

-- Location: LABCELL_X83_Y10_N36
\L58|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[2]~2_combout\ = ( \L49|REG[8]~8_combout\ & ( (!\L49|REG[6]~9_combout\ & (\L49|REG[5]~10_combout\ & ((\L49|REG[7]~11_combout\)))) # (\L49|REG[6]~9_combout\ & (((!\L49|REG[9]~7_combout\ & !\L49|REG[7]~11_combout\)))) ) ) # ( !\L49|REG[8]~8_combout\ & 
-- ( (!\L49|REG[5]~10_combout\ & (!\L49|REG[9]~7_combout\ $ (((!\L49|REG[6]~9_combout\ & !\L49|REG[7]~11_combout\))))) # (\L49|REG[5]~10_combout\ & (\L49|REG[9]~7_combout\ & ((!\L49|REG[7]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110001000001110011000100000001100010100000000110001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[5]~10_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[6]~9_combout\,
	datad => \L49|ALT_INV_REG[7]~11_combout\,
	dataf => \L49|ALT_INV_REG[8]~8_combout\,
	combout => \L58|F[2]~2_combout\);

-- Location: LABCELL_X83_Y10_N39
\L58|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[3]~3_combout\ = ( \L49|REG[6]~9_combout\ & ( (!\L49|REG[9]~7_combout\ & (!\L49|REG[5]~10_combout\ & ((\L49|REG[7]~11_combout\)))) # (\L49|REG[9]~7_combout\ & (\L49|REG[8]~8_combout\ & (!\L49|REG[5]~10_combout\ $ (!\L49|REG[7]~11_combout\)))) ) ) # 
-- ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[9]~7_combout\ & ((!\L49|REG[8]~8_combout\ $ (!\L49|REG[7]~11_combout\)))) # (\L49|REG[9]~7_combout\ & ((!\L49|REG[5]~10_combout\ & ((!\L49|REG[7]~11_combout\))) # (\L49|REG[5]~10_combout\ & (!\L49|REG[8]~8_combout\ 
-- & \L49|REG[7]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011010000001011101101000000000001100010100000000110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[5]~10_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[8]~8_combout\,
	datad => \L49|ALT_INV_REG[7]~11_combout\,
	dataf => \L49|ALT_INV_REG[6]~9_combout\,
	combout => \L58|F[3]~3_combout\);

-- Location: LABCELL_X83_Y10_N9
\L58|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[4]~4_combout\ = ( \L49|REG[6]~9_combout\ & ( (!\L49|REG[9]~7_combout\ & (\L49|REG[5]~10_combout\ & (!\L49|REG[8]~8_combout\ $ (\L49|REG[7]~11_combout\)))) # (\L49|REG[9]~7_combout\ & ((!\L49|REG[7]~11_combout\ & ((\L49|REG[8]~8_combout\))) # 
-- (\L49|REG[7]~11_combout\ & (!\L49|REG[5]~10_combout\)))) ) ) # ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[5]~10_combout\ & (\L49|REG[9]~7_combout\ & (\L49|REG[8]~8_combout\))) # (\L49|REG[5]~10_combout\ & (!\L49|REG[9]~7_combout\ & (!\L49|REG[8]~8_combout\ 
-- & \L49|REG[7]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000010000000100100001001000011001001100100001100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[5]~10_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[8]~8_combout\,
	datad => \L49|ALT_INV_REG[7]~11_combout\,
	dataf => \L49|ALT_INV_REG[6]~9_combout\,
	combout => \L58|F[4]~4_combout\);

-- Location: LABCELL_X83_Y10_N12
\L58|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[5]~5_combout\ = ( \L49|REG[6]~9_combout\ & ( (\L49|REG[9]~7_combout\ & (!\L49|REG[5]~10_combout\ & (!\L49|REG[8]~8_combout\ $ (\L49|REG[7]~11_combout\)))) ) ) # ( !\L49|REG[6]~9_combout\ & ( (!\L49|REG[7]~11_combout\ & (\L49|REG[8]~8_combout\ & 
-- (!\L49|REG[9]~7_combout\ $ (!\L49|REG[5]~10_combout\)))) # (\L49|REG[7]~11_combout\ & ((!\L49|REG[9]~7_combout\ & ((!\L49|REG[5]~10_combout\))) # (\L49|REG[9]~7_combout\ & (\L49|REG[8]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000001000111010100000100100001000000000010000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[8]~8_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[7]~11_combout\,
	datad => \L49|ALT_INV_REG[5]~10_combout\,
	dataf => \L49|ALT_INV_REG[6]~9_combout\,
	combout => \L58|F[5]~5_combout\);

-- Location: LABCELL_X83_Y10_N6
\L58|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L58|F[6]~6_combout\ = ( \L49|REG[8]~8_combout\ & ( (!\L49|REG[9]~7_combout\ & (!\L49|REG[5]~10_combout\ & ((!\L49|REG[7]~11_combout\) # (!\L49|REG[6]~9_combout\)))) # (\L49|REG[9]~7_combout\ & ((!\L49|REG[7]~11_combout\ & (!\L49|REG[5]~10_combout\ & 
-- !\L49|REG[6]~9_combout\)) # (\L49|REG[7]~11_combout\ & ((\L49|REG[6]~9_combout\))))) ) ) # ( !\L49|REG[8]~8_combout\ & ( (!\L49|REG[6]~9_combout\ & (((!\L49|REG[9]~7_combout\ & !\L49|REG[7]~11_combout\)))) # (\L49|REG[6]~9_combout\ & 
-- (\L49|REG[5]~10_combout\ & (!\L49|REG[9]~7_combout\ $ (!\L49|REG[7]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000010100110000000001010010101000100000111010100010000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[5]~10_combout\,
	datab => \L49|ALT_INV_REG[9]~7_combout\,
	datac => \L49|ALT_INV_REG[7]~11_combout\,
	datad => \L49|ALT_INV_REG[6]~9_combout\,
	dataf => \L49|ALT_INV_REG[8]~8_combout\,
	combout => \L58|F[6]~6_combout\);

-- Location: LABCELL_X81_Y9_N12
\L49|REG[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[11]~16_combout\ = ( \L9|contador\(1) & ( \L49|Equal1~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (\L14|WideOr2~combout\ & ((\SW[9]~input_o\)))) # (\L31|shl[31]~22_combout\ & (((\L49|REG[0]~5_combout\)))) ) ) ) # ( !\L9|contador\(1) & ( 
-- \L49|Equal1~0_combout\ & ( (!\L31|shl[31]~22_combout\ & (((!\SW[9]~input_o\)) # (\L14|WideOr2~combout\))) # (\L31|shl[31]~22_combout\ & (((\L49|REG[0]~5_combout\)))) ) ) ) # ( \L9|contador\(1) & ( !\L49|Equal1~0_combout\ & ( \L49|REG[0]~5_combout\ ) ) ) # 
-- ( !\L9|contador\(1) & ( !\L49|Equal1~0_combout\ & ( \L49|REG[0]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111001111010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L49|ALT_INV_REG[0]~5_combout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L9|ALT_INV_contador\(1),
	dataf => \L49|ALT_INV_Equal1~0_combout\,
	combout => \L49|REG[11]~16_combout\);

-- Location: LABCELL_X61_Y8_N51
\L49|REG[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[12]~14_combout\ = ( \L14|WideOr1~0_combout\ & ( \SW[9]~input_o\ & ( \L14|WideOr1~1_combout\ ) ) ) # ( \L14|WideOr1~0_combout\ & ( !\SW[9]~input_o\ & ( \L9|contador\(2) ) ) ) # ( !\L14|WideOr1~0_combout\ & ( !\SW[9]~input_o\ & ( \L9|contador\(2) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr1~1_combout\,
	datac => \L9|ALT_INV_contador\(2),
	datae => \L14|ALT_INV_WideOr1~0_combout\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L49|REG[12]~14_combout\);

-- Location: MLABCELL_X84_Y10_N33
\L49|REG[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[10]~15_combout\ = ( \L14|WideOr3~1_combout\ & ( (!\SW[9]~input_o\ & (!\L9|contador\(0))) # (\SW[9]~input_o\ & ((\L14|WideOr3~0_combout\))) ) ) # ( !\L14|WideOr3~1_combout\ & ( (!\SW[9]~input_o\ & !\L9|contador\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001101100011011000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L9|ALT_INV_contador\(0),
	datac => \L14|ALT_INV_WideOr3~0_combout\,
	dataf => \L14|ALT_INV_WideOr3~1_combout\,
	combout => \L49|REG[10]~15_combout\);

-- Location: LABCELL_X85_Y8_N54
\L14|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr0~combout\ = ( \L14|EA.S6~q\ & ( \L14|EA.S5~q\ ) ) # ( !\L14|EA.S6~q\ & ( \L14|EA.S5~q\ ) ) # ( \L14|EA.S6~q\ & ( !\L14|EA.S5~q\ ) ) # ( !\L14|EA.S6~q\ & ( !\L14|EA.S5~q\ & ( (!\L14|EA.S7~q\) # ((!\L14|WideOr1~0_combout\) # (\L14|EA.S4~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_EA.S7~q\,
	datab => \L14|ALT_INV_EA.S4~q\,
	datac => \L14|ALT_INV_WideOr1~0_combout\,
	datae => \L14|ALT_INV_EA.S6~q\,
	dataf => \L14|ALT_INV_EA.S5~q\,
	combout => \L14|WideOr0~combout\);

-- Location: LABCELL_X81_Y8_N12
\L49|REG[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[13]~13_combout\ = ( \L49|REG[0]~5_combout\ & ( \L14|WideOr0~combout\ & ( (\L49|Equal1~0_combout\ & (!\L31|shl[31]~22_combout\ & ((!\L9|contador\(3)) # (\SW[9]~input_o\)))) ) ) ) # ( !\L49|REG[0]~5_combout\ & ( \L14|WideOr0~combout\ & ( 
-- (!\L49|Equal1~0_combout\) # (((!\L9|contador\(3)) # (\SW[9]~input_o\)) # (\L31|shl[31]~22_combout\)) ) ) ) # ( \L49|REG[0]~5_combout\ & ( !\L14|WideOr0~combout\ & ( (\L49|Equal1~0_combout\ & (!\L31|shl[31]~22_combout\ & (!\L9|contador\(3) & 
-- !\SW[9]~input_o\))) ) ) ) # ( !\L49|REG[0]~5_combout\ & ( !\L14|WideOr0~combout\ & ( (!\L49|Equal1~0_combout\) # (((!\L9|contador\(3) & !\SW[9]~input_o\)) # (\L31|shl[31]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101110111011010000000000000011111011111111110100000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_Equal1~0_combout\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L9|ALT_INV_contador\(3),
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \L49|ALT_INV_REG[0]~5_combout\,
	dataf => \L14|ALT_INV_WideOr0~combout\,
	combout => \L49|REG[13]~13_combout\);

-- Location: LABCELL_X81_Y8_N3
\L49|REG[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[14]~12_combout\ = ( \L49|REG[2]~0_combout\ & ( (!\L49|Equal1~0_combout\) # (((!\SW[9]~input_o\ & \L9|contador\(4))) # (\L31|shl[31]~22_combout\)) ) ) # ( !\L49|REG[2]~0_combout\ & ( (\L49|Equal1~0_combout\ & (!\SW[9]~input_o\ & 
-- (!\L31|shl[31]~22_combout\ & \L9|contador\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000010101111111011111010111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_Equal1~0_combout\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	datad => \L9|ALT_INV_contador\(4),
	dataf => \L49|ALT_INV_REG[2]~0_combout\,
	combout => \L49|REG[14]~12_combout\);

-- Location: MLABCELL_X84_Y10_N48
\L49|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|Equal1~1_combout\ = ( \L49|Equal1~0_combout\ & ( !\L31|shl[31]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	dataf => \L49|ALT_INV_Equal1~0_combout\,
	combout => \L49|Equal1~1_combout\);

-- Location: MLABCELL_X84_Y10_N0
\L57|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[0]~0_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[12]~14_combout\ & (\L49|REG[10]~15_combout\ & ((\L49|REG[13]~13_combout\) # (\L49|REG[11]~16_combout\)))) # (\L49|REG[12]~14_combout\ & ((!\L49|REG[11]~16_combout\ 
-- & ((\L49|REG[13]~13_combout\) # (\L49|REG[10]~15_combout\))) # (\L49|REG[11]~16_combout\ & ((!\L49|REG[10]~15_combout\) # (!\L49|REG[13]~13_combout\))))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[12]~14_combout\ & 
-- (\L49|REG[10]~15_combout\ & (!\L49|REG[11]~16_combout\ $ (!\L49|REG[13]~13_combout\)))) # (\L49|REG[12]~14_combout\ & (!\L49|REG[11]~16_combout\ & (!\L49|REG[10]~15_combout\ $ (!\L49|REG[13]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110001010000001011100111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[0]~0_combout\);

-- Location: MLABCELL_X84_Y10_N18
\L57|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[1]~1_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[12]~14_combout\ & (\L49|REG[11]~16_combout\ & (!\L49|REG[10]~15_combout\ $ (!\L49|REG[13]~13_combout\)))) # (\L49|REG[12]~14_combout\ & (!\L49|REG[11]~16_combout\ 
-- $ (((!\L49|REG[10]~15_combout\ & \L49|REG[13]~13_combout\))))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & (\L49|REG[12]~14_combout\ & (!\L49|REG[10]~15_combout\ $ (\L49|REG[13]~13_combout\)))) # 
-- (\L49|REG[11]~16_combout\ & ((!\L49|REG[10]~15_combout\ & (\L49|REG[12]~14_combout\)) # (\L49|REG[10]~15_combout\ & ((!\L49|REG[13]~13_combout\))))) ) ) ) # ( \L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & 
-- \L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100110101000100100010011001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[1]~1_combout\);

-- Location: MLABCELL_X84_Y10_N24
\L57|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[2]~2_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & ((!\L49|REG[13]~13_combout\ & ((\L49|REG[10]~15_combout\))) # (\L49|REG[13]~13_combout\ & (\L49|REG[12]~14_combout\)))) # 
-- (\L49|REG[11]~16_combout\ & (!\L49|REG[12]~14_combout\ & (!\L49|REG[10]~15_combout\ $ (!\L49|REG[13]~13_combout\)))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[12]~14_combout\ & (\L49|REG[11]~16_combout\ & 
-- (!\L49|REG[10]~15_combout\ & \L49|REG[13]~13_combout\))) # (\L49|REG[12]~14_combout\ & (!\L49|REG[13]~13_combout\ & ((!\L49|REG[10]~15_combout\) # (\L49|REG[11]~16_combout\)))) ) ) ) # ( \L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( 
-- (\L49|REG[11]~16_combout\ & \L49|REG[13]~13_combout\) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & \L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110001010000000000111001100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[2]~2_combout\);

-- Location: MLABCELL_X84_Y10_N6
\L57|F[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[3]~3_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & (!\L49|REG[12]~14_combout\ & (\L49|REG[10]~15_combout\))) # (\L49|REG[11]~16_combout\ & (!\L49|REG[12]~14_combout\ $ 
-- (((\L49|REG[13]~13_combout\))))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & (\L49|REG[13]~13_combout\ & (!\L49|REG[12]~14_combout\ $ (!\L49|REG[10]~15_combout\)))) # (\L49|REG[11]~16_combout\ & 
-- ((!\L49|REG[12]~14_combout\ & (!\L49|REG[10]~15_combout\ & !\L49|REG[13]~13_combout\)) # (\L49|REG[12]~14_combout\ & (\L49|REG[10]~15_combout\)))) ) ) ) # ( \L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & 
-- !\L49|REG[13]~13_combout\) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & !\L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001000001001010010100110000011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[3]~3_combout\);

-- Location: MLABCELL_X84_Y10_N36
\L57|F[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[4]~4_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[10]~15_combout\ & ((!\L49|REG[11]~16_combout\ & (!\L49|REG[12]~14_combout\ $ (!\L49|REG[13]~13_combout\))) # (\L49|REG[11]~16_combout\ & (!\L49|REG[12]~14_combout\ 
-- & !\L49|REG[13]~13_combout\)))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & ((!\L49|REG[12]~14_combout\ & (\L49|REG[10]~15_combout\)) # (\L49|REG[12]~14_combout\ & ((\L49|REG[13]~13_combout\))))) # 
-- (\L49|REG[11]~16_combout\ & (((\L49|REG[10]~15_combout\ & \L49|REG[13]~13_combout\)))) ) ) ) # ( \L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( !\L49|REG[11]~16_combout\ $ (!\L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000001000001011110110000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[4]~4_combout\);

-- Location: MLABCELL_X84_Y10_N54
\L57|F[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[5]~5_combout\ = ( \L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & ((!\L49|REG[12]~14_combout\ & (\L49|REG[10]~15_combout\)) # (\L49|REG[12]~14_combout\ & (!\L49|REG[10]~15_combout\ & \L49|REG[13]~13_combout\)))) 
-- ) ) ) # ( !\L49|REG[14]~12_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[11]~16_combout\ & (\L49|REG[10]~15_combout\ & (!\L49|REG[12]~14_combout\ $ (!\L49|REG[13]~13_combout\)))) # (\L49|REG[11]~16_combout\ & (\L49|REG[13]~13_combout\ & 
-- ((!\L49|REG[12]~14_combout\) # (\L49|REG[10]~15_combout\)))) ) ) ) # ( !\L49|REG[14]~12_combout\ & ( !\L49|Equal1~1_combout\ & ( (\L49|REG[11]~16_combout\ & \L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000000000010010011010000010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[11]~16_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[14]~12_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[5]~5_combout\);

-- Location: MLABCELL_X84_Y10_N12
\L57|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L57|F[6]~6_combout\ = ( \L49|REG[11]~16_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[13]~13_combout\ & (\L49|REG[14]~12_combout\ & (\L49|REG[12]~14_combout\))) # (\L49|REG[13]~13_combout\ & (\L49|REG[10]~15_combout\ & ((\L49|REG[12]~14_combout\) # 
-- (\L49|REG[14]~12_combout\)))) ) ) ) # ( !\L49|REG[11]~16_combout\ & ( \L49|Equal1~1_combout\ & ( (!\L49|REG[13]~13_combout\ & (!\L49|REG[10]~15_combout\ & (!\L49|REG[14]~12_combout\ $ (!\L49|REG[12]~14_combout\)))) # (\L49|REG[13]~13_combout\ & 
-- ((!\L49|REG[14]~12_combout\ & (!\L49|REG[12]~14_combout\)) # (\L49|REG[14]~12_combout\ & (\L49|REG[12]~14_combout\ & \L49|REG[10]~15_combout\)))) ) ) ) # ( !\L49|REG[11]~16_combout\ & ( !\L49|Equal1~1_combout\ & ( !\L49|REG[14]~12_combout\ $ 
-- (!\L49|REG[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010000000000000000001100000100010010001000100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[14]~12_combout\,
	datab => \L49|ALT_INV_REG[12]~14_combout\,
	datac => \L49|ALT_INV_REG[10]~15_combout\,
	datad => \L49|ALT_INV_REG[13]~13_combout\,
	datae => \L49|ALT_INV_REG[11]~16_combout\,
	dataf => \L49|ALT_INV_Equal1~1_combout\,
	combout => \L57|F[6]~6_combout\);

-- Location: LABCELL_X81_Y6_N3
\L56|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L56|F[0]~0_combout\ = ( \L32|EA.E3~q\ & ( (!\L32|EA.E0~q\) # (\L32|EA.E2~q\) ) ) # ( !\L32|EA.E3~q\ & ( (!\L32|EA.E2~q\) # ((!\L32|EA.E0~q\) # (!\SW[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L32|ALT_INV_EA.E0~q\,
	datac => \ALT_INV_SW[9]~input_o\,
	dataf => \L32|ALT_INV_EA.E3~q\,
	combout => \L56|F[0]~0_combout\);

-- Location: LABCELL_X83_Y10_N30
\L56|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L56|F[1]~1_combout\ = ( \L32|EA.E2~q\ & ( (!\SW[9]~input_o\ & (!\L31|shl[31]~22_combout\ & \L49|Equal1~0_combout\)) ) ) # ( !\L32|EA.E2~q\ & ( \L49|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010000000100000001111000011110000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \L31|ALT_INV_shl[31]~22_combout\,
	datac => \L49|ALT_INV_Equal1~0_combout\,
	datae => \L32|ALT_INV_EA.E2~q\,
	combout => \L56|F[1]~1_combout\);

-- Location: LABCELL_X81_Y9_N9
\L49|REG[22]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[22]~17_combout\ = (\L49|Equal1~0_combout\ & (\SW[9]~input_o\ & !\L31|shl[31]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_Equal1~0_combout\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L49|REG[22]~17_combout\);

-- Location: LABCELL_X81_Y6_N30
\L56|F[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L56|F[3]~2_combout\ = ( \L32|EA.E0~q\ & ( (!\L32|EA.E2~q\) # ((\SW[9]~input_o\ & !\L32|EA.E3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111010101110101011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L32|ALT_INV_EA.E3~q\,
	dataf => \L32|ALT_INV_EA.E0~q\,
	combout => \L56|F[3]~2_combout\);

-- Location: LABCELL_X83_Y10_N15
\L56|F[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L56|F[5]~3_combout\ = ( \L31|shl[31]~22_combout\ & ( (!\L49|Equal1~0_combout\) # (\L32|EA.E2~q\) ) ) # ( !\L31|shl[31]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L49|ALT_INV_Equal1~0_combout\,
	datad => \L32|ALT_INV_EA.E2~q\,
	dataf => \L31|ALT_INV_shl[31]~22_combout\,
	combout => \L56|F[5]~3_combout\);

-- Location: LABCELL_X81_Y9_N18
\L49|REG[20]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[20]~18_combout\ = ( \L49|Equal1~0_combout\ & ( \L15|EA.S2~q\ & ( !\L31|shl[31]~22_combout\ ) ) ) # ( !\L49|Equal1~0_combout\ & ( \L15|EA.S2~q\ & ( !\L31|shl[31]~22_combout\ ) ) ) # ( \L49|Equal1~0_combout\ & ( !\L15|EA.S2~q\ & ( 
-- (!\L31|shl[31]~22_combout\ & (((!\SW[9]~input_o\) # (!\L15|EA.S0~q\)) # (\L15|EA.S4~q\))) ) ) ) # ( !\L49|Equal1~0_combout\ & ( !\L15|EA.S2~q\ & ( !\L31|shl[31]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S4~q\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \L15|ALT_INV_EA.S0~q\,
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L49|ALT_INV_Equal1~0_combout\,
	dataf => \L15|ALT_INV_EA.S2~q\,
	combout => \L49|REG[20]~18_combout\);

-- Location: LABCELL_X80_Y9_N54
\L15|speed[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \L15|speed\(1) = ( !\L15|EA.S2~q\ & ( !\L15|EA.S3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L15|ALT_INV_EA.S3~q\,
	dataf => \L15|ALT_INV_EA.S2~q\,
	combout => \L15|speed\(1));

-- Location: LABCELL_X81_Y9_N0
\L49|REG[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L49|REG[21]~19_combout\ = ( \L32|EA.E1~q\ & ( \SW[9]~input_o\ & ( (\L32|EA.E0~q\ & (!\L32|EA.E3~q\ & (!\L15|speed\(1) & !\L31|shl[31]~22_combout\))) ) ) ) # ( !\L32|EA.E1~q\ & ( \SW[9]~input_o\ & ( (\L32|EA.E0~q\ & (((!\L15|speed\(1)) # 
-- (\L31|shl[31]~22_combout\)) # (\L32|EA.E3~q\))) ) ) ) # ( !\L32|EA.E1~q\ & ( !\SW[9]~input_o\ & ( \L32|EA.E0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010001010101010100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E0~q\,
	datab => \L32|ALT_INV_EA.E3~q\,
	datac => \L15|ALT_INV_speed\(1),
	datad => \L31|ALT_INV_shl[31]~22_combout\,
	datae => \L32|ALT_INV_EA.E1~q\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \L49|REG[21]~19_combout\);

-- Location: LABCELL_X81_Y9_N42
\L55|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[0]~0_combout\ = ( \L49|REG[22]~17_combout\ & ( (!\L49|REG[21]~19_combout\ & (!\L49|REG[20]~18_combout\ $ (((\L15|EA.S5~q\) # (\L15|EA.S4~q\))))) ) ) # ( !\L49|REG[22]~17_combout\ & ( (!\L49|REG[20]~18_combout\ & !\L49|REG[21]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000111000000001000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S4~q\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L49|ALT_INV_REG[20]~18_combout\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L49|ALT_INV_REG[22]~17_combout\,
	combout => \L55|F[0]~0_combout\);

-- Location: LABCELL_X81_Y9_N30
\L55|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[1]~1_combout\ = ( \L49|REG[22]~17_combout\ & ( (!\L15|EA.S5~q\ & (\L15|EA.S4~q\ & (!\L49|REG[20]~18_combout\ $ (\L49|REG[21]~19_combout\)))) # (\L15|EA.S5~q\ & (!\L49|REG[20]~18_combout\ $ (((\L49|REG[21]~19_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101010000101010010101000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[20]~18_combout\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L15|ALT_INV_EA.S4~q\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L49|ALT_INV_REG[22]~17_combout\,
	combout => \L55|F[1]~1_combout\);

-- Location: LABCELL_X81_Y9_N24
\L55|Equal29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|Equal29~0_combout\ = ( \L49|REG[22]~17_combout\ & ( (!\L15|EA.S4~q\ & (!\L15|EA.S5~q\ & (\L49|REG[20]~18_combout\ & \L49|REG[21]~19_combout\))) ) ) # ( !\L49|REG[22]~17_combout\ & ( (\L49|REG[20]~18_combout\ & \L49|REG[21]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S4~q\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L49|ALT_INV_REG[20]~18_combout\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L49|ALT_INV_REG[22]~17_combout\,
	combout => \L55|Equal29~0_combout\);

-- Location: LABCELL_X81_Y9_N39
\L55|F[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[3]~2_combout\ = ( \L15|EA.S4~q\ & ( (!\L49|REG[20]~18_combout\ & (!\L49|REG[22]~17_combout\ $ (\L49|REG[21]~19_combout\))) # (\L49|REG[20]~18_combout\ & (\L49|REG[22]~17_combout\ & !\L49|REG[21]~19_combout\)) ) ) # ( !\L15|EA.S4~q\ & ( 
-- (!\L49|REG[20]~18_combout\ & (!\L49|REG[21]~19_combout\ $ (((\L15|EA.S5~q\ & \L49|REG[22]~17_combout\))))) # (\L49|REG[20]~18_combout\ & (\L15|EA.S5~q\ & (\L49|REG[22]~17_combout\ & !\L49|REG[21]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100100000010101010010000001010100101000010101010010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[20]~18_combout\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L49|ALT_INV_REG[22]~17_combout\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L55|F[3]~2_combout\);

-- Location: LABCELL_X81_Y9_N27
\L55|F[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[4]~3_combout\ = ( \L49|REG[20]~18_combout\ & ( (\L49|REG[22]~17_combout\ & (!\L49|REG[21]~19_combout\ & ((\L15|EA.S5~q\) # (\L15|EA.S4~q\)))) ) ) # ( !\L49|REG[20]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L15|ALT_INV_EA.S4~q\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L49|ALT_INV_REG[22]~17_combout\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L49|ALT_INV_REG[20]~18_combout\,
	combout => \L55|F[4]~3_combout\);

-- Location: LABCELL_X81_Y9_N54
\L55|F[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[5]~4_combout\ = ( \L15|EA.S4~q\ & ( (!\L49|REG[21]~19_combout\ & (!\L49|REG[22]~17_combout\ & !\L49|REG[20]~18_combout\)) # (\L49|REG[21]~19_combout\ & ((!\L49|REG[22]~17_combout\) # (!\L49|REG[20]~18_combout\))) ) ) # ( !\L15|EA.S4~q\ & ( 
-- (!\L49|REG[21]~19_combout\ & (!\L49|REG[20]~18_combout\ & ((!\L49|REG[22]~17_combout\) # (!\L15|EA.S5~q\)))) # (\L49|REG[21]~19_combout\ & ((!\L49|REG[22]~17_combout\) # ((!\L49|REG[20]~18_combout\) # (!\L15|EA.S5~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111010100111101011101010011010100110101001101010011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[21]~19_combout\,
	datab => \L49|ALT_INV_REG[22]~17_combout\,
	datac => \L49|ALT_INV_REG[20]~18_combout\,
	datad => \L15|ALT_INV_EA.S5~q\,
	dataf => \L15|ALT_INV_EA.S4~q\,
	combout => \L55|F[5]~4_combout\);

-- Location: LABCELL_X81_Y9_N33
\L55|F[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L55|F[6]~5_combout\ = ( \L49|REG[22]~17_combout\ & ( (!\L49|REG[21]~19_combout\ & (((\L15|EA.S4~q\) # (\L15|EA.S5~q\)))) # (\L49|REG[21]~19_combout\ & (((!\L15|EA.S5~q\ & !\L15|EA.S4~q\)) # (\L49|REG[20]~18_combout\))) ) ) # ( !\L49|REG[22]~17_combout\ & 
-- ( \L49|REG[21]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111110101010011111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L49|ALT_INV_REG[20]~18_combout\,
	datab => \L15|ALT_INV_EA.S5~q\,
	datac => \L15|ALT_INV_EA.S4~q\,
	datad => \L49|ALT_INV_REG[21]~19_combout\,
	dataf => \L49|ALT_INV_REG[22]~17_combout\,
	combout => \L55|F[6]~5_combout\);

-- Location: LABCELL_X77_Y8_N30
\L52|REG[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[0]~3_combout\ = ( \L25|shl\(22) & ( \L27|shl[22]~2_combout\ & ( ((!\L14|WideOr2~combout\ & ((\L24|shl\(22)))) # (\L14|WideOr2~combout\ & (\L26|shl\(22)))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L25|shl\(22) & ( \L27|shl[22]~2_combout\ & ( 
-- (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & ((\L24|shl\(22)))) # (\L14|WideOr2~combout\ & (\L26|shl\(22))))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)))) ) ) ) # ( \L25|shl\(22) & ( !\L27|shl[22]~2_combout\ & ( (!\L14|WideOr3~combout\ 
-- & ((!\L14|WideOr2~combout\ & ((\L24|shl\(22)))) # (\L14|WideOr2~combout\ & (\L26|shl\(22))))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)))) ) ) ) # ( !\L25|shl\(22) & ( !\L27|shl[22]~2_combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & ((\L24|shl\(22)))) # (\L14|WideOr2~combout\ & (\L26|shl\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl\(22),
	datab => \L24|ALT_INV_shl\(22),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L25|ALT_INV_shl\(22),
	dataf => \L27|ALT_INV_shl[22]~2_combout\,
	combout => \L52|REG[0]~3_combout\);

-- Location: LABCELL_X79_Y10_N0
\L52|REG[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[0]~2_combout\ = ( \L31|shl\(22) & ( \L14|WideOr3~combout\ & ( (\L14|WideOr2~combout\) # (\L29|shl[22]~2_combout\) ) ) ) # ( !\L31|shl\(22) & ( \L14|WideOr3~combout\ & ( (\L29|shl[22]~2_combout\ & !\L14|WideOr2~combout\) ) ) ) # ( \L31|shl\(22) & 
-- ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl[22]~2_combout\)) # (\L14|WideOr2~combout\ & ((\L30|shl[22]~2_combout\))) ) ) ) # ( !\L31|shl\(22) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl[22]~2_combout\)) # 
-- (\L14|WideOr2~combout\ & ((\L30|shl[22]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl[22]~2_combout\,
	datab => \L30|ALT_INV_shl[22]~2_combout\,
	datac => \L29|ALT_INV_shl[22]~2_combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L31|ALT_INV_shl\(22),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[0]~2_combout\);

-- Location: LABCELL_X80_Y9_N12
\L52|REG[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[0]~0_combout\ = ( \L23|shl\(22) & ( \L22|shl[22]~0_combout\ & ( ((!\L14|WideOr3~combout\ & ((\L20|shl[22]~0_combout\))) # (\L14|WideOr3~combout\ & (\L21|shl[22]~0_combout\))) # (\L14|WideOr2~combout\) ) ) ) # ( !\L23|shl\(22) & ( 
-- \L22|shl[22]~0_combout\ & ( (!\L14|WideOr3~combout\ & (((\L20|shl[22]~0_combout\) # (\L14|WideOr2~combout\)))) # (\L14|WideOr3~combout\ & (\L21|shl[22]~0_combout\ & (!\L14|WideOr2~combout\))) ) ) ) # ( \L23|shl\(22) & ( !\L22|shl[22]~0_combout\ & ( 
-- (!\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\ & \L20|shl[22]~0_combout\)))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)) # (\L21|shl[22]~0_combout\))) ) ) ) # ( !\L23|shl\(22) & ( !\L22|shl[22]~0_combout\ & ( (!\L14|WideOr2~combout\ & 
-- ((!\L14|WideOr3~combout\ & ((\L20|shl[22]~0_combout\))) # (\L14|WideOr3~combout\ & (\L21|shl[22]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L21|ALT_INV_shl[22]~0_combout\,
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L20|ALT_INV_shl[22]~0_combout\,
	datae => \L23|ALT_INV_shl\(22),
	dataf => \L22|ALT_INV_shl[22]~0_combout\,
	combout => \L52|REG[0]~0_combout\);

-- Location: MLABCELL_X78_Y7_N24
\L14|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L14|WideOr1~combout\ = ( \L14|WideOr1~0_combout\ & ( \L14|WideOr1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \L14|ALT_INV_WideOr1~1_combout\,
	datae => \L14|ALT_INV_WideOr1~0_combout\,
	combout => \L14|WideOr1~combout\);

-- Location: LABCELL_X77_Y8_N12
\L52|REG[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[0]~1_combout\ = ( \L17|shl\(22) & ( \L19|shl[22]~0_combout\ & ( ((!\L14|WideOr2~combout\ & (\L16|shl\(22))) # (\L14|WideOr2~combout\ & ((\L18|shl[22]~2_combout\)))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L17|shl\(22) & ( \L19|shl[22]~0_combout\ & 
-- ( (!\L14|WideOr2~combout\ & (\L16|shl\(22) & (!\L14|WideOr3~combout\))) # (\L14|WideOr2~combout\ & (((\L18|shl[22]~2_combout\) # (\L14|WideOr3~combout\)))) ) ) ) # ( \L17|shl\(22) & ( !\L19|shl[22]~0_combout\ & ( (!\L14|WideOr2~combout\ & 
-- (((\L14|WideOr3~combout\)) # (\L16|shl\(22)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\ & \L18|shl[22]~2_combout\)))) ) ) ) # ( !\L17|shl\(22) & ( !\L19|shl[22]~0_combout\ & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & 
-- (\L16|shl\(22))) # (\L14|WideOr2~combout\ & ((\L18|shl[22]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(22),
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L18|ALT_INV_shl[22]~2_combout\,
	datae => \L17|ALT_INV_shl\(22),
	dataf => \L19|ALT_INV_shl[22]~0_combout\,
	combout => \L52|REG[0]~1_combout\);

-- Location: MLABCELL_X78_Y8_N6
\L52|REG[0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[0]~69_combout\ = ( !\L14|WideOr1~combout\ & ( ((\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (\L52|REG[0]~3_combout\)) # (\L14|WideOr0~combout\ & ((\L52|REG[0]~1_combout\)))))) ) ) # ( \L14|WideOr1~combout\ & ( ((\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (\L52|REG[0]~2_combout\)) # (\L14|WideOr0~combout\ & ((\L52|REG[0]~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L52|ALT_INV_REG[0]~3_combout\,
	datab => \L52|ALT_INV_REG[0]~2_combout\,
	datac => \L52|ALT_INV_REG[0]~0_combout\,
	datad => \L32|ALT_INV_EA.E2~q\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L14|ALT_INV_WideOr0~combout\,
	datag => \L52|ALT_INV_REG[0]~1_combout\,
	combout => \L52|REG[0]~69_combout\);

-- Location: LABCELL_X80_Y6_N9
\L52|REG[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[1]~7_combout\ = ( \L25|shl\(23) & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L27|shl\(23)) ) ) ) # ( !\L25|shl\(23) & ( \L14|WideOr3~combout\ & ( (\L27|shl\(23) & \L14|WideOr2~combout\) ) ) ) # ( \L25|shl\(23) & ( 
-- !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & ((\L24|shl\(23)))) # (\L14|WideOr2~combout\ & (\L26|shl\(23))) ) ) ) # ( !\L25|shl\(23) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & ((\L24|shl\(23)))) # (\L14|WideOr2~combout\ & 
-- (\L26|shl\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl\(23),
	datab => \L24|ALT_INV_shl\(23),
	datac => \L27|ALT_INV_shl\(23),
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L25|ALT_INV_shl\(23),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[1]~7_combout\);

-- Location: LABCELL_X80_Y6_N54
\L52|REG[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[1]~4_combout\ = ( \L23|shl\(23) & ( \L14|WideOr3~combout\ & ( (\L14|WideOr2~combout\) # (\L21|shl[23]~2_combout\) ) ) ) # ( !\L23|shl\(23) & ( \L14|WideOr3~combout\ & ( (\L21|shl[23]~2_combout\ & !\L14|WideOr2~combout\) ) ) ) # ( \L23|shl\(23) & 
-- ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & ((\L20|shl[23]~4_combout\))) # (\L14|WideOr2~combout\ & (\L22|shl\(23))) ) ) ) # ( !\L23|shl\(23) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & ((\L20|shl[23]~4_combout\))) # 
-- (\L14|WideOr2~combout\ & (\L22|shl\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl\(23),
	datab => \L21|ALT_INV_shl[23]~2_combout\,
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L20|ALT_INV_shl[23]~4_combout\,
	datae => \L23|ALT_INV_shl\(23),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[1]~4_combout\);

-- Location: LABCELL_X77_Y11_N24
\L52|REG[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[1]~6_combout\ = ( \L29|shl\(23) & ( \L31|shl\(23) & ( ((!\L14|WideOr2~combout\ & ((\L28|shl[23]~4_combout\))) # (\L14|WideOr2~combout\ & (\L30|shl\(23)))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L29|shl\(23) & ( \L31|shl\(23) & ( 
-- (!\L14|WideOr2~combout\ & (((\L28|shl[23]~4_combout\ & !\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)) # (\L30|shl\(23)))) ) ) ) # ( \L29|shl\(23) & ( !\L31|shl\(23) & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\) 
-- # (\L28|shl[23]~4_combout\)))) # (\L14|WideOr2~combout\ & (\L30|shl\(23) & ((!\L14|WideOr3~combout\)))) ) ) ) # ( !\L29|shl\(23) & ( !\L31|shl\(23) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & ((\L28|shl[23]~4_combout\))) # 
-- (\L14|WideOr2~combout\ & (\L30|shl\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L30|ALT_INV_shl\(23),
	datac => \L28|ALT_INV_shl[23]~4_combout\,
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L29|ALT_INV_shl\(23),
	dataf => \L31|ALT_INV_shl\(23),
	combout => \L52|REG[1]~6_combout\);

-- Location: LABCELL_X80_Y6_N36
\L52|REG[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[1]~5_combout\ = ( \L16|shl\(23) & ( \L19|shl[23]~2_combout\ & ( (!\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\) # ((\L17|shl[23]~0_combout\)))) # (\L14|WideOr2~combout\ & (((\L18|shl[23]~6_combout\)) # (\L14|WideOr3~combout\))) ) ) ) # ( 
-- !\L16|shl\(23) & ( \L19|shl[23]~2_combout\ & ( (!\L14|WideOr2~combout\ & (\L14|WideOr3~combout\ & ((\L17|shl[23]~0_combout\)))) # (\L14|WideOr2~combout\ & (((\L18|shl[23]~6_combout\)) # (\L14|WideOr3~combout\))) ) ) ) # ( \L16|shl\(23) & ( 
-- !\L19|shl[23]~2_combout\ & ( (!\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\) # ((\L17|shl[23]~0_combout\)))) # (\L14|WideOr2~combout\ & (!\L14|WideOr3~combout\ & (\L18|shl[23]~6_combout\))) ) ) ) # ( !\L16|shl\(23) & ( !\L19|shl[23]~2_combout\ & ( 
-- (!\L14|WideOr2~combout\ & (\L14|WideOr3~combout\ & ((\L17|shl[23]~0_combout\)))) # (\L14|WideOr2~combout\ & (!\L14|WideOr3~combout\ & (\L18|shl[23]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L18|ALT_INV_shl[23]~6_combout\,
	datad => \L17|ALT_INV_shl[23]~0_combout\,
	datae => \L16|ALT_INV_shl\(23),
	dataf => \L19|ALT_INV_shl[23]~2_combout\,
	combout => \L52|REG[1]~5_combout\);

-- Location: LABCELL_X80_Y6_N0
\L52|REG[1]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[1]~65_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (\L52|REG[1]~7_combout\)) # (\L14|WideOr0~combout\ & (((\L52|REG[1]~5_combout\)))))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- (((!\L14|WideOr0~combout\ & ((\L52|REG[1]~6_combout\))) # (\L14|WideOr0~combout\ & (\L52|REG[1]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000101000000000000010100010001000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L52|ALT_INV_REG[1]~7_combout\,
	datac => \L52|ALT_INV_REG[1]~4_combout\,
	datad => \L14|ALT_INV_WideOr0~combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[1]~6_combout\,
	datag => \L52|ALT_INV_REG[1]~5_combout\,
	combout => \L52|REG[1]~65_combout\);

-- Location: LABCELL_X77_Y5_N54
\L52|REG[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[2]~8_combout\ = ( \L21|shl\(24) & ( \L20|shl[24]~6_combout\ & ( (!\L14|WideOr2~combout\) # ((!\L14|WideOr3~combout\ & ((\L22|shl\(24)))) # (\L14|WideOr3~combout\ & (\L23|shl[24]~0_combout\))) ) ) ) # ( !\L21|shl\(24) & ( \L20|shl[24]~6_combout\ & 
-- ( (!\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\) # (\L22|shl\(24))))) # (\L14|WideOr3~combout\ & (\L23|shl[24]~0_combout\ & ((\L14|WideOr2~combout\)))) ) ) ) # ( \L21|shl\(24) & ( !\L20|shl[24]~6_combout\ & ( (!\L14|WideOr3~combout\ & 
-- (((\L22|shl\(24) & \L14|WideOr2~combout\)))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)) # (\L23|shl[24]~0_combout\))) ) ) ) # ( !\L21|shl\(24) & ( !\L20|shl[24]~6_combout\ & ( (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & 
-- ((\L22|shl\(24)))) # (\L14|WideOr3~combout\ & (\L23|shl[24]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl[24]~0_combout\,
	datab => \L22|ALT_INV_shl\(24),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L21|ALT_INV_shl\(24),
	dataf => \L20|ALT_INV_shl[24]~6_combout\,
	combout => \L52|REG[2]~8_combout\);

-- Location: LABCELL_X80_Y5_N3
\L52|REG[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[2]~11_combout\ = ( \L25|shl\(24) & ( \L26|shl[24]~0_combout\ & ( (!\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)) # (\L24|shl[24]~2_combout\))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\) # (\L27|shl[24]~4_combout\)))) ) ) ) # ( 
-- !\L25|shl\(24) & ( \L26|shl[24]~0_combout\ & ( (!\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)) # (\L24|shl[24]~2_combout\))) # (\L14|WideOr3~combout\ & (((\L27|shl[24]~4_combout\ & \L14|WideOr2~combout\)))) ) ) ) # ( \L25|shl\(24) & ( 
-- !\L26|shl[24]~0_combout\ & ( (!\L14|WideOr3~combout\ & (\L24|shl[24]~2_combout\ & ((!\L14|WideOr2~combout\)))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\) # (\L27|shl[24]~4_combout\)))) ) ) ) # ( !\L25|shl\(24) & ( !\L26|shl[24]~0_combout\ & ( 
-- (!\L14|WideOr3~combout\ & (\L24|shl[24]~2_combout\ & ((!\L14|WideOr2~combout\)))) # (\L14|WideOr3~combout\ & (((\L27|shl[24]~4_combout\ & \L14|WideOr2~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr3~combout\,
	datab => \L24|ALT_INV_shl[24]~2_combout\,
	datac => \L27|ALT_INV_shl[24]~4_combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L25|ALT_INV_shl\(24),
	dataf => \L26|ALT_INV_shl[24]~0_combout\,
	combout => \L52|REG[2]~11_combout\);

-- Location: LABCELL_X80_Y9_N30
\L52|REG[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[2]~10_combout\ = ( \L29|shl\(24) & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L31|shl\(24)) ) ) ) # ( !\L29|shl\(24) & ( \L14|WideOr3~combout\ & ( (\L31|shl\(24) & \L14|WideOr2~combout\) ) ) ) # ( \L29|shl\(24) & ( 
-- !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl[24]~6_combout\)) # (\L14|WideOr2~combout\ & ((\L30|shl[24]~4_combout\))) ) ) ) # ( !\L29|shl\(24) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl[24]~6_combout\)) # 
-- (\L14|WideOr2~combout\ & ((\L30|shl[24]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl[24]~6_combout\,
	datab => \L31|ALT_INV_shl\(24),
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L30|ALT_INV_shl[24]~4_combout\,
	datae => \L29|ALT_INV_shl\(24),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[2]~10_combout\);

-- Location: LABCELL_X80_Y6_N48
\L52|REG[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[2]~9_combout\ = ( \L16|shl\(24) & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L17|shl[24]~4_combout\)) # (\L14|WideOr2~combout\ & ((\L19|shl[24]~4_combout\))) ) ) ) # ( !\L16|shl\(24) & ( \L14|WideOr3~combout\ & ( 
-- (!\L14|WideOr2~combout\ & (\L17|shl[24]~4_combout\)) # (\L14|WideOr2~combout\ & ((\L19|shl[24]~4_combout\))) ) ) ) # ( \L16|shl\(24) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L18|shl[24]~10_combout\) ) ) ) # ( !\L16|shl\(24) & ( 
-- !\L14|WideOr3~combout\ & ( (\L14|WideOr2~combout\ & \L18|shl[24]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L17|ALT_INV_shl[24]~4_combout\,
	datac => \L18|ALT_INV_shl[24]~10_combout\,
	datad => \L19|ALT_INV_shl[24]~4_combout\,
	datae => \L16|ALT_INV_shl\(24),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[2]~9_combout\);

-- Location: MLABCELL_X82_Y5_N39
\L52|REG[2]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[2]~61_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (((\L52|REG[2]~11_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[2]~9_combout\)))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (((\L52|REG[2]~10_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[2]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101000101000000010000000100000001010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L14|ALT_INV_WideOr0~combout\,
	datac => \L52|ALT_INV_REG[2]~8_combout\,
	datad => \L52|ALT_INV_REG[2]~11_combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[2]~10_combout\,
	datag => \L52|ALT_INV_REG[2]~9_combout\,
	combout => \L52|REG[2]~61_combout\);

-- Location: LABCELL_X77_Y5_N48
\L52|REG[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[3]~12_combout\ = ( \L21|shl\(25) & ( \L20|shl\(25) & ( (!\L14|WideOr2~combout\) # ((!\L14|WideOr3~combout\ & ((\L22|shl\(25)))) # (\L14|WideOr3~combout\ & (\L23|shl[25]~2_combout\))) ) ) ) # ( !\L21|shl\(25) & ( \L20|shl\(25) & ( 
-- (!\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\) # (\L22|shl\(25))))) # (\L14|WideOr3~combout\ & (\L23|shl[25]~2_combout\ & ((\L14|WideOr2~combout\)))) ) ) ) # ( \L21|shl\(25) & ( !\L20|shl\(25) & ( (!\L14|WideOr3~combout\ & (((\L22|shl\(25) & 
-- \L14|WideOr2~combout\)))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)) # (\L23|shl[25]~2_combout\))) ) ) ) # ( !\L21|shl\(25) & ( !\L20|shl\(25) & ( (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & ((\L22|shl\(25)))) # (\L14|WideOr3~combout\ 
-- & (\L23|shl[25]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L23|ALT_INV_shl[25]~2_combout\,
	datab => \L22|ALT_INV_shl\(25),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L21|ALT_INV_shl\(25),
	dataf => \L20|ALT_INV_shl\(25),
	combout => \L52|REG[3]~12_combout\);

-- Location: LABCELL_X79_Y11_N27
\L52|REG[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[3]~14_combout\ = ( \L28|shl\(25) & ( \L29|shl[25]~4_combout\ & ( (!\L14|WideOr2~combout\) # ((!\L14|WideOr3~combout\ & (\L30|shl[25]~6_combout\)) # (\L14|WideOr3~combout\ & ((\L31|shl\(25))))) ) ) ) # ( !\L28|shl\(25) & ( \L29|shl[25]~4_combout\ 
-- & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & (\L30|shl[25]~6_combout\)) # (\L14|WideOr3~combout\ & ((\L31|shl\(25)))))) ) ) ) # ( \L28|shl\(25) & ( !\L29|shl[25]~4_combout\ & ( 
-- (!\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & (\L30|shl[25]~6_combout\)) # (\L14|WideOr3~combout\ & ((\L31|shl\(25)))))) ) ) ) # ( !\L28|shl\(25) & ( !\L29|shl[25]~4_combout\ & ( 
-- (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & (\L30|shl[25]~6_combout\)) # (\L14|WideOr3~combout\ & ((\L31|shl\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L30|ALT_INV_shl[25]~6_combout\,
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L31|ALT_INV_shl\(25),
	datae => \L28|ALT_INV_shl\(25),
	dataf => \L29|ALT_INV_shl[25]~4_combout\,
	combout => \L52|REG[3]~14_combout\);

-- Location: LABCELL_X81_Y7_N6
\L52|REG[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[3]~15_combout\ = ( \L25|shl\(25) & ( \L27|shl[25]~6_combout\ & ( ((!\L14|WideOr2~combout\ & ((\L24|shl[25]~4_combout\))) # (\L14|WideOr2~combout\ & (\L26|shl[25]~2_combout\))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L25|shl\(25) & ( 
-- \L27|shl[25]~6_combout\ & ( (!\L14|WideOr2~combout\ & (!\L14|WideOr3~combout\ & ((\L24|shl[25]~4_combout\)))) # (\L14|WideOr2~combout\ & (((\L26|shl[25]~2_combout\)) # (\L14|WideOr3~combout\))) ) ) ) # ( \L25|shl\(25) & ( !\L27|shl[25]~6_combout\ & ( 
-- (!\L14|WideOr2~combout\ & (((\L24|shl[25]~4_combout\)) # (\L14|WideOr3~combout\))) # (\L14|WideOr2~combout\ & (!\L14|WideOr3~combout\ & (\L26|shl[25]~2_combout\))) ) ) ) # ( !\L25|shl\(25) & ( !\L27|shl[25]~6_combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & ((\L24|shl[25]~4_combout\))) # (\L14|WideOr2~combout\ & (\L26|shl[25]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L26|ALT_INV_shl[25]~2_combout\,
	datad => \L24|ALT_INV_shl[25]~4_combout\,
	datae => \L25|ALT_INV_shl\(25),
	dataf => \L27|ALT_INV_shl[25]~6_combout\,
	combout => \L52|REG[3]~15_combout\);

-- Location: LABCELL_X80_Y6_N42
\L52|REG[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[3]~13_combout\ = ( \L17|shl\(25) & ( \L16|shl\(25) & ( (!\L14|WideOr2~combout\) # ((!\L14|WideOr3~combout\ & ((\L18|shl[25]~12_combout\))) # (\L14|WideOr3~combout\ & (\L19|shl\(25)))) ) ) ) # ( !\L17|shl\(25) & ( \L16|shl\(25) & ( 
-- (!\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & ((\L18|shl[25]~12_combout\))) # (\L14|WideOr3~combout\ & (\L19|shl\(25))))) ) ) ) # ( \L17|shl\(25) & ( !\L16|shl\(25) & ( 
-- (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & ((\L18|shl[25]~12_combout\))) # (\L14|WideOr3~combout\ & (\L19|shl\(25))))) ) ) ) # ( !\L17|shl\(25) & ( !\L16|shl\(25) & ( (\L14|WideOr2~combout\ 
-- & ((!\L14|WideOr3~combout\ & ((\L18|shl[25]~12_combout\))) # (\L14|WideOr3~combout\ & (\L19|shl\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L19|ALT_INV_shl\(25),
	datac => \L18|ALT_INV_shl[25]~12_combout\,
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L17|ALT_INV_shl\(25),
	dataf => \L16|ALT_INV_shl\(25),
	combout => \L52|REG[3]~13_combout\);

-- Location: LABCELL_X81_Y7_N54
\L52|REG[3]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[3]~57_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (((\L52|REG[3]~15_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[3]~13_combout\)))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (((\L52|REG[3]~14_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[3]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000010100010101000101010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L14|ALT_INV_WideOr0~combout\,
	datac => \L52|ALT_INV_REG[3]~12_combout\,
	datad => \L52|ALT_INV_REG[3]~14_combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[3]~15_combout\,
	datag => \L52|ALT_INV_REG[3]~13_combout\,
	combout => \L52|REG[3]~57_combout\);

-- Location: LABCELL_X75_Y8_N30
\L52|REG[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[4]~16_combout\ = ( \L21|shl\(26) & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L23|shl[26]~4_combout\) ) ) ) # ( !\L21|shl\(26) & ( \L14|WideOr3~combout\ & ( (\L14|WideOr2~combout\ & \L23|shl[26]~4_combout\) ) ) ) # ( \L21|shl\(26) & 
-- ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L20|shl\(26))) # (\L14|WideOr2~combout\ & ((\L22|shl\(26)))) ) ) ) # ( !\L21|shl\(26) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L20|shl\(26))) # (\L14|WideOr2~combout\ & 
-- ((\L22|shl\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl\(26),
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L23|ALT_INV_shl[26]~4_combout\,
	datad => \L22|ALT_INV_shl\(26),
	datae => \L21|ALT_INV_shl\(26),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[4]~16_combout\);

-- Location: LABCELL_X81_Y7_N30
\L52|REG[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[4]~19_combout\ = ( \L25|shl\(26) & ( \L26|shl[26]~6_combout\ & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\) # (\L24|shl[26]~6_combout\)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L27|shl\(26)))) ) ) ) # ( 
-- !\L25|shl\(26) & ( \L26|shl[26]~6_combout\ & ( (!\L14|WideOr2~combout\ & (((\L24|shl[26]~6_combout\ & !\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L27|shl\(26)))) ) ) ) # ( \L25|shl\(26) & ( 
-- !\L26|shl[26]~6_combout\ & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\) # (\L24|shl[26]~6_combout\)))) # (\L14|WideOr2~combout\ & (\L27|shl\(26) & ((\L14|WideOr3~combout\)))) ) ) ) # ( !\L25|shl\(26) & ( !\L26|shl[26]~6_combout\ & ( 
-- (!\L14|WideOr2~combout\ & (((\L24|shl[26]~6_combout\ & !\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (\L27|shl\(26) & ((\L14|WideOr3~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L27|ALT_INV_shl\(26),
	datab => \L24|ALT_INV_shl[26]~6_combout\,
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L25|ALT_INV_shl\(26),
	dataf => \L26|ALT_INV_shl[26]~6_combout\,
	combout => \L52|REG[4]~19_combout\);

-- Location: LABCELL_X75_Y8_N48
\L52|REG[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[4]~18_combout\ = ( \L29|shl\(26) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & ((\L30|shl\(26)))) # (\L14|WideOr3~combout\ & (\L31|shl[26]~0_combout\)) ) ) ) # ( !\L29|shl\(26) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((\L30|shl\(26)))) # (\L14|WideOr3~combout\ & (\L31|shl[26]~0_combout\)) ) ) ) # ( \L29|shl\(26) & ( !\L14|WideOr2~combout\ & ( (\L28|shl\(26)) # (\L14|WideOr3~combout\) ) ) ) # ( !\L29|shl\(26) & ( !\L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- \L28|shl\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr3~combout\,
	datab => \L31|ALT_INV_shl[26]~0_combout\,
	datac => \L28|ALT_INV_shl\(26),
	datad => \L30|ALT_INV_shl\(26),
	datae => \L29|ALT_INV_shl\(26),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[4]~18_combout\);

-- Location: LABCELL_X81_Y7_N12
\L52|REG[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[4]~17_combout\ = ( \L17|shl\(26) & ( \L16|shl\(26) & ( (!\L14|WideOr2~combout\) # ((!\L14|WideOr3~combout\ & (\L18|shl[26]~14_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(26))))) ) ) ) # ( !\L17|shl\(26) & ( \L16|shl\(26) & ( 
-- (!\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & (\L18|shl[26]~14_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(26)))))) ) ) ) # ( \L17|shl\(26) & ( !\L16|shl\(26) & ( 
-- (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & ((!\L14|WideOr3~combout\ & (\L18|shl[26]~14_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(26)))))) ) ) ) # ( !\L17|shl\(26) & ( !\L16|shl\(26) & ( (\L14|WideOr2~combout\ 
-- & ((!\L14|WideOr3~combout\ & (\L18|shl[26]~14_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L18|ALT_INV_shl[26]~14_combout\,
	datab => \L19|ALT_INV_shl\(26),
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L17|ALT_INV_shl\(26),
	dataf => \L16|ALT_INV_shl\(26),
	combout => \L52|REG[4]~17_combout\);

-- Location: LABCELL_X81_Y7_N24
\L52|REG[4]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[4]~53_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (((\L52|REG[4]~19_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[4]~17_combout\)))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (((\L52|REG[4]~18_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[4]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101000101000000010000000100000001010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L14|ALT_INV_WideOr0~combout\,
	datac => \L52|ALT_INV_REG[4]~16_combout\,
	datad => \L52|ALT_INV_REG[4]~19_combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[4]~18_combout\,
	datag => \L52|ALT_INV_REG[4]~17_combout\,
	combout => \L52|REG[4]~53_combout\);

-- Location: LABCELL_X75_Y8_N0
\L52|REG[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[5]~22_combout\ = ( \L29|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & ((\L30|shl\(27)))) # (\L14|WideOr3~combout\ & (\L31|shl\(27))) ) ) ) # ( !\L29|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((\L30|shl\(27)))) # (\L14|WideOr3~combout\ & (\L31|shl\(27))) ) ) ) # ( \L29|shl\(27) & ( !\L14|WideOr2~combout\ & ( (\L28|shl\(27)) # (\L14|WideOr3~combout\) ) ) ) # ( !\L29|shl\(27) & ( !\L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- \L28|shl\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(27),
	datab => \L30|ALT_INV_shl\(27),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L28|ALT_INV_shl\(27),
	datae => \L29|ALT_INV_shl\(27),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[5]~22_combout\);

-- Location: LABCELL_X85_Y8_N27
\L52|REG[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[5]~20_combout\ = ( \L21|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & ((\L22|shl\(27)))) # (\L14|WideOr3~combout\ & (\L23|shl\(27))) ) ) ) # ( !\L21|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((\L22|shl\(27)))) # (\L14|WideOr3~combout\ & (\L23|shl\(27))) ) ) ) # ( \L21|shl\(27) & ( !\L14|WideOr2~combout\ & ( (\L14|WideOr3~combout\) # (\L20|shl\(27)) ) ) ) # ( !\L21|shl\(27) & ( !\L14|WideOr2~combout\ & ( (\L20|shl\(27) & 
-- !\L14|WideOr3~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl\(27),
	datab => \L23|ALT_INV_shl\(27),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L22|ALT_INV_shl\(27),
	datae => \L21|ALT_INV_shl\(27),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[5]~20_combout\);

-- Location: LABCELL_X81_Y5_N18
\L52|REG[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[5]~23_combout\ = ( \L25|shl\(27) & ( \L26|shl[27]~8_combout\ & ( (!\L14|WideOr2~combout\ & (((\L24|shl\(27)) # (\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L27|shl\(27)))) ) ) ) # ( !\L25|shl\(27) & ( 
-- \L26|shl[27]~8_combout\ & ( (!\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\ & \L24|shl\(27))))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L27|shl\(27)))) ) ) ) # ( \L25|shl\(27) & ( !\L26|shl[27]~8_combout\ & ( (!\L14|WideOr2~combout\ 
-- & (((\L24|shl\(27)) # (\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (\L27|shl\(27) & (\L14|WideOr3~combout\))) ) ) ) # ( !\L25|shl\(27) & ( !\L26|shl[27]~8_combout\ & ( (!\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\ & \L24|shl\(27))))) # 
-- (\L14|WideOr2~combout\ & (\L27|shl\(27) & (\L14|WideOr3~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L27|ALT_INV_shl\(27),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L24|ALT_INV_shl\(27),
	datae => \L25|ALT_INV_shl\(27),
	dataf => \L26|ALT_INV_shl[27]~8_combout\,
	combout => \L52|REG[5]~23_combout\);

-- Location: LABCELL_X75_Y7_N12
\L52|REG[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[5]~21_combout\ = ( \L17|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & (\L18|shl[27]~16_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(27)))) ) ) ) # ( !\L17|shl\(27) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- (\L18|shl[27]~16_combout\)) # (\L14|WideOr3~combout\ & ((\L19|shl\(27)))) ) ) ) # ( \L17|shl\(27) & ( !\L14|WideOr2~combout\ & ( (\L14|WideOr3~combout\) # (\L16|shl\(27)) ) ) ) # ( !\L17|shl\(27) & ( !\L14|WideOr2~combout\ & ( (\L16|shl\(27) & 
-- !\L14|WideOr3~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L16|ALT_INV_shl\(27),
	datab => \L18|ALT_INV_shl[27]~16_combout\,
	datac => \L19|ALT_INV_shl\(27),
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L17|ALT_INV_shl\(27),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[5]~21_combout\);

-- Location: LABCELL_X81_Y5_N54
\L52|REG[5]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[5]~49_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & (((!\L14|WideOr0~combout\ & ((\L52|REG[5]~23_combout\))) # (\L14|WideOr0~combout\ & (\L52|REG[5]~21_combout\))))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (\L52|REG[5]~22_combout\)) # (\L14|WideOr0~combout\ & (((\L52|REG[5]~20_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000100010000010101010101000001010001000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L52|ALT_INV_REG[5]~22_combout\,
	datac => \L52|ALT_INV_REG[5]~20_combout\,
	datad => \L14|ALT_INV_WideOr0~combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[5]~23_combout\,
	datag => \L52|ALT_INV_REG[5]~21_combout\,
	combout => \L52|REG[5]~49_combout\);

-- Location: LABCELL_X80_Y5_N6
\L52|REG[6]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[6]~24_combout\ = ( \L21|shl\(28) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & (\L22|shl[28]~2_combout\)) # (\L14|WideOr3~combout\ & ((\L23|shl\(28)))) ) ) ) # ( !\L21|shl\(28) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- (\L22|shl[28]~2_combout\)) # (\L14|WideOr3~combout\ & ((\L23|shl\(28)))) ) ) ) # ( \L21|shl\(28) & ( !\L14|WideOr2~combout\ & ( (\L20|shl[28]~8_combout\) # (\L14|WideOr3~combout\) ) ) ) # ( !\L21|shl\(28) & ( !\L14|WideOr2~combout\ & ( 
-- (!\L14|WideOr3~combout\ & \L20|shl[28]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr3~combout\,
	datab => \L22|ALT_INV_shl[28]~2_combout\,
	datac => \L23|ALT_INV_shl\(28),
	datad => \L20|ALT_INV_shl[28]~8_combout\,
	datae => \L21|ALT_INV_shl\(28),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[6]~24_combout\);

-- Location: LABCELL_X75_Y8_N6
\L52|REG[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[6]~26_combout\ = ( \L29|shl\(28) & ( \L30|shl\(28) & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)) # (\L28|shl\(28)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\) # (\L31|shl[28]~2_combout\)))) ) ) ) # ( !\L29|shl\(28) & ( 
-- \L30|shl\(28) & ( (!\L14|WideOr2~combout\ & (\L28|shl\(28) & (!\L14|WideOr3~combout\))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\) # (\L31|shl[28]~2_combout\)))) ) ) ) # ( \L29|shl\(28) & ( !\L30|shl\(28) & ( (!\L14|WideOr2~combout\ & 
-- (((\L14|WideOr3~combout\)) # (\L28|shl\(28)))) # (\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\ & \L31|shl[28]~2_combout\)))) ) ) ) # ( !\L29|shl\(28) & ( !\L30|shl\(28) & ( (!\L14|WideOr2~combout\ & (\L28|shl\(28) & (!\L14|WideOr3~combout\))) # 
-- (\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\ & \L31|shl[28]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(28),
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L31|ALT_INV_shl[28]~2_combout\,
	datae => \L29|ALT_INV_shl\(28),
	dataf => \L30|ALT_INV_shl\(28),
	combout => \L52|REG[6]~26_combout\);

-- Location: LABCELL_X81_Y5_N48
\L52|REG[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[6]~27_combout\ = ( \L25|shl\(28) & ( \L27|shl\(28) & ( ((!\L14|WideOr2~combout\ & (\L24|shl\(28))) # (\L14|WideOr2~combout\ & ((\L26|shl\(28))))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L25|shl\(28) & ( \L27|shl\(28) & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & (\L24|shl\(28))) # (\L14|WideOr2~combout\ & ((\L26|shl\(28)))))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)))) ) ) ) # ( \L25|shl\(28) & ( !\L27|shl\(28) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & 
-- (\L24|shl\(28))) # (\L14|WideOr2~combout\ & ((\L26|shl\(28)))))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)))) ) ) ) # ( !\L25|shl\(28) & ( !\L27|shl\(28) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & (\L24|shl\(28))) # 
-- (\L14|WideOr2~combout\ & ((\L26|shl\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L24|ALT_INV_shl\(28),
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L26|ALT_INV_shl\(28),
	datad => \L14|ALT_INV_WideOr2~combout\,
	datae => \L25|ALT_INV_shl\(28),
	dataf => \L27|ALT_INV_shl\(28),
	combout => \L52|REG[6]~27_combout\);

-- Location: MLABCELL_X78_Y6_N21
\L52|REG[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[6]~25_combout\ = ( \L17|shl\(28) & ( \L18|shl[28]~20_combout\ & ( (!\L14|WideOr3~combout\ & (((\L16|shl\(28))) # (\L14|WideOr2~combout\))) # (\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\) # ((\L19|shl\(28))))) ) ) ) # ( !\L17|shl\(28) & ( 
-- \L18|shl[28]~20_combout\ & ( (!\L14|WideOr3~combout\ & (((\L16|shl\(28))) # (\L14|WideOr2~combout\))) # (\L14|WideOr3~combout\ & (\L14|WideOr2~combout\ & ((\L19|shl\(28))))) ) ) ) # ( \L17|shl\(28) & ( !\L18|shl[28]~20_combout\ & ( (!\L14|WideOr3~combout\ 
-- & (!\L14|WideOr2~combout\ & (\L16|shl\(28)))) # (\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\) # ((\L19|shl\(28))))) ) ) ) # ( !\L17|shl\(28) & ( !\L18|shl[28]~20_combout\ & ( (!\L14|WideOr3~combout\ & (!\L14|WideOr2~combout\ & (\L16|shl\(28)))) # 
-- (\L14|WideOr3~combout\ & (\L14|WideOr2~combout\ & ((\L19|shl\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr3~combout\,
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L16|ALT_INV_shl\(28),
	datad => \L19|ALT_INV_shl\(28),
	datae => \L17|ALT_INV_shl\(28),
	dataf => \L18|ALT_INV_shl[28]~20_combout\,
	combout => \L52|REG[6]~25_combout\);

-- Location: LABCELL_X81_Y5_N24
\L52|REG[6]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[6]~45_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (((\L52|REG[6]~27_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[6]~25_combout\)))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (((\L52|REG[6]~26_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[6]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000010100010101000101010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L14|ALT_INV_WideOr0~combout\,
	datac => \L52|ALT_INV_REG[6]~24_combout\,
	datad => \L52|ALT_INV_REG[6]~26_combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[6]~27_combout\,
	datag => \L52|ALT_INV_REG[6]~25_combout\,
	combout => \L52|REG[6]~45_combout\);

-- Location: LABCELL_X83_Y7_N21
\L52|REG[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[7]~31_combout\ = ( \L25|shl\(29) & ( \L27|shl\(29) & ( ((!\L14|WideOr2~combout\ & (\L24|shl\(29))) # (\L14|WideOr2~combout\ & ((\L26|shl\(29))))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L25|shl\(29) & ( \L27|shl\(29) & ( (!\L14|WideOr2~combout\ & 
-- (\L24|shl\(29) & (!\L14|WideOr3~combout\))) # (\L14|WideOr2~combout\ & (((\L26|shl\(29)) # (\L14|WideOr3~combout\)))) ) ) ) # ( \L25|shl\(29) & ( !\L27|shl\(29) & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\)) # (\L24|shl\(29)))) # 
-- (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\ & \L26|shl\(29))))) ) ) ) # ( !\L25|shl\(29) & ( !\L27|shl\(29) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & (\L24|shl\(29))) # (\L14|WideOr2~combout\ & ((\L26|shl\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr2~combout\,
	datab => \L24|ALT_INV_shl\(29),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L26|ALT_INV_shl\(29),
	datae => \L25|ALT_INV_shl\(29),
	dataf => \L27|ALT_INV_shl\(29),
	combout => \L52|REG[7]~31_combout\);

-- Location: LABCELL_X83_Y7_N12
\L52|REG[7]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[7]~28_combout\ = ( \L21|shl\(29) & ( \L23|shl\(29) & ( ((!\L14|WideOr2~combout\ & ((\L20|shl\(29)))) # (\L14|WideOr2~combout\ & (\L22|shl\(29)))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L21|shl\(29) & ( \L23|shl\(29) & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & ((\L20|shl\(29)))) # (\L14|WideOr2~combout\ & (\L22|shl\(29))))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)))) ) ) ) # ( \L21|shl\(29) & ( !\L23|shl\(29) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & 
-- ((\L20|shl\(29)))) # (\L14|WideOr2~combout\ & (\L22|shl\(29))))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)))) ) ) ) # ( !\L21|shl\(29) & ( !\L23|shl\(29) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & ((\L20|shl\(29)))) # 
-- (\L14|WideOr2~combout\ & (\L22|shl\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L22|ALT_INV_shl\(29),
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L20|ALT_INV_shl\(29),
	datae => \L21|ALT_INV_shl\(29),
	dataf => \L23|ALT_INV_shl\(29),
	combout => \L52|REG[7]~28_combout\);

-- Location: LABCELL_X83_Y7_N24
\L52|REG[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[7]~30_combout\ = ( \L29|shl\(29) & ( \L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\) # (\L31|shl\(29)) ) ) ) # ( !\L29|shl\(29) & ( \L14|WideOr3~combout\ & ( (\L31|shl\(29) & \L14|WideOr2~combout\) ) ) ) # ( \L29|shl\(29) & ( 
-- !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl\(29))) # (\L14|WideOr2~combout\ & ((\L30|shl\(29)))) ) ) ) # ( !\L29|shl\(29) & ( !\L14|WideOr3~combout\ & ( (!\L14|WideOr2~combout\ & (\L28|shl\(29))) # (\L14|WideOr2~combout\ & 
-- ((\L30|shl\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L31|ALT_INV_shl\(29),
	datab => \L28|ALT_INV_shl\(29),
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L30|ALT_INV_shl\(29),
	datae => \L29|ALT_INV_shl\(29),
	dataf => \L14|ALT_INV_WideOr3~combout\,
	combout => \L52|REG[7]~30_combout\);

-- Location: LABCELL_X83_Y8_N0
\L52|REG[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[7]~29_combout\ = ( \L17|shl\(29) & ( \L18|shl[29]~22_combout\ & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\) # (\L16|shl[29]~0_combout\)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L19|shl\(29)))) ) ) ) # ( 
-- !\L17|shl\(29) & ( \L18|shl[29]~22_combout\ & ( (!\L14|WideOr2~combout\ & (((\L16|shl[29]~0_combout\ & !\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (((!\L14|WideOr3~combout\)) # (\L19|shl\(29)))) ) ) ) # ( \L17|shl\(29) & ( 
-- !\L18|shl[29]~22_combout\ & ( (!\L14|WideOr2~combout\ & (((\L14|WideOr3~combout\) # (\L16|shl[29]~0_combout\)))) # (\L14|WideOr2~combout\ & (\L19|shl\(29) & ((\L14|WideOr3~combout\)))) ) ) ) # ( !\L17|shl\(29) & ( !\L18|shl[29]~22_combout\ & ( 
-- (!\L14|WideOr2~combout\ & (((\L16|shl[29]~0_combout\ & !\L14|WideOr3~combout\)))) # (\L14|WideOr2~combout\ & (\L19|shl\(29) & ((\L14|WideOr3~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L19|ALT_INV_shl\(29),
	datab => \L14|ALT_INV_WideOr2~combout\,
	datac => \L16|ALT_INV_shl[29]~0_combout\,
	datad => \L14|ALT_INV_WideOr3~combout\,
	datae => \L17|ALT_INV_shl\(29),
	dataf => \L18|ALT_INV_shl[29]~22_combout\,
	combout => \L52|REG[7]~29_combout\);

-- Location: LABCELL_X83_Y7_N6
\L52|REG[7]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[7]~41_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (\L52|REG[7]~31_combout\)) # (\L14|WideOr0~combout\ & (((\L52|REG[7]~29_combout\)))))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- (((!\L14|WideOr0~combout\ & ((\L52|REG[7]~30_combout\))) # (\L14|WideOr0~combout\ & (\L52|REG[7]~28_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000101000000000000010100010001000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datab => \L52|ALT_INV_REG[7]~31_combout\,
	datac => \L52|ALT_INV_REG[7]~28_combout\,
	datad => \L14|ALT_INV_WideOr0~combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[7]~30_combout\,
	datag => \L52|ALT_INV_REG[7]~29_combout\,
	combout => \L52|REG[7]~41_combout\);

-- Location: LABCELL_X85_Y8_N3
\L52|REG[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[8]~32_combout\ = ( \L21|shl\(30) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & (\L22|shl\(30))) # (\L14|WideOr3~combout\ & ((\L23|shl\(30)))) ) ) ) # ( !\L21|shl\(30) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- (\L22|shl\(30))) # (\L14|WideOr3~combout\ & ((\L23|shl\(30)))) ) ) ) # ( \L21|shl\(30) & ( !\L14|WideOr2~combout\ & ( (\L14|WideOr3~combout\) # (\L20|shl\(30)) ) ) ) # ( !\L21|shl\(30) & ( !\L14|WideOr2~combout\ & ( (\L20|shl\(30) & 
-- !\L14|WideOr3~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L20|ALT_INV_shl\(30),
	datab => \L22|ALT_INV_shl\(30),
	datac => \L14|ALT_INV_WideOr3~combout\,
	datad => \L23|ALT_INV_shl\(30),
	datae => \L21|ALT_INV_shl\(30),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[8]~32_combout\);

-- Location: LABCELL_X83_Y7_N48
\L52|REG[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[8]~35_combout\ = ( \L25|shl\(30) & ( \L27|shl\(30) & ( ((!\L14|WideOr2~combout\ & ((\L24|shl\(30)))) # (\L14|WideOr2~combout\ & (\L26|shl\(30)))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L25|shl\(30) & ( \L27|shl\(30) & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & ((\L24|shl\(30)))) # (\L14|WideOr2~combout\ & (\L26|shl\(30))))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)))) ) ) ) # ( \L25|shl\(30) & ( !\L27|shl\(30) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & 
-- ((\L24|shl\(30)))) # (\L14|WideOr2~combout\ & (\L26|shl\(30))))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)))) ) ) ) # ( !\L25|shl\(30) & ( !\L27|shl\(30) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & ((\L24|shl\(30)))) # 
-- (\L14|WideOr2~combout\ & (\L26|shl\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L26|ALT_INV_shl\(30),
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L24|ALT_INV_shl\(30),
	datae => \L25|ALT_INV_shl\(30),
	dataf => \L27|ALT_INV_shl\(30),
	combout => \L52|REG[8]~35_combout\);

-- Location: LABCELL_X85_Y8_N18
\L52|REG[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[8]~34_combout\ = ( \L29|shl\(30) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & ((\L30|shl\(30)))) # (\L14|WideOr3~combout\ & (\L31|shl\(30))) ) ) ) # ( !\L29|shl\(30) & ( \L14|WideOr2~combout\ & ( (!\L14|WideOr3~combout\ & 
-- ((\L30|shl\(30)))) # (\L14|WideOr3~combout\ & (\L31|shl\(30))) ) ) ) # ( \L29|shl\(30) & ( !\L14|WideOr2~combout\ & ( (\L14|WideOr3~combout\) # (\L28|shl\(30)) ) ) ) # ( !\L29|shl\(30) & ( !\L14|WideOr2~combout\ & ( (\L28|shl\(30) & 
-- !\L14|WideOr3~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L28|ALT_INV_shl\(30),
	datab => \L14|ALT_INV_WideOr3~combout\,
	datac => \L31|ALT_INV_shl\(30),
	datad => \L30|ALT_INV_shl\(30),
	datae => \L29|ALT_INV_shl\(30),
	dataf => \L14|ALT_INV_WideOr2~combout\,
	combout => \L52|REG[8]~34_combout\);

-- Location: LABCELL_X83_Y8_N21
\L52|REG[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[8]~33_combout\ = ( \L17|shl\(30) & ( \L19|shl\(30) & ( ((!\L14|WideOr2~combout\ & (\L16|shl\(30))) # (\L14|WideOr2~combout\ & ((\L18|shl\(30))))) # (\L14|WideOr3~combout\) ) ) ) # ( !\L17|shl\(30) & ( \L19|shl\(30) & ( (!\L14|WideOr3~combout\ & 
-- ((!\L14|WideOr2~combout\ & (\L16|shl\(30))) # (\L14|WideOr2~combout\ & ((\L18|shl\(30)))))) # (\L14|WideOr3~combout\ & (((\L14|WideOr2~combout\)))) ) ) ) # ( \L17|shl\(30) & ( !\L19|shl\(30) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & 
-- (\L16|shl\(30))) # (\L14|WideOr2~combout\ & ((\L18|shl\(30)))))) # (\L14|WideOr3~combout\ & (((!\L14|WideOr2~combout\)))) ) ) ) # ( !\L17|shl\(30) & ( !\L19|shl\(30) & ( (!\L14|WideOr3~combout\ & ((!\L14|WideOr2~combout\ & (\L16|shl\(30))) # 
-- (\L14|WideOr2~combout\ & ((\L18|shl\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr3~combout\,
	datab => \L16|ALT_INV_shl\(30),
	datac => \L14|ALT_INV_WideOr2~combout\,
	datad => \L18|ALT_INV_shl\(30),
	datae => \L17|ALT_INV_shl\(30),
	dataf => \L19|ALT_INV_shl\(30),
	combout => \L52|REG[8]~33_combout\);

-- Location: LABCELL_X85_Y8_N39
\L52|REG[8]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[8]~37_combout\ = ( !\L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & ((!\L14|WideOr0~combout\ & (((\L52|REG[8]~35_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[8]~33_combout\)))) ) ) # ( \L14|WideOr1~combout\ & ( (\L32|EA.E2~q\ & 
-- ((!\L14|WideOr0~combout\ & (((\L52|REG[8]~34_combout\)))) # (\L14|WideOr0~combout\ & (\L52|REG[8]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100100011000000010000000100000001001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L14|ALT_INV_WideOr0~combout\,
	datab => \L32|ALT_INV_EA.E2~q\,
	datac => \L52|ALT_INV_REG[8]~32_combout\,
	datad => \L52|ALT_INV_REG[8]~35_combout\,
	datae => \L14|ALT_INV_WideOr1~combout\,
	dataf => \L52|ALT_INV_REG[8]~34_combout\,
	datag => \L52|ALT_INV_REG[8]~33_combout\,
	combout => \L52|REG[8]~37_combout\);

-- Location: MLABCELL_X82_Y3_N21
\L6|sig_led~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \L6|sig_led~0_combout\ = ( \L6|Equal3~6_combout\ & ( !\L6|sig_led~0_combout\ ) ) # ( !\L6|Equal3~6_combout\ & ( \L6|sig_led~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \L6|ALT_INV_sig_led~0_combout\,
	dataf => \L6|ALT_INV_Equal3~6_combout\,
	combout => \L6|sig_led~0_combout\);

-- Location: LABCELL_X85_Y5_N39
\L52|REG[9]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \L52|REG[9]~36_combout\ = ( \L6|sig_led~0_combout\ & ( \L32|EA.E2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \L32|ALT_INV_EA.E2~q\,
	datae => \L6|ALT_INV_sig_led~0_combout\,
	combout => \L52|REG[9]~36_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: MLABCELL_X34_Y47_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


