package SM.Backend

import chisel3._

// TODO: For now just forward the input to the output
class MemPipeline extends Module {
  val io = IO(new Bundle {
    // TODO: Add port declarations
  })
  // TODO: Implement hardware
}