// Seed: 4224732532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd34,
    parameter id_10 = 32'd90,
    parameter id_22 = 32'd26,
    parameter id_34 = 32'd24,
    parameter id_43 = 32'd57,
    parameter id_5  = 32'd14
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14#(
        .id_15 (-1),
        .id_16 (id_17++),
        .id_18 (id_19),
        .id_20 (id_21),
        ._id_22(1),
        .id_23 (1),
        .id_24 (id_25),
        .id_26 (-1'b0),
        .id_27 (id_28),
        .id_29 (1)
    ),
    id_30,
    id_31,
    id_32,
    id_33,
    _id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    _id_43,
    id_44#(
        .id_45(1),
        .id_46(1),
        .id_47(1 ^ 1)
    ),
    id_48
);
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout logic [7:0] id_25;
  module_0 modCall_1 (
      id_8,
      id_44,
      id_32,
      id_37,
      id_18,
      id_16,
      id_13
  );
  output wire id_24;
  output wire id_23;
  input wire _id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output tri0 id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire _id_1;
  assign id_25[id_5 : id_10] = id_37;
  logic id_49[id_1  &  id_34 : id_22];
  logic id_50 = -1;
  wire [1 : id_5] id_51;
  assign id_36[id_34] = id_15;
  wire id_52;
  logic [1 : id_43] id_53;
endmodule
