LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE work.constants.all;

ENTITY pc IS
	PORT (
		clock PC_inc, PC_clr, PC_ld	: IN STD_LOGIC;
		IR_inc								: IN STD_LOGIC_VECTOR (7 downto 0);
		I_addr								: INOUT STD_LOGIC_VECTOR (tamanho-1 downto 0)
	); 
END pc;

ARCHITECTURE arc_pc OF pc IS
SIGNAL PC_incrementado STD_LOGIC_VECTOR (tamanho-1 downto 0);
BEGIN

	PROCESS(clock PC_inc, PC_clr, PC_ld,IR_inc,I_addr)
	BEGIN
		
		
		
	END PROCESS;
	PC_incrementado<=std_logic_vector(unsigned(("00000000" & IR_inc)) + unsigned(I_addr));
END arc_pc;

 