// Seed: 3381498256
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4 = id_3, id_5;
  wire id_6;
  initial
  `define pp_7 0
endmodule
module module_1;
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input  wand  id_1,
    output tri   id_2,
    output tri0  id_3,
    output uwire id_4,
    output tri1  id_5,
    output tri   id_6
);
  wire id_8, id_9;
  wand id_10 = 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  wire id_11;
  wire id_12;
  wire id_13, id_14;
endmodule
