#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563ff5e928c0 .scope module, "merger_tb" "merger_tb" 2 3;
 .timescale -9 -11;
P_0x563ff5e7ac90 .param/l "period" 0 2 18, +C4<00000000000000000000000000000100>;
L_0x563ff5f1d860 .functor NOT 1, v0x563ff5f06650_0, C4<0>, C4<0>, C4<0>;
L_0x563ff5f1d920 .functor OR 1, L_0x563ff5f1d860, v0x563ff5f08720_0, C4<0>, C4<0>;
v0x563ff5f071f0_0 .net *"_s0", 0 0, L_0x563ff5f1d860;  1 drivers
v0x563ff5f072f0_0 .var "clk", 0 0;
v0x563ff5f074c0_0 .net "fifo_1_empty", 0 0, v0x563ff5f02d30_0;  1 drivers
v0x563ff5f07560_0 .net "fifo_1_full", 0 0, v0x563ff5f02dd0_0;  1 drivers
v0x563ff5f07600_0 .net "fifo_1_overrun", 0 0, v0x563ff5f033c0_0;  1 drivers
v0x563ff5f076f0_0 .net "fifo_1_underrun", 0 0, v0x563ff5f03560_0;  1 drivers
v0x563ff5f077c0_0 .net "fifo_2_empty", 0 0, v0x563ff5f04800_0;  1 drivers
v0x563ff5f078b0_0 .net "fifo_2_full", 0 0, v0x563ff5f048a0_0;  1 drivers
v0x563ff5f07950_0 .net "fifo_2_overrun", 0 0, v0x563ff5f04fa0_0;  1 drivers
v0x563ff5f07a20_0 .net "fifo_2_underrun", 0 0, v0x563ff5f05140_0;  1 drivers
v0x563ff5f07af0_0 .net "fifo_out_empty", 0 0, v0x563ff5f06590_0;  1 drivers
v0x563ff5f07bc0_0 .net "fifo_out_full", 0 0, v0x563ff5f06650_0;  1 drivers
v0x563ff5f07c90_0 .net "fifo_out_overrun", 0 0, v0x563ff5f06d40_0;  1 drivers
v0x563ff5f07d60_0 .net "fifo_out_underrun", 0 0, v0x563ff5f06ee0_0;  1 drivers
v0x563ff5f07e30_0 .var "in_fifo_1", 31 0;
v0x563ff5f07f00_0 .var "in_fifo_2", 31 0;
v0x563ff5f07fd0_0 .net "o_data", 31 0, v0x563ff5efee40_0;  1 drivers
v0x563ff5f08180_0 .net "o_fifo_1_read", 0 0, v0x563ff5f010c0_0;  1 drivers
v0x563ff5f08220_0 .net "o_fifo_2_read", 0 0, v0x563ff5f01160_0;  1 drivers
v0x563ff5f08310_0 .net "o_out_fifo_write", 0 0, v0x563ff5f01200_0;  1 drivers
v0x563ff5f08400_0 .net "out_fifo_1", 31 0, v0x563ff5f03300_0;  1 drivers
v0x563ff5f084a0_0 .net "out_fifo_2", 31 0, v0x563ff5f04ee0_0;  1 drivers
v0x563ff5f08540_0 .net "out_fifo_item", 31 0, v0x563ff5f06c60_0;  1 drivers
v0x563ff5f085e0_0 .var "write_fifo_1", 0 0;
v0x563ff5f08680_0 .var "write_fifo_2", 0 0;
v0x563ff5f08720_0 .var "write_fifo_out", 0 0;
S_0x563ff5eb1aa0 .scope module, "dut" "MERGER" 2 50, 3 4 0, S_0x563ff5e928c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_fifo_1"
    .port_info 2 /INPUT 1 "i_fifo_1_empty"
    .port_info 3 /INPUT 32 "i_fifo_2"
    .port_info 4 /INPUT 1 "i_fifo_2_empty"
    .port_info 5 /INPUT 1 "i_fifo_out_ready"
    .port_info 6 /OUTPUT 1 "o_fifo_1_read"
    .port_info 7 /OUTPUT 1 "o_fifo_2_read"
    .port_info 8 /OUTPUT 1 "o_out_fifo_write"
    .port_info 9 /OUTPUT 32 "o_data"
P_0x563ff5eb34c0 .param/l "period" 0 3 39, +C4<00000000000000000000000000000100>;
L_0x563ff5e67e90 .functor NOT 1, L_0x563ff5f1d5e0, C4<0>, C4<0>, C4<0>;
L_0x563ff5e680b0 .functor AND 1, v0x563ff5ef97c0_0, L_0x563ff5e67e90, C4<1>, C4<1>;
L_0x563ff5e67c70 .functor NOT 1, v0x563ff5ef97c0_0, C4<0>, C4<0>, C4<0>;
L_0x563ff5e67d80 .functor NOT 1, L_0x563ff5f1d5e0, C4<0>, C4<0>, C4<0>;
L_0x563ff5e68160 .functor AND 1, L_0x563ff5e67c70, L_0x563ff5e67d80, C4<1>, C4<1>;
v0x563ff5eff330_0 .var "R_A", 31 0;
v0x563ff5eff430_0 .var "R_B", 31 0;
L_0x7fc1592c9528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5eff510_0 .net/2u *"_s0", 31 0, L_0x7fc1592c9528;  1 drivers
L_0x7fc1592c95b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5eff600_0 .net/2u *"_s10", 31 0, L_0x7fc1592c95b8;  1 drivers
L_0x7fc1592c9600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5eff6e0_0 .net/2u *"_s14", 31 0, L_0x7fc1592c9600;  1 drivers
v0x563ff5eff7c0_0 .net *"_s18", 0 0, L_0x563ff5e67e90;  1 drivers
v0x563ff5eff8a0_0 .net *"_s22", 0 0, L_0x563ff5e67c70;  1 drivers
v0x563ff5eff980_0 .net *"_s24", 0 0, L_0x563ff5e67d80;  1 drivers
L_0x7fc1592c9570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5effa60_0 .net/2u *"_s4", 31 0, L_0x7fc1592c9570;  1 drivers
v0x563ff5effb40_0 .net "a_lte_b", 0 0, L_0x563ff5f1a6c0;  1 drivers
v0x563ff5effbe0_0 .net "a_min_zero", 0 0, L_0x563ff5f1a3a0;  1 drivers
v0x563ff5effcb0_0 .net "b_min_zero", 0 0, L_0x563ff5f1a530;  1 drivers
v0x563ff5effd80_0 .var "data_2_bottom", 31 0;
v0x563ff5effe20_0 .var "data_2_top", 31 0;
v0x563ff5effee0_0 .var "data_3_bigger", 31 0;
v0x563ff5efffc0_0 .var "data_3_smaller", 31 0;
v0x563ff5f000a0_0 .net "fifo_a_empty", 0 0, v0x563ff5eface0_0;  1 drivers
v0x563ff5f00250_0 .net "fifo_a_full", 0 0, v0x563ff5efad80_0;  1 drivers
v0x563ff5f002f0_0 .net "fifo_a_out", 31 0, v0x563ff5efb2d0_0;  1 drivers
v0x563ff5f003c0_0 .net "fifo_b_empty", 0 0, v0x563ff5efc950_0;  1 drivers
v0x563ff5f004b0_0 .net "fifo_b_full", 0 0, v0x563ff5efc9f0_0;  1 drivers
v0x563ff5f00550_0 .net "fifo_b_out", 31 0, v0x563ff5efd040_0;  1 drivers
v0x563ff5f00620_0 .net "fifo_c_empty", 0 0, v0x563ff5efe710_0;  1 drivers
v0x563ff5f006f0_0 .net "fifo_c_full", 0 0, v0x563ff5efe7d0_0;  1 drivers
v0x563ff5f007c0_0 .var "i_c_read", 0 0;
v0x563ff5f00890_0 .var "i_c_write", 0 0;
v0x563ff5f00960_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  1 drivers
v0x563ff5f00a00_0 .net "i_fifo_1", 31 0, v0x563ff5f03300_0;  alias, 1 drivers
v0x563ff5f00ad0_0 .net "i_fifo_1_empty", 0 0, v0x563ff5f02d30_0;  alias, 1 drivers
v0x563ff5f00b70_0 .net "i_fifo_2", 31 0, v0x563ff5f04ee0_0;  alias, 1 drivers
v0x563ff5f00c40_0 .net "i_fifo_2_empty", 0 0, v0x563ff5f04800_0;  alias, 1 drivers
v0x563ff5f00ce0_0 .var "i_fifo_c", 31 0;
v0x563ff5f00db0_0 .net "i_fifo_out_ready", 0 0, L_0x563ff5f1d920;  1 drivers
v0x563ff5f00e50_0 .var "i_write_a", 0 0;
v0x563ff5f00f20_0 .var "i_write_b", 0 0;
v0x563ff5f00ff0_0 .net "o_data", 31 0, v0x563ff5efee40_0;  alias, 1 drivers
v0x563ff5f010c0_0 .var "o_fifo_1_read", 0 0;
v0x563ff5f01160_0 .var "o_fifo_2_read", 0 0;
v0x563ff5f01200_0 .var "o_out_fifo_write", 0 0;
v0x563ff5f012a0_0 .net "overrun_a", 0 0, v0x563ff5efb3b0_0;  1 drivers
RS_0x7fc159313158 .resolv tri, v0x563ff5efd120_0, v0x563ff5efef20_0;
v0x563ff5f01370_0 .net8 "overrun_b", 0 0, RS_0x7fc159313158;  2 drivers
v0x563ff5f01410_0 .net "r_a_min_zero", 0 0, L_0x563ff5f1a7b0;  1 drivers
v0x563ff5f014b0_0 .net "r_b_min_zero", 0 0, L_0x563ff5f1a8f0;  1 drivers
v0x563ff5f01580_0 .net "select_A", 0 0, v0x563ff5ef97c0_0;  1 drivers
v0x563ff5f01650_0 .net "stall", 0 0, L_0x563ff5f1d5e0;  1 drivers
v0x563ff5f01720_0 .var "stall_2", 0 0;
v0x563ff5f017c0_0 .var "stall_3", 0 0;
v0x563ff5f01860_0 .net "switch_output", 0 0, v0x563ff5ef9a20_0;  1 drivers
v0x563ff5f01930_0 .var "switch_output_2", 0 0;
v0x563ff5f019d0_0 .var "switch_output_3", 0 0;
v0x563ff5f01a70_0 .net "underrun_a", 0 0, v0x563ff5efb550_0;  1 drivers
RS_0x7fc1593131b8 .resolv tri, v0x563ff5efd2c0_0, v0x563ff5eff080_0;
v0x563ff5f01b40_0 .net8 "underrun_b", 0 0, RS_0x7fc1593131b8;  2 drivers
L_0x563ff5f1a3a0 .cmp/eq 32, v0x563ff5efb2d0_0, L_0x7fc1592c9528;
L_0x563ff5f1a530 .cmp/eq 32, v0x563ff5efd040_0, L_0x7fc1592c9570;
L_0x563ff5f1a6c0 .cmp/ge 32, v0x563ff5efd040_0, v0x563ff5efb2d0_0;
L_0x563ff5f1a7b0 .cmp/eq 32, v0x563ff5eff330_0, L_0x7fc1592c95b8;
L_0x563ff5f1a8f0 .cmp/eq 32, v0x563ff5eff430_0, L_0x7fc1592c9600;
L_0x563ff5f1d730 .reduce/nor L_0x563ff5f1d920;
S_0x563ff5e88a20 .scope module, "ctrl" "CONTROL" 3 78, 4 3 0, S_0x563ff5eb1aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_fifo_out_full"
    .port_info 2 /INPUT 1 "i_a_min_zero"
    .port_info 3 /INPUT 1 "i_b_min_zero"
    .port_info 4 /INPUT 1 "i_a_lte_b"
    .port_info 5 /INPUT 1 "i_a_empty"
    .port_info 6 /INPUT 1 "i_b_empty"
    .port_info 7 /INPUT 1 "i_r_a_min_zero"
    .port_info 8 /INPUT 1 "i_r_b_min_zero"
    .port_info 9 /OUTPUT 1 "select_A"
    .port_info 10 /OUTPUT 1 "stall"
    .port_info 11 /OUTPUT 1 "switch_output"
P_0x563ff5ed96c0 .param/l "DONE_A" 0 4 19, C4<010>;
P_0x563ff5ed9700 .param/l "DONE_B" 0 4 20, C4<011>;
P_0x563ff5ed9740 .param/l "FINISHED" 0 4 21, C4<100>;
P_0x563ff5ed9780 .param/l "NOMINAL" 0 4 17, C4<000>;
P_0x563ff5ed97c0 .param/l "TOGGLE" 0 4 18, C4<001>;
P_0x563ff5ed9800 .param/l "period" 0 4 23, +C4<00000000000000000000000000000100>;
L_0x563ff5e67b20 .functor OR 1, L_0x563ff5f1cb70, L_0x563ff5f1d730, C4<0>, C4<0>;
L_0x563ff5f1ce50 .functor OR 1, v0x563ff5eface0_0, v0x563ff5efc950_0, C4<0>, C4<0>;
L_0x563ff5f1cec0 .functor AND 1, L_0x563ff5f1cce0, L_0x563ff5f1ce50, C4<1>, C4<1>;
L_0x563ff5f1cfd0 .functor OR 1, L_0x563ff5e67b20, L_0x563ff5f1cec0, C4<0>, C4<0>;
L_0x563ff5f1d200 .functor AND 1, L_0x563ff5f1d110, v0x563ff5efc950_0, C4<1>, C4<1>;
L_0x563ff5f1d2c0 .functor OR 1, L_0x563ff5f1cfd0, L_0x563ff5f1d200, C4<0>, C4<0>;
L_0x563ff5f1d490 .functor AND 1, L_0x563ff5f1d3c0, v0x563ff5eface0_0, C4<1>, C4<1>;
L_0x563ff5f1d5e0 .functor OR 1, L_0x563ff5f1d2c0, L_0x563ff5f1d490, C4<0>, C4<0>;
L_0x7fc1592c9b58 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x563ff5ed8830_0 .net/2u *"_s0", 2 0, L_0x7fc1592c9b58;  1 drivers
v0x563ff5ed90c0_0 .net *"_s10", 0 0, L_0x563ff5f1ce50;  1 drivers
v0x563ff5ecba40_0 .net *"_s12", 0 0, L_0x563ff5f1cec0;  1 drivers
v0x563ff5ecc720_0 .net *"_s14", 0 0, L_0x563ff5f1cfd0;  1 drivers
L_0x7fc1592c9be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x563ff5ec3040_0 .net/2u *"_s16", 2 0, L_0x7fc1592c9be8;  1 drivers
v0x563ff5ec3d20_0 .net *"_s18", 0 0, L_0x563ff5f1d110;  1 drivers
v0x563ff5eba8f0_0 .net *"_s2", 0 0, L_0x563ff5f1cb70;  1 drivers
v0x563ff5ef8960_0 .net *"_s20", 0 0, L_0x563ff5f1d200;  1 drivers
v0x563ff5ef8a40_0 .net *"_s22", 0 0, L_0x563ff5f1d2c0;  1 drivers
L_0x7fc1592c9c30 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x563ff5ef8b20_0 .net/2u *"_s24", 2 0, L_0x7fc1592c9c30;  1 drivers
v0x563ff5ef8c00_0 .net *"_s26", 0 0, L_0x563ff5f1d3c0;  1 drivers
v0x563ff5ef8cc0_0 .net *"_s28", 0 0, L_0x563ff5f1d490;  1 drivers
v0x563ff5ef8da0_0 .net *"_s4", 0 0, L_0x563ff5e67b20;  1 drivers
L_0x7fc1592c9ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x563ff5ef8e80_0 .net/2u *"_s6", 2 0, L_0x7fc1592c9ba0;  1 drivers
v0x563ff5ef8f60_0 .net *"_s8", 0 0, L_0x563ff5f1cce0;  1 drivers
v0x563ff5ef9020_0 .net "i_a_empty", 0 0, v0x563ff5eface0_0;  alias, 1 drivers
v0x563ff5ef90e0_0 .net "i_a_lte_b", 0 0, L_0x563ff5f1a6c0;  alias, 1 drivers
v0x563ff5ef91a0_0 .net "i_a_min_zero", 0 0, L_0x563ff5f1a3a0;  alias, 1 drivers
v0x563ff5ef9260_0 .net "i_b_empty", 0 0, v0x563ff5efc950_0;  alias, 1 drivers
v0x563ff5ef9320_0 .net "i_b_min_zero", 0 0, L_0x563ff5f1a530;  alias, 1 drivers
v0x563ff5ef93e0_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5ef94a0_0 .net "i_fifo_out_full", 0 0, L_0x563ff5f1d730;  1 drivers
v0x563ff5ef9560_0 .net "i_r_a_min_zero", 0 0, L_0x563ff5f1a7b0;  alias, 1 drivers
v0x563ff5ef9620_0 .net "i_r_b_min_zero", 0 0, L_0x563ff5f1a8f0;  alias, 1 drivers
v0x563ff5ef96e0_0 .var "new_state", 2 0;
v0x563ff5ef97c0_0 .var "select_A", 0 0;
v0x563ff5ef9880_0 .net "stall", 0 0, L_0x563ff5f1d5e0;  alias, 1 drivers
v0x563ff5ef9940_0 .var "state", 2 0;
v0x563ff5ef9a20_0 .var "switch_output", 0 0;
E_0x563ff5e68740/0 .event edge, v0x563ff5ef94a0_0, v0x563ff5ef90e0_0, v0x563ff5ef9620_0, v0x563ff5ef9560_0;
E_0x563ff5e68740/1 .event edge, v0x563ff5ef9260_0, v0x563ff5ef9020_0, v0x563ff5ef9320_0, v0x563ff5ef91a0_0;
E_0x563ff5e68740 .event/or E_0x563ff5e68740/0, E_0x563ff5e68740/1;
L_0x563ff5f1cb70 .cmp/eq 3, v0x563ff5ef9940_0, L_0x7fc1592c9b58;
L_0x563ff5f1cce0 .cmp/eq 3, v0x563ff5ef9940_0, L_0x7fc1592c9ba0;
L_0x563ff5f1d110 .cmp/eq 3, v0x563ff5ef9940_0, L_0x7fc1592c9be8;
L_0x563ff5f1d3c0 .cmp/eq 3, v0x563ff5ef9940_0, L_0x7fc1592c9c30;
S_0x563ff5ef9c60 .scope module, "fifo_a" "FIFO" 3 48, 5 3 0, S_0x563ff5eb1aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5ed9af0 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x563ff5ed9b30 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x563ff5efa120_0 .net *"_s0", 31 0, L_0x563ff5f1aa30;  1 drivers
v0x563ff5efa200_0 .net *"_s10", 31 0, L_0x563ff5f1ac60;  1 drivers
v0x563ff5efa2e0_0 .net *"_s14", 31 0, L_0x563ff5f1aec0;  1 drivers
L_0x7fc1592c9720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efa3d0_0 .net *"_s17", 15 0, L_0x7fc1592c9720;  1 drivers
L_0x7fc1592c9768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efa4b0_0 .net/2u *"_s18", 31 0, L_0x7fc1592c9768;  1 drivers
v0x563ff5efa5e0_0 .net *"_s20", 31 0, L_0x563ff5f1afb0;  1 drivers
L_0x7fc1592c97b0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efa6c0_0 .net/2u *"_s22", 31 0, L_0x7fc1592c97b0;  1 drivers
v0x563ff5efa7a0_0 .net *"_s24", 31 0, L_0x563ff5f1b130;  1 drivers
L_0x7fc1592c9648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efa880_0 .net *"_s3", 15 0, L_0x7fc1592c9648;  1 drivers
L_0x7fc1592c9690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efa960_0 .net/2u *"_s4", 31 0, L_0x7fc1592c9690;  1 drivers
v0x563ff5efaa40_0 .net *"_s6", 31 0, L_0x563ff5f1ab20;  1 drivers
L_0x7fc1592c96d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efab20_0 .net/2u *"_s8", 31 0, L_0x7fc1592c96d8;  1 drivers
v0x563ff5efac00_0 .net "dblnext", 15 0, L_0x563ff5f1ada0;  1 drivers
v0x563ff5eface0_0 .var "empty", 0 0;
v0x563ff5efad80_0 .var "full", 0 0;
v0x563ff5efae20_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5efaef0_0 .net "i_item", 31 0, v0x563ff5f03300_0;  alias, 1 drivers
v0x563ff5efafb0_0 .net "i_read", 0 0, L_0x563ff5e680b0;  1 drivers
v0x563ff5efb070_0 .net "i_write", 0 0, v0x563ff5f00e50_0;  1 drivers
v0x563ff5efb130 .array "mem", 15 0, 31 0;
v0x563ff5efb1f0_0 .net "nxtread", 15 0, L_0x563ff5f1b270;  1 drivers
v0x563ff5efb2d0_0 .var "o_item", 31 0;
v0x563ff5efb3b0_0 .var "overrun", 0 0;
v0x563ff5efb470_0 .var "rdaddr", 15 0;
v0x563ff5efb550_0 .var "underrun", 0 0;
v0x563ff5efb610_0 .var "wraddr", 15 0;
E_0x563ff5e67680 .event posedge, v0x563ff5ef93e0_0;
E_0x563ff5e67880 .event edge, v0x563ff5efb470_0;
E_0x563ff5e68450 .event edge, v0x563ff5efb610_0, v0x563ff5efaef0_0;
E_0x563ff5e67ae0 .event edge, v0x563ff5efb610_0, v0x563ff5efb470_0, v0x563ff5efafb0_0, v0x563ff5efb070_0;
L_0x563ff5f1aa30 .concat [ 16 16 0 0], v0x563ff5efb610_0, L_0x7fc1592c9648;
L_0x563ff5f1ab20 .arith/sum 32, L_0x563ff5f1aa30, L_0x7fc1592c9690;
L_0x563ff5f1ac60 .arith/mod 32, L_0x563ff5f1ab20, L_0x7fc1592c96d8;
L_0x563ff5f1ada0 .part L_0x563ff5f1ac60, 0, 16;
L_0x563ff5f1aec0 .concat [ 16 16 0 0], v0x563ff5efb470_0, L_0x7fc1592c9720;
L_0x563ff5f1afb0 .arith/sum 32, L_0x563ff5f1aec0, L_0x7fc1592c9768;
L_0x563ff5f1b130 .arith/mod 32, L_0x563ff5f1afb0, L_0x7fc1592c97b0;
L_0x563ff5f1b270 .part L_0x563ff5f1b130, 0, 16;
S_0x563ff5efb810 .scope module, "fifo_b" "FIFO" 3 58, 5 3 0, S_0x563ff5eb1aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5ef9e50 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x563ff5ef9e90 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x563ff5efbd70_0 .net *"_s0", 31 0, L_0x563ff5f1b4a0;  1 drivers
v0x563ff5efbe70_0 .net *"_s10", 31 0, L_0x563ff5f1b6d0;  1 drivers
v0x563ff5efbf50_0 .net *"_s14", 31 0, L_0x563ff5f1b930;  1 drivers
L_0x7fc1592c98d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc040_0 .net *"_s17", 15 0, L_0x7fc1592c98d0;  1 drivers
L_0x7fc1592c9918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc120_0 .net/2u *"_s18", 31 0, L_0x7fc1592c9918;  1 drivers
v0x563ff5efc250_0 .net *"_s20", 31 0, L_0x563ff5f1bc30;  1 drivers
L_0x7fc1592c9960 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc330_0 .net/2u *"_s22", 31 0, L_0x7fc1592c9960;  1 drivers
v0x563ff5efc410_0 .net *"_s24", 31 0, L_0x563ff5f1bde0;  1 drivers
L_0x7fc1592c97f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc4f0_0 .net *"_s3", 15 0, L_0x7fc1592c97f8;  1 drivers
L_0x7fc1592c9840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc5d0_0 .net/2u *"_s4", 31 0, L_0x7fc1592c9840;  1 drivers
v0x563ff5efc6b0_0 .net *"_s6", 31 0, L_0x563ff5f1b590;  1 drivers
L_0x7fc1592c9888 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efc790_0 .net/2u *"_s8", 31 0, L_0x7fc1592c9888;  1 drivers
v0x563ff5efc870_0 .net "dblnext", 15 0, L_0x563ff5f1b810;  1 drivers
v0x563ff5efc950_0 .var "empty", 0 0;
v0x563ff5efc9f0_0 .var "full", 0 0;
v0x563ff5efca90_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5efcb30_0 .net "i_item", 31 0, v0x563ff5f04ee0_0;  alias, 1 drivers
v0x563ff5efcd20_0 .net "i_read", 0 0, L_0x563ff5e68160;  1 drivers
v0x563ff5efcde0_0 .net "i_write", 0 0, v0x563ff5f00f20_0;  1 drivers
v0x563ff5efcea0 .array "mem", 15 0, 31 0;
v0x563ff5efcf60_0 .net "nxtread", 15 0, L_0x563ff5f1bf20;  1 drivers
v0x563ff5efd040_0 .var "o_item", 31 0;
v0x563ff5efd120_0 .var "overrun", 0 0;
v0x563ff5efd1e0_0 .var "rdaddr", 15 0;
v0x563ff5efd2c0_0 .var "underrun", 0 0;
v0x563ff5efd380_0 .var "wraddr", 15 0;
E_0x563ff5edc3b0 .event edge, v0x563ff5efd1e0_0;
E_0x563ff5efbca0 .event edge, v0x563ff5efd380_0, v0x563ff5efcb30_0;
E_0x563ff5efbd00 .event edge, v0x563ff5efd380_0, v0x563ff5efd1e0_0, v0x563ff5efcd20_0, v0x563ff5efcde0_0;
L_0x563ff5f1b4a0 .concat [ 16 16 0 0], v0x563ff5efd380_0, L_0x7fc1592c97f8;
L_0x563ff5f1b590 .arith/sum 32, L_0x563ff5f1b4a0, L_0x7fc1592c9840;
L_0x563ff5f1b6d0 .arith/mod 32, L_0x563ff5f1b590, L_0x7fc1592c9888;
L_0x563ff5f1b810 .part L_0x563ff5f1b6d0, 0, 16;
L_0x563ff5f1b930 .concat [ 16 16 0 0], v0x563ff5efd1e0_0, L_0x7fc1592c98d0;
L_0x563ff5f1bc30 .arith/sum 32, L_0x563ff5f1b930, L_0x7fc1592c9918;
L_0x563ff5f1bde0 .arith/mod 32, L_0x563ff5f1bc30, L_0x7fc1592c9960;
L_0x563ff5f1bf20 .part L_0x563ff5f1bde0, 0, 16;
S_0x563ff5efd5d0 .scope module, "fifo_c" "FIFO" 3 68, 5 3 0, S_0x563ff5eb1aa0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5efba10 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x563ff5efba50 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x563ff5efdb30_0 .net *"_s0", 31 0, L_0x563ff5f1c130;  1 drivers
v0x563ff5efdc30_0 .net *"_s10", 31 0, L_0x563ff5f1c3c0;  1 drivers
v0x563ff5efdd10_0 .net *"_s14", 31 0, L_0x563ff5f1c620;  1 drivers
L_0x7fc1592c9a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efde00_0 .net *"_s17", 15 0, L_0x7fc1592c9a80;  1 drivers
L_0x7fc1592c9ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efdee0_0 .net/2u *"_s18", 31 0, L_0x7fc1592c9ac8;  1 drivers
v0x563ff5efe010_0 .net *"_s20", 31 0, L_0x563ff5f1c740;  1 drivers
L_0x7fc1592c9b10 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efe0f0_0 .net/2u *"_s22", 31 0, L_0x7fc1592c9b10;  1 drivers
v0x563ff5efe1d0_0 .net *"_s24", 31 0, L_0x563ff5f1c8f0;  1 drivers
L_0x7fc1592c99a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efe2b0_0 .net *"_s3", 15 0, L_0x7fc1592c99a8;  1 drivers
L_0x7fc1592c99f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5efe390_0 .net/2u *"_s4", 31 0, L_0x7fc1592c99f0;  1 drivers
v0x563ff5efe470_0 .net *"_s6", 31 0, L_0x563ff5f1c250;  1 drivers
L_0x7fc1592c9a38 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5efe550_0 .net/2u *"_s8", 31 0, L_0x7fc1592c9a38;  1 drivers
v0x563ff5efe630_0 .net "dblnext", 15 0, L_0x563ff5f1c500;  1 drivers
v0x563ff5efe710_0 .var "empty", 0 0;
v0x563ff5efe7d0_0 .var "full", 0 0;
v0x563ff5efe890_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5efe930_0 .net "i_item", 31 0, v0x563ff5f00ce0_0;  1 drivers
v0x563ff5efeb20_0 .net "i_read", 0 0, v0x563ff5f007c0_0;  1 drivers
v0x563ff5efebe0_0 .net "i_write", 0 0, v0x563ff5f00890_0;  1 drivers
v0x563ff5efeca0 .array "mem", 15 0, 31 0;
v0x563ff5efed60_0 .net "nxtread", 15 0, L_0x563ff5f1ca30;  1 drivers
v0x563ff5efee40_0 .var "o_item", 31 0;
v0x563ff5efef20_0 .var "overrun", 0 0;
v0x563ff5efefc0_0 .var "rdaddr", 15 0;
v0x563ff5eff080_0 .var "underrun", 0 0;
v0x563ff5eff150_0 .var "wraddr", 15 0;
E_0x563ff5efd9e0 .event edge, v0x563ff5efefc0_0;
E_0x563ff5efda60 .event edge, v0x563ff5eff150_0, v0x563ff5efe930_0;
E_0x563ff5efdac0 .event edge, v0x563ff5eff150_0, v0x563ff5efefc0_0, v0x563ff5efeb20_0, v0x563ff5efebe0_0;
L_0x563ff5f1c130 .concat [ 16 16 0 0], v0x563ff5eff150_0, L_0x7fc1592c99a8;
L_0x563ff5f1c250 .arith/sum 32, L_0x563ff5f1c130, L_0x7fc1592c99f0;
L_0x563ff5f1c3c0 .arith/mod 32, L_0x563ff5f1c250, L_0x7fc1592c9a38;
L_0x563ff5f1c500 .part L_0x563ff5f1c3c0, 0, 16;
L_0x563ff5f1c620 .concat [ 16 16 0 0], v0x563ff5efefc0_0, L_0x7fc1592c9a80;
L_0x563ff5f1c740 .arith/sum 32, L_0x563ff5f1c620, L_0x7fc1592c9ac8;
L_0x563ff5f1c8f0 .arith/mod 32, L_0x563ff5f1c740, L_0x7fc1592c9b10;
L_0x563ff5f1ca30 .part L_0x563ff5f1c8f0, 0, 16;
S_0x563ff5f01cd0 .scope module, "fifo_1" "FIFO_EMPTY" 2 20, 5 101 0, S_0x563ff5e928c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5f01ec0 .param/l "DATA_WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
P_0x563ff5f01f00 .param/l "FIFO_SIZE" 0 5 112, +C4<00000000000000000000000000000011>;
v0x563ff5f02310_0 .net *"_s0", 31 0, L_0x563ff5f087f0;  1 drivers
v0x563ff5f02410_0 .net *"_s12", 31 0, L_0x563ff5f18c90;  1 drivers
L_0x7fc1592c90f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f024f0_0 .net *"_s15", 28 0, L_0x7fc1592c90f0;  1 drivers
L_0x7fc1592c9138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5f025e0_0 .net/2u *"_s16", 31 0, L_0x7fc1592c9138;  1 drivers
v0x563ff5f026c0_0 .net *"_s18", 31 0, L_0x563ff5f18e30;  1 drivers
L_0x7fc1592c9180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f027f0_0 .net/2u *"_s20", 31 0, L_0x7fc1592c9180;  1 drivers
L_0x7fc1592c9018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f028d0_0 .net *"_s3", 28 0, L_0x7fc1592c9018;  1 drivers
L_0x7fc1592c9060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563ff5f029b0_0 .net/2u *"_s4", 31 0, L_0x7fc1592c9060;  1 drivers
v0x563ff5f02a90_0 .net *"_s6", 31 0, L_0x563ff5f189b0;  1 drivers
L_0x7fc1592c90a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f02b70_0 .net/2u *"_s8", 31 0, L_0x7fc1592c90a8;  1 drivers
v0x563ff5f02c50_0 .net "dblnext", 31 0, L_0x563ff5f18b20;  1 drivers
v0x563ff5f02d30_0 .var "empty", 0 0;
v0x563ff5f02dd0_0 .var "full", 0 0;
v0x563ff5f02e70_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5f02f10_0 .net "i_item", 31 0, v0x563ff5f07e30_0;  1 drivers
v0x563ff5f02ff0_0 .net "i_read", 0 0, v0x563ff5f010c0_0;  alias, 1 drivers
v0x563ff5f030c0_0 .net "i_write", 0 0, v0x563ff5f085e0_0;  1 drivers
v0x563ff5f03160 .array "mem", 7 0, 31 0;
v0x563ff5f03220_0 .net "nxtread", 31 0, L_0x563ff5f18f70;  1 drivers
v0x563ff5f03300_0 .var "o_item", 31 0;
v0x563ff5f033c0_0 .var "overrun", 0 0;
v0x563ff5f03480_0 .var "rdaddr", 2 0;
v0x563ff5f03560_0 .var "underrun", 0 0;
v0x563ff5f03620_0 .var "wraddr", 2 0;
E_0x563ff5f021e0 .event edge, v0x563ff5f03480_0;
E_0x563ff5f02240 .event edge, v0x563ff5f03620_0, v0x563ff5f02f10_0;
E_0x563ff5f022a0 .event edge, v0x563ff5f03620_0, v0x563ff5f03480_0, v0x563ff5f010c0_0, v0x563ff5f030c0_0;
L_0x563ff5f087f0 .concat [ 3 29 0 0], v0x563ff5f03620_0, L_0x7fc1592c9018;
L_0x563ff5f189b0 .arith/sum 32, L_0x563ff5f087f0, L_0x7fc1592c9060;
L_0x563ff5f18b20 .arith/mod 32, L_0x563ff5f189b0, L_0x7fc1592c90a8;
L_0x563ff5f18c90 .concat [ 3 29 0 0], v0x563ff5f03480_0, L_0x7fc1592c90f0;
L_0x563ff5f18e30 .arith/sum 32, L_0x563ff5f18c90, L_0x7fc1592c9138;
L_0x563ff5f18f70 .arith/mod 32, L_0x563ff5f18e30, L_0x7fc1592c9180;
S_0x563ff5f03870 .scope module, "fifo_2" "FIFO_EMPTY" 2 30, 5 101 0, S_0x563ff5e928c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5f01fa0 .param/l "DATA_WIDTH" 0 5 113, +C4<00000000000000000000000000100000>;
P_0x563ff5f01fe0 .param/l "FIFO_SIZE" 0 5 112, +C4<00000000000000000000000000000011>;
v0x563ff5f03de0_0 .net *"_s0", 31 0, L_0x563ff5f190f0;  1 drivers
v0x563ff5f03ee0_0 .net *"_s12", 31 0, L_0x563ff5f19440;  1 drivers
L_0x7fc1592c92a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f03fc0_0 .net *"_s15", 28 0, L_0x7fc1592c92a0;  1 drivers
L_0x7fc1592c92e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5f040b0_0 .net/2u *"_s16", 31 0, L_0x7fc1592c92e8;  1 drivers
v0x563ff5f04190_0 .net *"_s18", 31 0, L_0x563ff5f19590;  1 drivers
L_0x7fc1592c9330 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f042c0_0 .net/2u *"_s20", 31 0, L_0x7fc1592c9330;  1 drivers
L_0x7fc1592c91c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f043a0_0 .net *"_s3", 28 0, L_0x7fc1592c91c8;  1 drivers
L_0x7fc1592c9210 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563ff5f04480_0 .net/2u *"_s4", 31 0, L_0x7fc1592c9210;  1 drivers
v0x563ff5f04560_0 .net *"_s6", 31 0, L_0x563ff5f191e0;  1 drivers
L_0x7fc1592c9258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f04640_0 .net/2u *"_s8", 31 0, L_0x7fc1592c9258;  1 drivers
v0x563ff5f04720_0 .net "dblnext", 31 0, L_0x563ff5f19350;  1 drivers
v0x563ff5f04800_0 .var "empty", 0 0;
v0x563ff5f048a0_0 .var "full", 0 0;
v0x563ff5f04940_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5f049e0_0 .net "i_item", 31 0, v0x563ff5f07f00_0;  1 drivers
v0x563ff5f04ac0_0 .net "i_read", 0 0, v0x563ff5f01160_0;  alias, 1 drivers
v0x563ff5f04b90_0 .net "i_write", 0 0, v0x563ff5f08680_0;  1 drivers
v0x563ff5f04d40 .array "mem", 7 0, 31 0;
v0x563ff5f04e00_0 .net "nxtread", 31 0, L_0x563ff5f19700;  1 drivers
v0x563ff5f04ee0_0 .var "o_item", 31 0;
v0x563ff5f04fa0_0 .var "overrun", 0 0;
v0x563ff5f05060_0 .var "rdaddr", 2 0;
v0x563ff5f05140_0 .var "underrun", 0 0;
v0x563ff5f05200_0 .var "wraddr", 2 0;
E_0x563ff5f03cb0 .event edge, v0x563ff5f05060_0;
E_0x563ff5f03d10 .event edge, v0x563ff5f05200_0, v0x563ff5f049e0_0;
E_0x563ff5f03d70 .event edge, v0x563ff5f05200_0, v0x563ff5f05060_0, v0x563ff5f01160_0, v0x563ff5f04b90_0;
L_0x563ff5f190f0 .concat [ 3 29 0 0], v0x563ff5f05200_0, L_0x7fc1592c91c8;
L_0x563ff5f191e0 .arith/sum 32, L_0x563ff5f190f0, L_0x7fc1592c9210;
L_0x563ff5f19350 .arith/mod 32, L_0x563ff5f191e0, L_0x7fc1592c9258;
L_0x563ff5f19440 .concat [ 3 29 0 0], v0x563ff5f05060_0, L_0x7fc1592c92a0;
L_0x563ff5f19590 .arith/sum 32, L_0x563ff5f19440, L_0x7fc1592c92e8;
L_0x563ff5f19700 .arith/mod 32, L_0x563ff5f19590, L_0x7fc1592c9330;
S_0x563ff5f05450 .scope module, "fifo_out" "FIFO" 2 40, 5 3 0, S_0x563ff5e928c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 32 "i_item"
    .port_info 2 /INPUT 1 "i_write"
    .port_info 3 /INPUT 1 "i_read"
    .port_info 4 /OUTPUT 32 "o_item"
    .port_info 5 /OUTPUT 1 "empty"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "overrun"
    .port_info 8 /OUTPUT 1 "underrun"
P_0x563ff5f03a40 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
P_0x563ff5f03a80 .param/l "FIFO_SIZE" 0 5 14, +C4<00000000000000000000000000000100>;
v0x563ff5f059b0_0 .net *"_s0", 31 0, L_0x563ff5f19880;  1 drivers
v0x563ff5f05ab0_0 .net *"_s10", 31 0, L_0x563ff5f19ae0;  1 drivers
v0x563ff5f05b90_0 .net *"_s14", 31 0, L_0x563ff5f19d40;  1 drivers
L_0x7fc1592c9450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f05c80_0 .net *"_s17", 15 0, L_0x7fc1592c9450;  1 drivers
L_0x7fc1592c9498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5f05d60_0 .net/2u *"_s18", 31 0, L_0x7fc1592c9498;  1 drivers
v0x563ff5f05e90_0 .net *"_s20", 31 0, L_0x563ff5f19f70;  1 drivers
L_0x7fc1592c94e0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f05f70_0 .net/2u *"_s22", 31 0, L_0x7fc1592c94e0;  1 drivers
v0x563ff5f06050_0 .net *"_s24", 31 0, L_0x563ff5f1a120;  1 drivers
L_0x7fc1592c9378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f06130_0 .net *"_s3", 15 0, L_0x7fc1592c9378;  1 drivers
L_0x7fc1592c93c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ff5f06210_0 .net/2u *"_s4", 31 0, L_0x7fc1592c93c0;  1 drivers
v0x563ff5f062f0_0 .net *"_s6", 31 0, L_0x563ff5f19970;  1 drivers
L_0x7fc1592c9408 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563ff5f063d0_0 .net/2u *"_s8", 31 0, L_0x7fc1592c9408;  1 drivers
v0x563ff5f064b0_0 .net "dblnext", 15 0, L_0x563ff5f19c20;  1 drivers
v0x563ff5f06590_0 .var "empty", 0 0;
v0x563ff5f06650_0 .var "full", 0 0;
v0x563ff5f06710_0 .net "i_clk", 0 0, v0x563ff5f072f0_0;  alias, 1 drivers
v0x563ff5f067b0_0 .net "i_item", 31 0, v0x563ff5efee40_0;  alias, 1 drivers
v0x563ff5f06980_0 .net "i_read", 0 0, v0x563ff5f08720_0;  1 drivers
v0x563ff5f06a40_0 .net "i_write", 0 0, v0x563ff5f01200_0;  alias, 1 drivers
v0x563ff5f06ae0 .array "mem", 15 0, 31 0;
v0x563ff5f06b80_0 .net "nxtread", 15 0, L_0x563ff5f1a260;  1 drivers
v0x563ff5f06c60_0 .var "o_item", 31 0;
v0x563ff5f06d40_0 .var "overrun", 0 0;
v0x563ff5f06e00_0 .var "rdaddr", 15 0;
v0x563ff5f06ee0_0 .var "underrun", 0 0;
v0x563ff5f06fa0_0 .var "wraddr", 15 0;
E_0x563ff5f05860 .event edge, v0x563ff5f06e00_0;
E_0x563ff5f058e0 .event edge, v0x563ff5f06fa0_0, v0x563ff5efee40_0;
E_0x563ff5f05940 .event edge, v0x563ff5f06fa0_0, v0x563ff5f06e00_0, v0x563ff5f06980_0, v0x563ff5f01200_0;
L_0x563ff5f19880 .concat [ 16 16 0 0], v0x563ff5f06fa0_0, L_0x7fc1592c9378;
L_0x563ff5f19970 .arith/sum 32, L_0x563ff5f19880, L_0x7fc1592c93c0;
L_0x563ff5f19ae0 .arith/mod 32, L_0x563ff5f19970, L_0x7fc1592c9408;
L_0x563ff5f19c20 .part L_0x563ff5f19ae0, 0, 16;
L_0x563ff5f19d40 .concat [ 16 16 0 0], v0x563ff5f06e00_0, L_0x7fc1592c9450;
L_0x563ff5f19f70 .arith/sum 32, L_0x563ff5f19d40, L_0x7fc1592c9498;
L_0x563ff5f1a120 .arith/mod 32, L_0x563ff5f19f70, L_0x7fc1592c94e0;
L_0x563ff5f1a260 .part L_0x563ff5f1a120, 0, 16;
    .scope S_0x563ff5f01cd0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f033c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f03560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f02d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ff5f03620_0, 0, 3;
    %load/vec4 v0x563ff5f02f10_0;
    %load/vec4 v0x563ff5f03620_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f03160, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ff5f03480_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563ff5f03160, 4, 0;
    %load/vec4 v0x563ff5f03480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563ff5f03160, 4;
    %assign/vec4 v0x563ff5f03300_0, 0;
    %end;
    .thread T_0;
    .scope S_0x563ff5f01cd0;
T_1 ;
    %wait E_0x563ff5f022a0;
    %load/vec4 v0x563ff5f030c0_0;
    %load/vec4 v0x563ff5f02ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f02dd0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f02d30_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02dd0_0, 0;
    %load/vec4 v0x563ff5f03220_0;
    %load/vec4 v0x563ff5f03620_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f02d30_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x563ff5f02c50_0;
    %load/vec4 v0x563ff5f03480_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f02dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02d30_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02d30_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x563ff5f02dd0_0;
    %assign/vec4 v0x563ff5f02dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f02d30_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563ff5f01cd0;
T_2 ;
    %wait E_0x563ff5f02240;
    %load/vec4 v0x563ff5f02f10_0;
    %load/vec4 v0x563ff5f03620_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f03160, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563ff5f01cd0;
T_3 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f030c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563ff5f02dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5f02ff0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.2, 9;
    %load/vec4 v0x563ff5f03620_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x563ff5f03620_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f033c0_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563ff5f01cd0;
T_4 ;
    %wait E_0x563ff5f021e0;
    %load/vec4 v0x563ff5f03480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563ff5f03160, 4;
    %assign/vec4 v0x563ff5f03300_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563ff5f01cd0;
T_5 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f02ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x563ff5f02d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563ff5f03480_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x563ff5f03480_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f03560_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563ff5f03870;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f04fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f05140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f048a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f04800_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ff5f05200_0, 0, 3;
    %load/vec4 v0x563ff5f049e0_0;
    %load/vec4 v0x563ff5f05200_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f04d40, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ff5f05060_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563ff5f04d40, 4, 0;
    %load/vec4 v0x563ff5f05060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563ff5f04d40, 4;
    %assign/vec4 v0x563ff5f04ee0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x563ff5f03870;
T_7 ;
    %wait E_0x563ff5f03d70;
    %load/vec4 v0x563ff5f04b90_0;
    %load/vec4 v0x563ff5f04ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f048a0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f04800_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f048a0_0, 0;
    %load/vec4 v0x563ff5f04e00_0;
    %load/vec4 v0x563ff5f05200_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f04800_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x563ff5f04720_0;
    %load/vec4 v0x563ff5f05060_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f048a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f04800_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f048a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f04800_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x563ff5f048a0_0;
    %assign/vec4 v0x563ff5f048a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f04800_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563ff5f03870;
T_8 ;
    %wait E_0x563ff5f03d10;
    %load/vec4 v0x563ff5f049e0_0;
    %load/vec4 v0x563ff5f05200_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f04d40, 0, 4;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563ff5f03870;
T_9 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f04b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x563ff5f048a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5f04ac0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.2, 9;
    %load/vec4 v0x563ff5f05200_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x563ff5f05200_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f04fa0_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563ff5f03870;
T_10 ;
    %wait E_0x563ff5f03cb0;
    %load/vec4 v0x563ff5f05060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563ff5f04d40, 4;
    %assign/vec4 v0x563ff5f04ee0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563ff5f03870;
T_11 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f04ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x563ff5f04800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x563ff5f05060_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x563ff5f05060_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f05140_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563ff5f05450;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06590_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x563ff5f06fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x563ff5f06fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ff5f06e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f06c60_0, 0;
    %end;
    .thread T_12;
    .scope S_0x563ff5f05450;
T_13 ;
    %wait E_0x563ff5f05940;
    %load/vec4 v0x563ff5f06a40_0;
    %load/vec4 v0x563ff5f06980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f06650_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5f06590_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_13.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_13.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_13.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_13.3, 4;
    %jmp T_13.5;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06650_0, 0;
    %load/vec4 v0x563ff5f06b80_0;
    %load/vec4 v0x563ff5f06fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f06590_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x563ff5f064b0_0;
    %load/vec4 v0x563ff5f06e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5f06650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06590_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06590_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x563ff5f06650_0;
    %assign/vec4 v0x563ff5f06650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f06590_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563ff5f05450;
T_14 ;
    %wait E_0x563ff5f058e0;
    %load/vec4 v0x563ff5f067b0_0;
    %ix/getv 3, v0x563ff5f06fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5f06ae0, 0, 4;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x563ff5f05450;
T_15 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f06a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x563ff5f06650_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5f06980_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.2, 9;
    %load/vec4 v0x563ff5f06fa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5f06fa0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f06d40_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563ff5f05450;
T_16 ;
    %wait E_0x563ff5f05860;
    %ix/getv 4, v0x563ff5f06e00_0;
    %load/vec4a v0x563ff5f06ae0, 4;
    %assign/vec4 v0x563ff5f06c60_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x563ff5f05450;
T_17 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f06980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x563ff5f06590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x563ff5f06e00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5f06e00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f06ee0_0, 0;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563ff5ef9c60;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efb3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efb550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5eface0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x563ff5efb610_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x563ff5efb610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ff5efb470_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5efb2d0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x563ff5ef9c60;
T_19 ;
    %wait E_0x563ff5e67ae0;
    %load/vec4 v0x563ff5efb070_0;
    %load/vec4 v0x563ff5efafb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5efad80_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5eface0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_19.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_19.3, 4;
    %jmp T_19.5;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efad80_0, 0;
    %load/vec4 v0x563ff5efb1f0_0;
    %load/vec4 v0x563ff5efb610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5eface0_0, 0;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x563ff5efac00_0;
    %load/vec4 v0x563ff5efb470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5efad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5eface0_0, 0;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5eface0_0, 0;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x563ff5efad80_0;
    %assign/vec4 v0x563ff5efad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5eface0_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x563ff5ef9c60;
T_20 ;
    %wait E_0x563ff5e68450;
    %load/vec4 v0x563ff5efaef0_0;
    %ix/getv 3, v0x563ff5efb610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efb130, 0, 4;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x563ff5ef9c60;
T_21 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x563ff5efad80_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5efafb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.2, 9;
    %load/vec4 v0x563ff5efb610_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5efb610_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5efb3b0_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563ff5ef9c60;
T_22 ;
    %wait E_0x563ff5e67880;
    %ix/getv 4, v0x563ff5efb470_0;
    %load/vec4a v0x563ff5efb130, 4;
    %assign/vec4 v0x563ff5efb2d0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x563ff5ef9c60;
T_23 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x563ff5eface0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x563ff5efb470_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5efb470_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5efb550_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x563ff5efb810;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efd120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc950_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x563ff5efd380_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x563ff5efd380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ff5efd1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5efd040_0, 0;
    %end;
    .thread T_24;
    .scope S_0x563ff5efb810;
T_25 ;
    %wait E_0x563ff5efbd00;
    %load/vec4 v0x563ff5efcde0_0;
    %load/vec4 v0x563ff5efcd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5efc9f0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5efc950_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %jmp T_25.5;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc9f0_0, 0;
    %load/vec4 v0x563ff5efcf60_0;
    %load/vec4 v0x563ff5efd380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5efc950_0, 0;
    %jmp T_25.5;
T_25.1 ;
    %load/vec4 v0x563ff5efc870_0;
    %load/vec4 v0x563ff5efd1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5efc9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc950_0, 0;
    %jmp T_25.5;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc950_0, 0;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x563ff5efc9f0_0;
    %assign/vec4 v0x563ff5efc9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efc950_0, 0;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x563ff5efb810;
T_26 ;
    %wait E_0x563ff5efbca0;
    %load/vec4 v0x563ff5efcb30_0;
    %ix/getv 3, v0x563ff5efd380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efcea0, 0, 4;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x563ff5efb810;
T_27 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x563ff5efc9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5efcd20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.2, 9;
    %load/vec4 v0x563ff5efd380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5efd380_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5efd120_0, 0;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x563ff5efb810;
T_28 ;
    %wait E_0x563ff5edc3b0;
    %ix/getv 4, v0x563ff5efd1e0_0;
    %load/vec4a v0x563ff5efcea0, 4;
    %assign/vec4 v0x563ff5efd040_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x563ff5efb810;
T_29 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efcd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x563ff5efc950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x563ff5efd1e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5efd1e0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5efd2c0_0, 0;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x563ff5efd5d0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5eff080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe710_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x563ff5eff150_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x563ff5eff150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ff5efefc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5efee40_0, 0;
    %end;
    .thread T_30;
    .scope S_0x563ff5efd5d0;
T_31 ;
    %wait E_0x563ff5efdac0;
    %load/vec4 v0x563ff5efebe0_0;
    %load/vec4 v0x563ff5efeb20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5efe7d0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ff5efe710_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_31.0, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_31.1, 4;
    %dup/vec4;
    %pushi/vec4 12, 2, 4;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 4;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %jmp T_31.5;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe7d0_0, 0;
    %load/vec4 v0x563ff5efed60_0;
    %load/vec4 v0x563ff5eff150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5efe710_0, 0;
    %jmp T_31.5;
T_31.1 ;
    %load/vec4 v0x563ff5efe630_0;
    %load/vec4 v0x563ff5efefc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x563ff5efe7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe710_0, 0;
    %jmp T_31.5;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe710_0, 0;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v0x563ff5efe7d0_0;
    %assign/vec4 v0x563ff5efe7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5efe710_0, 0;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x563ff5efd5d0;
T_32 ;
    %wait E_0x563ff5efda60;
    %load/vec4 v0x563ff5efe930_0;
    %ix/getv 3, v0x563ff5eff150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ff5efeca0, 0, 4;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x563ff5efd5d0;
T_33 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x563ff5efe7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563ff5efeb20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_33.2, 9;
    %load/vec4 v0x563ff5eff150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5eff150_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5efef20_0, 0;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x563ff5efd5d0;
T_34 ;
    %wait E_0x563ff5efd9e0;
    %ix/getv 4, v0x563ff5efefc0_0;
    %load/vec4a v0x563ff5efeca0, 4;
    %assign/vec4 v0x563ff5efee40_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x563ff5efd5d0;
T_35 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5efeb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x563ff5efe710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x563ff5efefc0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0x563ff5efefc0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5eff080_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x563ff5e88a20;
T_36 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ff5ef9940_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ff5ef97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ff5ef9a20_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x563ff5e88a20;
T_37 ;
    %wait E_0x563ff5e68740;
    %load/vec4 v0x563ff5ef9940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_37.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_37.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_37.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_37.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_37.4, 4;
    %jmp T_37.6;
T_37.0 ;
    %load/vec4 v0x563ff5ef9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.8;
T_37.7 ;
    %load/vec4 v0x563ff5ef9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v0x563ff5ef91a0_0;
    %inv;
    %load/vec4 v0x563ff5ef9320_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.12;
T_37.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
T_37.12 ;
T_37.10 ;
T_37.8 ;
    %jmp T_37.6;
T_37.1 ;
    %load/vec4 v0x563ff5ef9020_0;
    %load/vec4 v0x563ff5ef9260_0;
    %and;
    %load/vec4 v0x563ff5ef9560_0;
    %and;
    %load/vec4 v0x563ff5ef9620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.14;
T_37.13 ;
    %load/vec4 v0x563ff5ef9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
T_37.15 ;
T_37.14 ;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v0x563ff5ef9020_0;
    %load/vec4 v0x563ff5ef9260_0;
    %and;
    %load/vec4 v0x563ff5ef9560_0;
    %and;
    %load/vec4 v0x563ff5ef9620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x563ff5ef91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.19, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
T_37.19 ;
T_37.18 ;
    %jmp T_37.6;
T_37.3 ;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0x563ff5ef91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.21, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
    %jmp T_37.22;
T_37.21 ;
    %load/vec4 v0x563ff5ef9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.23, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563ff5ef96e0_0, 0, 3;
T_37.23 ;
T_37.22 ;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %load/vec4 v0x563ff5ef9880_0;
    %inv;
    %load/vec4 v0x563ff5ef96e0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x563ff5ef96e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.25, 8;
    %load/vec4 v0x563ff5ef96e0_0;
    %store/vec4 v0x563ff5ef9940_0, 0, 3;
T_37.25 ;
    %load/vec4 v0x563ff5ef9940_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ff5ef90e0_0;
    %and;
    %load/vec4 v0x563ff5ef9940_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x563ff5ef9940_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ff5ef97c0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x563ff5ef97c0_0, 0;
    %load/vec4 v0x563ff5ef9940_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ff5ef9a20_0;
    %inv;
    %and;
    %assign/vec4 v0x563ff5ef9a20_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x563ff5eb1aa0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5eff330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5eff430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5effe20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5effd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5effee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5efffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f01930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f019d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f01720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f017c0_0, 0;
    %end;
    .thread T_38;
    .scope S_0x563ff5eb1aa0;
T_39 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f01650_0;
    %assign/vec4 v0x563ff5f01720_0, 0;
    %load/vec4 v0x563ff5f01650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x563ff5f01580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x563ff5f002f0_0;
    %assign/vec4 v0x563ff5effe20_0, 0;
    %load/vec4 v0x563ff5f002f0_0;
    %assign/vec4 v0x563ff5eff330_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x563ff5f00550_0;
    %assign/vec4 v0x563ff5effe20_0, 0;
    %load/vec4 v0x563ff5f00550_0;
    %assign/vec4 v0x563ff5eff430_0, 0;
T_39.3 ;
    %load/vec4 v0x563ff5f01860_0;
    %assign/vec4 v0x563ff5f01930_0, 0;
    %load/vec4 v0x563ff5eff330_0;
    %load/vec4 v0x563ff5eff430_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_39.4, 5;
    %load/vec4 v0x563ff5eff330_0;
    %assign/vec4 v0x563ff5effd80_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x563ff5eff430_0;
    %assign/vec4 v0x563ff5effd80_0, 0;
T_39.5 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x563ff5eb1aa0;
T_40 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f01720_0;
    %assign/vec4 v0x563ff5f017c0_0, 0;
    %load/vec4 v0x563ff5f01720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x563ff5effe20_0;
    %load/vec4 v0x563ff5effd80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.2, 5;
    %load/vec4 v0x563ff5effd80_0;
    %assign/vec4 v0x563ff5effee0_0, 0;
    %load/vec4 v0x563ff5effe20_0;
    %assign/vec4 v0x563ff5efffc0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x563ff5effe20_0;
    %assign/vec4 v0x563ff5effee0_0, 0;
    %load/vec4 v0x563ff5effd80_0;
    %assign/vec4 v0x563ff5efffc0_0, 0;
T_40.3 ;
    %load/vec4 v0x563ff5f01930_0;
    %assign/vec4 v0x563ff5f019d0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x563ff5eb1aa0;
T_41 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f017c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x563ff5f019d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x563ff5efffc0_0;
    %assign/vec4 v0x563ff5f00ce0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x563ff5effee0_0;
    %assign/vec4 v0x563ff5f00ce0_0, 0;
T_41.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f00890_0, 0;
    %load/vec4 v0x563ff5f006f0_0;
    %inv;
    %load/vec4 v0x563ff5f00890_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f007c0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %vpi_call 3 158 "$display", "ERROR!" {0 0 0};
T_41.5 ;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f00890_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x563ff5eb1aa0;
T_42 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f00ad0_0;
    %inv;
    %load/vec4 v0x563ff5f00250_0;
    %inv;
    %load/vec4 v0x563ff5f01580_0;
    %load/vec4 v0x563ff5f01650_0;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f00e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f010c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f00e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f010c0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x563ff5eb1aa0;
T_43 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f00c40_0;
    %inv;
    %load/vec4 v0x563ff5f004b0_0;
    %inv;
    %load/vec4 v0x563ff5f01580_0;
    %inv;
    %load/vec4 v0x563ff5f01650_0;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f00f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f01160_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f00f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f01160_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x563ff5eb1aa0;
T_44 ;
    %wait E_0x563ff5e67680;
    %load/vec4 v0x563ff5f00db0_0;
    %load/vec4 v0x563ff5f00620_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f01200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f007c0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f01200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f007c0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x563ff5e928c0;
T_45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f08720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f072f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f085e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ff5f08680_0, 0;
    %delay 400, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ff5f07f00_0, 0;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f085e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ff5f08680_0, 0;
    %end;
    .thread T_45;
    .scope S_0x563ff5e928c0;
T_46 ;
    %delay 200, 0;
    %load/vec4 v0x563ff5f072f0_0;
    %inv;
    %store/vec4 v0x563ff5f072f0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x563ff5e928c0;
T_47 ;
    %vpi_call 2 114 "$dumpfile", "test_merger.vcd" {0 0 0};
    %vpi_call 2 115 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563ff5e928c0 {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MERGER_tb.v";
    "MERGER.v";
    "CONTROL.v";
    "FIFO.v";
