
Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000087c  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a74  08000a7c  00001a7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a74  08000a74  00001a7c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000a74  08000a74  00001a7c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000a74  08000a7c  00001a7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a74  08000a74  00001a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a78  08000a78  00001a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000a7c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000a7c  00002020  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00001a7c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a2e  00000000  00000000  00001aaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002da  00000000  00000000  000024d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  000027b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000008b  00000000  00000000  00002880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000018fd  00000000  00000000  0000290b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000f00  00000000  00000000  00004208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00005cd9  00000000  00000000  00005108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000ade1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000268  00000000  00000000  0000ae24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000000 	.word	0x20000000
 8000214:	00000000 	.word	0x00000000
 8000218:	08000a5c 	.word	0x08000a5c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000004 	.word	0x20000004
 8000234:	08000a5c 	.word	0x08000a5c

08000238 <delay>:
#include <stdint.h>
#include <stm32f7.h>
#include "stm32_gpio.h"

void delay()
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000; i++);
 800023e:	2300      	movs	r3, #0
 8000240:	607b      	str	r3, [r7, #4]
 8000242:	e002      	b.n	800024a <delay+0x12>
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3301      	adds	r3, #1
 8000248:	607b      	str	r3, [r7, #4]
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	4a04      	ldr	r2, [pc, #16]	@ (8000260 <delay+0x28>)
 800024e:	4293      	cmp	r3, r2
 8000250:	d9f8      	bls.n	8000244 <delay+0xc>
}
 8000252:	bf00      	nop
 8000254:	bf00      	nop
 8000256:	370c      	adds	r7, #12
 8000258:	46bd      	mov	sp, r7
 800025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025e:	4770      	bx	lr
 8000260:	0007a11f 	.word	0x0007a11f

08000264 <main>:

int a = 0;

int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b086      	sub	sp, #24
 8000268:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLedB0, GpioBtn;

	// this is led GPIO configuration
	GpioLedB0.pGPIOx = GPIOB;
 800026a:	4b17      	ldr	r3, [pc, #92]	@ (80002c8 <main+0x64>)
 800026c:	60fb      	str	r3, [r7, #12]
	GpioLedB0.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800026e:	2300      	movs	r3, #0
 8000270:	743b      	strb	r3, [r7, #16]
	GpioLedB0.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000272:	2301      	movs	r3, #1
 8000274:	747b      	strb	r3, [r7, #17]
	GpioLedB0.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000276:	2302      	movs	r3, #2
 8000278:	74bb      	strb	r3, [r7, #18]
	GpioLedB0.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800027a:	2300      	movs	r3, #0
 800027c:	753b      	strb	r3, [r7, #20]
	GpioLedB0.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800027e:	2300      	movs	r3, #0
 8000280:	74fb      	strb	r3, [r7, #19]
	GPIO_Init(&GpioLedB0);
 8000282:	f107 030c 	add.w	r3, r7, #12
 8000286:	4618      	mov	r0, r3
 8000288:	f000 f900 	bl	800048c <GPIO_Init>
	GPIO_WriteToOutputPin(GPIOB,GPIO_PIN_NO_0,GPIO_PIN_RESET);
 800028c:	2200      	movs	r2, #0
 800028e:	2100      	movs	r1, #0
 8000290:	480d      	ldr	r0, [pc, #52]	@ (80002c8 <main+0x64>)
 8000292:	f000 faa9 	bl	80007e8 <GPIO_WriteToOutputPin>

	//this is btn gpio configuration
	GpioBtn.pGPIOx = GPIOB;
 8000296:	4b0c      	ldr	r3, [pc, #48]	@ (80002c8 <main+0x64>)
 8000298:	603b      	str	r3, [r7, #0]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_11;
 800029a:	230b      	movs	r3, #11
 800029c:	713b      	strb	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800029e:	2304      	movs	r3, #4
 80002a0:	717b      	strb	r3, [r7, #5]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002a2:	2302      	movs	r3, #2
 80002a4:	71bb      	strb	r3, [r7, #6]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80002a6:	2301      	movs	r3, #1
 80002a8:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(&GpioBtn);
 80002aa:	463b      	mov	r3, r7
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 f8ed 	bl	800048c <GPIO_Init>
	//IRQ configurations
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, 3);
 80002b2:	2103      	movs	r1, #3
 80002b4:	2028      	movs	r0, #40	@ 0x28
 80002b6:	f000 fb57 	bl	8000968 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI15_10, ENABLE);
 80002ba:	2101      	movs	r1, #1
 80002bc:	2028      	movs	r0, #40	@ 0x28
 80002be:	f000 facd 	bl	800085c <GPIO_IRQInterruptConfig>

	while(1)
 80002c2:	bf00      	nop
 80002c4:	e7fd      	b.n	80002c2 <main+0x5e>
 80002c6:	bf00      	nop
 80002c8:	40020400 	.word	0x40020400

080002cc <EXTI15_10_IRQHandler>:

	return 0;
}

void EXTI15_10_IRQHandler()
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
    delay();
 80002d0:	f7ff ffb2 	bl	8000238 <delay>
    GPIO_IRQHandling(GPIO_PIN_NO_11);
 80002d4:	200b      	movs	r0, #11
 80002d6:	f000 fb7d 	bl	80009d4 <GPIO_IRQHandling>
    GPIO_ToggleOutputPin(GPIOB, GPIO_PIN_NO_0);
 80002da:	2100      	movs	r1, #0
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <EXTI15_10_IRQHandler+0x24>)
 80002de:	f000 faa8 	bl	8000832 <GPIO_ToggleOutputPin>
    a++;
 80002e2:	4b04      	ldr	r3, [pc, #16]	@ (80002f4 <EXTI15_10_IRQHandler+0x28>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	3301      	adds	r3, #1
 80002e8:	4a02      	ldr	r2, [pc, #8]	@ (80002f4 <EXTI15_10_IRQHandler+0x28>)
 80002ea:	6013      	str	r3, [r2, #0]
}
 80002ec:	bf00      	nop
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	40020400 	.word	0x40020400
 80002f4:	2000001c 	.word	0x2000001c

080002f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002f8:	480d      	ldr	r0, [pc, #52]	@ (8000330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002fc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000300:	480c      	ldr	r0, [pc, #48]	@ (8000334 <LoopForever+0x6>)
  ldr r1, =_edata
 8000302:	490d      	ldr	r1, [pc, #52]	@ (8000338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000304:	4a0d      	ldr	r2, [pc, #52]	@ (800033c <LoopForever+0xe>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000308:	e002      	b.n	8000310 <LoopCopyDataInit>

0800030a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800030c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030e:	3304      	adds	r3, #4

08000310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000314:	d3f9      	bcc.n	800030a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000316:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000318:	4c0a      	ldr	r4, [pc, #40]	@ (8000344 <LoopForever+0x16>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800031c:	e001      	b.n	8000322 <LoopFillZerobss>

0800031e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000320:	3204      	adds	r2, #4

08000322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000324:	d3fb      	bcc.n	800031e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000326:	f000 fb75 	bl	8000a14 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800032a:	f7ff ff9b 	bl	8000264 <main>

0800032e <LoopForever>:

LoopForever:
  b LoopForever
 800032e:	e7fe      	b.n	800032e <LoopForever>
  ldr   r0, =_estack
 8000330:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000338:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800033c:	08000a7c 	.word	0x08000a7c
  ldr r2, =_sbss
 8000340:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000344:	20000020 	.word	0x20000020

08000348 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <GPIO_PeripheralClockControl>:
 */

#include "stm32_gpio.h"

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE)
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d177      	bne.n	800044e <GPIO_PeripheralClockControl+0x102>
    {
        if(pGPIOx == GPIOA)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4a3e      	ldr	r2, [pc, #248]	@ (800045c <GPIO_PeripheralClockControl+0x110>)
 8000362:	4293      	cmp	r3, r2
 8000364:	d106      	bne.n	8000374 <GPIO_PeripheralClockControl+0x28>
        {
            GPIOA_PCLK_EN();
 8000366:	4b3e      	ldr	r3, [pc, #248]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036a:	4a3d      	ldr	r2, [pc, #244]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 800036c:	f043 0301 	orr.w	r3, r3, #1
 8000370:	6313      	str	r3, [r2, #48]	@ 0x30
    }
    else //
    {

    }
}
 8000372:	e06c      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOB)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4a3b      	ldr	r2, [pc, #236]	@ (8000464 <GPIO_PeripheralClockControl+0x118>)
 8000378:	4293      	cmp	r3, r2
 800037a:	d106      	bne.n	800038a <GPIO_PeripheralClockControl+0x3e>
            GPIOB_PCLK_EN();
 800037c:	4b38      	ldr	r3, [pc, #224]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 800037e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000380:	4a37      	ldr	r2, [pc, #220]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000382:	f043 0302 	orr.w	r3, r3, #2
 8000386:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000388:	e061      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOC)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a36      	ldr	r2, [pc, #216]	@ (8000468 <GPIO_PeripheralClockControl+0x11c>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d106      	bne.n	80003a0 <GPIO_PeripheralClockControl+0x54>
            GPIOC_PCLK_EN();
 8000392:	4b33      	ldr	r3, [pc, #204]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000396:	4a32      	ldr	r2, [pc, #200]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000398:	f043 0304 	orr.w	r3, r3, #4
 800039c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800039e:	e056      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOD)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	4a32      	ldr	r2, [pc, #200]	@ (800046c <GPIO_PeripheralClockControl+0x120>)
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d106      	bne.n	80003b6 <GPIO_PeripheralClockControl+0x6a>
            GPIOD_PCLK_EN();
 80003a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ac:	4a2c      	ldr	r2, [pc, #176]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003ae:	f043 0308 	orr.w	r3, r3, #8
 80003b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b4:	e04b      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOE)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a2d      	ldr	r2, [pc, #180]	@ (8000470 <GPIO_PeripheralClockControl+0x124>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d106      	bne.n	80003cc <GPIO_PeripheralClockControl+0x80>
            GPIOE_PCLK_EN();
 80003be:	4b28      	ldr	r3, [pc, #160]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c2:	4a27      	ldr	r2, [pc, #156]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003c4:	f043 0310 	orr.w	r3, r3, #16
 80003c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ca:	e040      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOF)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	4a29      	ldr	r2, [pc, #164]	@ (8000474 <GPIO_PeripheralClockControl+0x128>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d106      	bne.n	80003e2 <GPIO_PeripheralClockControl+0x96>
            GPIOF_PCLK_EN();
 80003d4:	4b22      	ldr	r3, [pc, #136]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d8:	4a21      	ldr	r2, [pc, #132]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e0:	e035      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOG)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4a24      	ldr	r2, [pc, #144]	@ (8000478 <GPIO_PeripheralClockControl+0x12c>)
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d106      	bne.n	80003f8 <GPIO_PeripheralClockControl+0xac>
            GPIOG_PCLK_EN();
 80003ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 80003f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f6:	e02a      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOH)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4a20      	ldr	r2, [pc, #128]	@ (800047c <GPIO_PeripheralClockControl+0x130>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d106      	bne.n	800040e <GPIO_PeripheralClockControl+0xc2>
            GPIOH_PCLK_EN();
 8000400:	4b17      	ldr	r3, [pc, #92]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000404:	4a16      	ldr	r2, [pc, #88]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800040a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040c:	e01f      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOI)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a1b      	ldr	r2, [pc, #108]	@ (8000480 <GPIO_PeripheralClockControl+0x134>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d106      	bne.n	8000424 <GPIO_PeripheralClockControl+0xd8>
            GPIOI_PCLK_EN();
 8000416:	4b12      	ldr	r3, [pc, #72]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041a:	4a11      	ldr	r2, [pc, #68]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 800041c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000420:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000422:	e014      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOJ)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a17      	ldr	r2, [pc, #92]	@ (8000484 <GPIO_PeripheralClockControl+0x138>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d106      	bne.n	800043a <GPIO_PeripheralClockControl+0xee>
            GPIOJ_PCLK_EN();
 800042c:	4b0c      	ldr	r3, [pc, #48]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 800042e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000430:	4a0b      	ldr	r2, [pc, #44]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000432:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000436:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000438:	e009      	b.n	800044e <GPIO_PeripheralClockControl+0x102>
        else if (pGPIOx == GPIOK)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4a12      	ldr	r2, [pc, #72]	@ (8000488 <GPIO_PeripheralClockControl+0x13c>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d105      	bne.n	800044e <GPIO_PeripheralClockControl+0x102>
            GPIOK_PCLK_EN();
 8000442:	4b07      	ldr	r3, [pc, #28]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000446:	4a06      	ldr	r2, [pc, #24]	@ (8000460 <GPIO_PeripheralClockControl+0x114>)
 8000448:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800044c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800044e:	bf00      	nop
 8000450:	370c      	adds	r7, #12
 8000452:	46bd      	mov	sp, r7
 8000454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	40020000 	.word	0x40020000
 8000460:	40023800 	.word	0x40023800
 8000464:	40020400 	.word	0x40020400
 8000468:	40020800 	.word	0x40020800
 800046c:	40020c00 	.word	0x40020c00
 8000470:	40021000 	.word	0x40021000
 8000474:	40021400 	.word	0x40021400
 8000478:	40021800 	.word	0x40021800
 800047c:	40021c00 	.word	0x40021c00
 8000480:	40022000 	.word	0x40022000
 8000484:	40022400 	.word	0x40022400
 8000488:	40022800 	.word	0x40022800

0800048c <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b086      	sub	sp, #24
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
    //enable the peripheral clock
	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2101      	movs	r1, #1
 800049a:	4618      	mov	r0, r3
 800049c:	f7ff ff56 	bl	800034c <GPIO_PeripheralClockControl>

    uint32_t temp = 0; //temp register
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]

    //1. configure the mode of gpio pin
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) // chế độ bình thường
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	795b      	ldrb	r3, [r3, #5]
 80004a8:	2b03      	cmp	r3, #3
 80004aa:	d820      	bhi.n	80004ee <GPIO_Init+0x62>
    {
        temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	795b      	ldrb	r3, [r3, #5]
 80004b0:	461a      	mov	r2, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	791b      	ldrb	r3, [r3, #4]
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	617b      	str	r3, [r7, #20]
        pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	791b      	ldrb	r3, [r3, #4]
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	2103      	movs	r1, #3
 80004cc:	fa01 f303 	lsl.w	r3, r1, r3
 80004d0:	43db      	mvns	r3, r3
 80004d2:	4619      	mov	r1, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	400a      	ands	r2, r1
 80004da:	601a      	str	r2, [r3, #0]
        pGPIOHandle->pGPIOx->MODER |= temp; //setting
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	6819      	ldr	r1, [r3, #0]
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	697a      	ldr	r2, [r7, #20]
 80004e8:	430a      	orrs	r2, r1
 80004ea:	601a      	str	r2, [r3, #0]
 80004ec:	e0dd      	b.n	80006aa <GPIO_Init+0x21e>
    }
    else // interrupt mode
    {
        if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	795b      	ldrb	r3, [r3, #5]
 80004f2:	2b04      	cmp	r3, #4
 80004f4:	d117      	bne.n	8000526 <GPIO_Init+0x9a>
        {
            //1. configure the FTSR
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004f6:	4b52      	ldr	r3, [pc, #328]	@ (8000640 <GPIO_Init+0x1b4>)
 80004f8:	68db      	ldr	r3, [r3, #12]
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	7912      	ldrb	r2, [r2, #4]
 80004fe:	4611      	mov	r1, r2
 8000500:	2201      	movs	r2, #1
 8000502:	408a      	lsls	r2, r1
 8000504:	4611      	mov	r1, r2
 8000506:	4a4e      	ldr	r2, [pc, #312]	@ (8000640 <GPIO_Init+0x1b4>)
 8000508:	430b      	orrs	r3, r1
 800050a:	60d3      	str	r3, [r2, #12]
            //Clear the corresponding RTSR bit
            EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800050c:	4b4c      	ldr	r3, [pc, #304]	@ (8000640 <GPIO_Init+0x1b4>)
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	687a      	ldr	r2, [r7, #4]
 8000512:	7912      	ldrb	r2, [r2, #4]
 8000514:	4611      	mov	r1, r2
 8000516:	2201      	movs	r2, #1
 8000518:	408a      	lsls	r2, r1
 800051a:	43d2      	mvns	r2, r2
 800051c:	4611      	mov	r1, r2
 800051e:	4a48      	ldr	r2, [pc, #288]	@ (8000640 <GPIO_Init+0x1b4>)
 8000520:	400b      	ands	r3, r1
 8000522:	6093      	str	r3, [r2, #8]
 8000524:	e035      	b.n	8000592 <GPIO_Init+0x106>
        }
        else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	795b      	ldrb	r3, [r3, #5]
 800052a:	2b05      	cmp	r3, #5
 800052c:	d117      	bne.n	800055e <GPIO_Init+0xd2>
        {
            //1. configure the RTSR
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052e:	4b44      	ldr	r3, [pc, #272]	@ (8000640 <GPIO_Init+0x1b4>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	687a      	ldr	r2, [r7, #4]
 8000534:	7912      	ldrb	r2, [r2, #4]
 8000536:	4611      	mov	r1, r2
 8000538:	2201      	movs	r2, #1
 800053a:	408a      	lsls	r2, r1
 800053c:	4611      	mov	r1, r2
 800053e:	4a40      	ldr	r2, [pc, #256]	@ (8000640 <GPIO_Init+0x1b4>)
 8000540:	430b      	orrs	r3, r1
 8000542:	6093      	str	r3, [r2, #8]
            //Clear the corresponding FTSR bit
            EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000544:	4b3e      	ldr	r3, [pc, #248]	@ (8000640 <GPIO_Init+0x1b4>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	7912      	ldrb	r2, [r2, #4]
 800054c:	4611      	mov	r1, r2
 800054e:	2201      	movs	r2, #1
 8000550:	408a      	lsls	r2, r1
 8000552:	43d2      	mvns	r2, r2
 8000554:	4611      	mov	r1, r2
 8000556:	4a3a      	ldr	r2, [pc, #232]	@ (8000640 <GPIO_Init+0x1b4>)
 8000558:	400b      	ands	r3, r1
 800055a:	60d3      	str	r3, [r2, #12]
 800055c:	e019      	b.n	8000592 <GPIO_Init+0x106>
        }
        else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	795b      	ldrb	r3, [r3, #5]
 8000562:	2b06      	cmp	r3, #6
 8000564:	d115      	bne.n	8000592 <GPIO_Init+0x106>
        {
            //1. configure both FTSR and RTSR
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000566:	4b36      	ldr	r3, [pc, #216]	@ (8000640 <GPIO_Init+0x1b4>)
 8000568:	689b      	ldr	r3, [r3, #8]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	7912      	ldrb	r2, [r2, #4]
 800056e:	4611      	mov	r1, r2
 8000570:	2201      	movs	r2, #1
 8000572:	408a      	lsls	r2, r1
 8000574:	4611      	mov	r1, r2
 8000576:	4a32      	ldr	r2, [pc, #200]	@ (8000640 <GPIO_Init+0x1b4>)
 8000578:	430b      	orrs	r3, r1
 800057a:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800057c:	4b30      	ldr	r3, [pc, #192]	@ (8000640 <GPIO_Init+0x1b4>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	7912      	ldrb	r2, [r2, #4]
 8000584:	4611      	mov	r1, r2
 8000586:	2201      	movs	r2, #1
 8000588:	408a      	lsls	r2, r1
 800058a:	4611      	mov	r1, r2
 800058c:	4a2c      	ldr	r2, [pc, #176]	@ (8000640 <GPIO_Init+0x1b4>)
 800058e:	430b      	orrs	r3, r1
 8000590:	60d3      	str	r3, [r2, #12]
            //Clear the corresponding RTSR bit (nếu cần, nhưng ở đây không cần vì đang set cả hai)
            // Không cần clear vì đang set cả hai cạnh
        }

        // Buoc 2: SYSCFG_EXTICR
        uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	791b      	ldrb	r3, [r3, #4]
 8000596:	089b      	lsrs	r3, r3, #2
 8000598:	74fb      	strb	r3, [r7, #19]
        uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	791b      	ldrb	r3, [r3, #4]
 800059e:	f003 0303 	and.w	r3, r3, #3
 80005a2:	74bb      	strb	r3, [r7, #18]
        uint8_t code = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a26      	ldr	r2, [pc, #152]	@ (8000644 <GPIO_Init+0x1b8>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d060      	beq.n	8000670 <GPIO_Init+0x1e4>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a25      	ldr	r2, [pc, #148]	@ (8000648 <GPIO_Init+0x1bc>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d040      	beq.n	800063a <GPIO_Init+0x1ae>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a23      	ldr	r2, [pc, #140]	@ (800064c <GPIO_Init+0x1c0>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d039      	beq.n	8000636 <GPIO_Init+0x1aa>
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a22      	ldr	r2, [pc, #136]	@ (8000650 <GPIO_Init+0x1c4>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d032      	beq.n	8000632 <GPIO_Init+0x1a6>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a20      	ldr	r2, [pc, #128]	@ (8000654 <GPIO_Init+0x1c8>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d02b      	beq.n	800062e <GPIO_Init+0x1a2>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1f      	ldr	r2, [pc, #124]	@ (8000658 <GPIO_Init+0x1cc>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d024      	beq.n	800062a <GPIO_Init+0x19e>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a1d      	ldr	r2, [pc, #116]	@ (800065c <GPIO_Init+0x1d0>)
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d01d      	beq.n	8000626 <GPIO_Init+0x19a>
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <GPIO_Init+0x1d4>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d016      	beq.n	8000622 <GPIO_Init+0x196>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a1a      	ldr	r2, [pc, #104]	@ (8000664 <GPIO_Init+0x1d8>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d00f      	beq.n	800061e <GPIO_Init+0x192>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a19      	ldr	r2, [pc, #100]	@ (8000668 <GPIO_Init+0x1dc>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d008      	beq.n	800061a <GPIO_Init+0x18e>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a17      	ldr	r2, [pc, #92]	@ (800066c <GPIO_Init+0x1e0>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d101      	bne.n	8000616 <GPIO_Init+0x18a>
 8000612:	230a      	movs	r3, #10
 8000614:	e02d      	b.n	8000672 <GPIO_Init+0x1e6>
 8000616:	2300      	movs	r3, #0
 8000618:	e02b      	b.n	8000672 <GPIO_Init+0x1e6>
 800061a:	2309      	movs	r3, #9
 800061c:	e029      	b.n	8000672 <GPIO_Init+0x1e6>
 800061e:	2308      	movs	r3, #8
 8000620:	e027      	b.n	8000672 <GPIO_Init+0x1e6>
 8000622:	2307      	movs	r3, #7
 8000624:	e025      	b.n	8000672 <GPIO_Init+0x1e6>
 8000626:	2306      	movs	r3, #6
 8000628:	e023      	b.n	8000672 <GPIO_Init+0x1e6>
 800062a:	2305      	movs	r3, #5
 800062c:	e021      	b.n	8000672 <GPIO_Init+0x1e6>
 800062e:	2304      	movs	r3, #4
 8000630:	e01f      	b.n	8000672 <GPIO_Init+0x1e6>
 8000632:	2303      	movs	r3, #3
 8000634:	e01d      	b.n	8000672 <GPIO_Init+0x1e6>
 8000636:	2302      	movs	r3, #2
 8000638:	e01b      	b.n	8000672 <GPIO_Init+0x1e6>
 800063a:	2301      	movs	r3, #1
 800063c:	e019      	b.n	8000672 <GPIO_Init+0x1e6>
 800063e:	bf00      	nop
 8000640:	40013c00 	.word	0x40013c00
 8000644:	40020000 	.word	0x40020000
 8000648:	40020400 	.word	0x40020400
 800064c:	40020800 	.word	0x40020800
 8000650:	40020c00 	.word	0x40020c00
 8000654:	40021000 	.word	0x40021000
 8000658:	40021400 	.word	0x40021400
 800065c:	40021800 	.word	0x40021800
 8000660:	40021c00 	.word	0x40021c00
 8000664:	40022000 	.word	0x40022000
 8000668:	40022400 	.word	0x40022400
 800066c:	40022800 	.word	0x40022800
 8000670:	2300      	movs	r3, #0
 8000672:	747b      	strb	r3, [r7, #17]
        SYSCFG_PCLK_EN(); // Kích hoạt xung nhịp cho SYSCFG (nếu chưa được bật)
 8000674:	4b59      	ldr	r3, [pc, #356]	@ (80007dc <GPIO_Init+0x350>)
 8000676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000678:	4a58      	ldr	r2, [pc, #352]	@ (80007dc <GPIO_Init+0x350>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067e:	6453      	str	r3, [r2, #68]	@ 0x44
        SYSCFG->EXTICR[temp1] = code << (temp2*4);
 8000680:	7c7a      	ldrb	r2, [r7, #17]
 8000682:	7cbb      	ldrb	r3, [r7, #18]
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	fa02 f103 	lsl.w	r1, r2, r3
 800068a:	4a55      	ldr	r2, [pc, #340]	@ (80007e0 <GPIO_Init+0x354>)
 800068c:	7cfb      	ldrb	r3, [r7, #19]
 800068e:	3302      	adds	r3, #2
 8000690:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        // Buoc 3: IMR
        EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000694:	4b53      	ldr	r3, [pc, #332]	@ (80007e4 <GPIO_Init+0x358>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	7912      	ldrb	r2, [r2, #4]
 800069c:	4611      	mov	r1, r2
 800069e:	2201      	movs	r2, #1
 80006a0:	408a      	lsls	r2, r1
 80006a2:	4611      	mov	r1, r2
 80006a4:	4a4f      	ldr	r2, [pc, #316]	@ (80007e4 <GPIO_Init+0x358>)
 80006a6:	430b      	orrs	r3, r1
 80006a8:	6013      	str	r3, [r2, #0]
    }

    //2. configure the speed
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	799b      	ldrb	r3, [r3, #6]
 80006ae:	461a      	mov	r2, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	791b      	ldrb	r3, [r3, #4]
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ba:	617b      	str	r3, [r7, #20]
    pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	689a      	ldr	r2, [r3, #8]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	791b      	ldrb	r3, [r3, #4]
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	2103      	movs	r1, #3
 80006ca:	fa01 f303 	lsl.w	r3, r1, r3
 80006ce:	43db      	mvns	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	400a      	ands	r2, r1
 80006d8:	609a      	str	r2, [r3, #8]
    pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6899      	ldr	r1, [r3, #8]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	697a      	ldr	r2, [r7, #20]
 80006e6:	430a      	orrs	r2, r1
 80006e8:	609a      	str	r2, [r3, #8]

    //3. configure the pupd settings
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	79db      	ldrb	r3, [r3, #7]
 80006ee:	461a      	mov	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	791b      	ldrb	r3, [r3, #4]
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	617b      	str	r3, [r7, #20]
    pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	68da      	ldr	r2, [r3, #12]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	791b      	ldrb	r3, [r3, #4]
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	2103      	movs	r1, #3
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	43db      	mvns	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	400a      	ands	r2, r1
 8000718:	60da      	str	r2, [r3, #12]
    pGPIOHandle->pGPIOx->PUPDR |= temp;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	68d9      	ldr	r1, [r3, #12]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	430a      	orrs	r2, r1
 8000728:	60da      	str	r2, [r3, #12]

    //4. configure the optype
    temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (1 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	7a1b      	ldrb	r3, [r3, #8]
 800072e:	461a      	mov	r2, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	791b      	ldrb	r3, [r3, #4]
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	617b      	str	r3, [r7, #20]
    pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	685a      	ldr	r2, [r3, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	791b      	ldrb	r3, [r3, #4]
 8000744:	4619      	mov	r1, r3
 8000746:	2301      	movs	r3, #1
 8000748:	408b      	lsls	r3, r1
 800074a:	43db      	mvns	r3, r3
 800074c:	4619      	mov	r1, r3
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	400a      	ands	r2, r1
 8000754:	605a      	str	r2, [r3, #4]
    pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	6859      	ldr	r1, [r3, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	697a      	ldr	r2, [r7, #20]
 8000762:	430a      	orrs	r2, r1
 8000764:	605a      	str	r2, [r3, #4]

    //5. configure the alt functionality
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	795b      	ldrb	r3, [r3, #5]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d131      	bne.n	80007d2 <GPIO_Init+0x346>
    {
        uint8_t temp1, temp2;
        temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	791b      	ldrb	r3, [r3, #4]
 8000772:	08db      	lsrs	r3, r3, #3
 8000774:	743b      	strb	r3, [r7, #16]
        temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	f003 0307 	and.w	r3, r3, #7
 800077e:	73fb      	strb	r3, [r7, #15]

        pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	7c3a      	ldrb	r2, [r7, #16]
 8000786:	3208      	adds	r2, #8
 8000788:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	220f      	movs	r2, #15
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	43db      	mvns	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	7c3a      	ldrb	r2, [r7, #16]
 80007a0:	4001      	ands	r1, r0
 80007a2:	3208      	adds	r2, #8
 80007a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	7c3a      	ldrb	r2, [r7, #16]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	7a5b      	ldrb	r3, [r3, #9]
 80007b8:	461a      	mov	r2, r3
 80007ba:	7bfb      	ldrb	r3, [r7, #15]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	7c3a      	ldrb	r2, [r7, #16]
 80007ca:	4301      	orrs	r1, r0
 80007cc:	3208      	adds	r2, #8
 80007ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
 80007d2:	bf00      	nop
 80007d4:	3718      	adds	r7, #24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800
 80007e0:	40013800 	.word	0x40013800
 80007e4:	40013c00 	.word	0x40013c00

080007e8 <GPIO_WriteToOutputPin>:
    value = (uint16_t)(pGPIOx->IDR);
    return value;
}

void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	70fb      	strb	r3, [r7, #3]
 80007f4:	4613      	mov	r3, r2
 80007f6:	70bb      	strb	r3, [r7, #2]
    if( Value == GPIO_PIN_SET )
 80007f8:	78bb      	ldrb	r3, [r7, #2]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d109      	bne.n	8000812 <GPIO_WriteToOutputPin+0x2a>
    {
        // write 1
        pGPIOx->ODR |= (1 << PinNumber);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	695b      	ldr	r3, [r3, #20]
 8000802:	78fa      	ldrb	r2, [r7, #3]
 8000804:	2101      	movs	r1, #1
 8000806:	fa01 f202 	lsl.w	r2, r1, r2
 800080a:	431a      	orrs	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	615a      	str	r2, [r3, #20]
    else
    {
        // write 0
        pGPIOx->ODR &= ~(1 << PinNumber);
    }
}
 8000810:	e009      	b.n	8000826 <GPIO_WriteToOutputPin+0x3e>
        pGPIOx->ODR &= ~(1 << PinNumber);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	695b      	ldr	r3, [r3, #20]
 8000816:	78fa      	ldrb	r2, [r7, #3]
 8000818:	2101      	movs	r1, #1
 800081a:	fa01 f202 	lsl.w	r2, r1, r2
 800081e:	43d2      	mvns	r2, r2
 8000820:	401a      	ands	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	615a      	str	r2, [r3, #20]
}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <GPIO_ToggleOutputPin>:
{
    pGPIOx->ODR = Value;
}

void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000832:	b480      	push	{r7}
 8000834:	b083      	sub	sp, #12
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
 800083a:	460b      	mov	r3, r1
 800083c:	70fb      	strb	r3, [r7, #3]
    pGPIOx->ODR ^= (1 << PinNumber);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	78fa      	ldrb	r2, [r7, #3]
 8000844:	2101      	movs	r1, #1
 8000846:	fa01 f202 	lsl.w	r2, r1, r2
 800084a:	405a      	eors	r2, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	615a      	str	r2, [r3, #20]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr

0800085c <GPIO_IRQInterruptConfig>:

void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	460a      	mov	r2, r1
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 800086c:	79bb      	ldrb	r3, [r7, #6]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d133      	bne.n	80008da <GPIO_IRQInterruptConfig+0x7e>
	{
	    if(IRQNumber <= 31)
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b1f      	cmp	r3, #31
 8000876:	d80a      	bhi.n	800088e <GPIO_IRQInterruptConfig+0x32>
	    {
	        //program ISER0 register
	        *NVIC_ISER0 |= (1 << IRQNumber);
 8000878:	4b35      	ldr	r3, [pc, #212]	@ (8000950 <GPIO_IRQInterruptConfig+0xf4>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	79fa      	ldrb	r2, [r7, #7]
 800087e:	2101      	movs	r1, #1
 8000880:	fa01 f202 	lsl.w	r2, r1, r2
 8000884:	4611      	mov	r1, r2
 8000886:	4a32      	ldr	r2, [pc, #200]	@ (8000950 <GPIO_IRQInterruptConfig+0xf4>)
 8000888:	430b      	orrs	r3, r1
 800088a:	6013      	str	r3, [r2, #0]
	    {
	        //program ICER2 register
	        *NVIC_ICER2 |= (1 << (IRQNumber % 64));
	    }
	}
}
 800088c:	e059      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	    else if(IRQNumber > 31 && IRQNumber < 64)
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2b1f      	cmp	r3, #31
 8000892:	d90f      	bls.n	80008b4 <GPIO_IRQInterruptConfig+0x58>
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	2b3f      	cmp	r3, #63	@ 0x3f
 8000898:	d80c      	bhi.n	80008b4 <GPIO_IRQInterruptConfig+0x58>
	        *NVIC_ISER1 |= (1 << (IRQNumber % 32));
 800089a:	4b2e      	ldr	r3, [pc, #184]	@ (8000954 <GPIO_IRQInterruptConfig+0xf8>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	79fa      	ldrb	r2, [r7, #7]
 80008a0:	f002 021f 	and.w	r2, r2, #31
 80008a4:	2101      	movs	r1, #1
 80008a6:	fa01 f202 	lsl.w	r2, r1, r2
 80008aa:	4611      	mov	r1, r2
 80008ac:	4a29      	ldr	r2, [pc, #164]	@ (8000954 <GPIO_IRQInterruptConfig+0xf8>)
 80008ae:	430b      	orrs	r3, r1
 80008b0:	6013      	str	r3, [r2, #0]
 80008b2:	e046      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	    else if(IRQNumber >= 64 && IRQNumber < 96)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80008b8:	d943      	bls.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	2b5f      	cmp	r3, #95	@ 0x5f
 80008be:	d840      	bhi.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	        *NVIC_ISER2 |= (1 << (IRQNumber % 64));
 80008c0:	4b25      	ldr	r3, [pc, #148]	@ (8000958 <GPIO_IRQInterruptConfig+0xfc>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	79fa      	ldrb	r2, [r7, #7]
 80008c6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008ca:	2101      	movs	r1, #1
 80008cc:	fa01 f202 	lsl.w	r2, r1, r2
 80008d0:	4611      	mov	r1, r2
 80008d2:	4a21      	ldr	r2, [pc, #132]	@ (8000958 <GPIO_IRQInterruptConfig+0xfc>)
 80008d4:	430b      	orrs	r3, r1
 80008d6:	6013      	str	r3, [r2, #0]
}
 80008d8:	e033      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	    if(IRQNumber <= 31)
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	2b1f      	cmp	r3, #31
 80008de:	d80a      	bhi.n	80008f6 <GPIO_IRQInterruptConfig+0x9a>
	        *NVIC_ICER0 |= (1 << IRQNumber);
 80008e0:	4b1e      	ldr	r3, [pc, #120]	@ (800095c <GPIO_IRQInterruptConfig+0x100>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	79fa      	ldrb	r2, [r7, #7]
 80008e6:	2101      	movs	r1, #1
 80008e8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ec:	4611      	mov	r1, r2
 80008ee:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <GPIO_IRQInterruptConfig+0x100>)
 80008f0:	430b      	orrs	r3, r1
 80008f2:	6013      	str	r3, [r2, #0]
}
 80008f4:	e025      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	    else if(IRQNumber > 31 && IRQNumber < 64)
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2b1f      	cmp	r3, #31
 80008fa:	d90f      	bls.n	800091c <GPIO_IRQInterruptConfig+0xc0>
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8000900:	d80c      	bhi.n	800091c <GPIO_IRQInterruptConfig+0xc0>
	        *NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000902:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <GPIO_IRQInterruptConfig+0x104>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	f002 021f 	and.w	r2, r2, #31
 800090c:	2101      	movs	r1, #1
 800090e:	fa01 f202 	lsl.w	r2, r1, r2
 8000912:	4611      	mov	r1, r2
 8000914:	4a12      	ldr	r2, [pc, #72]	@ (8000960 <GPIO_IRQInterruptConfig+0x104>)
 8000916:	430b      	orrs	r3, r1
 8000918:	6013      	str	r3, [r2, #0]
 800091a:	e012      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	    else if(IRQNumber >= 64 && IRQNumber < 96)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000920:	d90f      	bls.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	2b5f      	cmp	r3, #95	@ 0x5f
 8000926:	d80c      	bhi.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
	        *NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000928:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <GPIO_IRQInterruptConfig+0x108>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	79fa      	ldrb	r2, [r7, #7]
 800092e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000932:	2101      	movs	r1, #1
 8000934:	fa01 f202 	lsl.w	r2, r1, r2
 8000938:	4611      	mov	r1, r2
 800093a:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <GPIO_IRQInterruptConfig+0x108>)
 800093c:	430b      	orrs	r3, r1
 800093e:	6013      	str	r3, [r2, #0]
}
 8000940:	e7ff      	b.n	8000942 <GPIO_IRQInterruptConfig+0xe6>
 8000942:	bf00      	nop
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	e000e100 	.word	0xe000e100
 8000954:	e000e104 	.word	0xe000e104
 8000958:	e000e108 	.word	0xe000e108
 800095c:	e000e180 	.word	0xe000e180
 8000960:	e000e184 	.word	0xe000e184
 8000964:	e000e188 	.word	0xe000e188

08000968 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
    uint8_t ipr = IRQNumber / 4;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	089b      	lsrs	r3, r3, #2
 8000978:	73fb      	strb	r3, [r7, #15]
    uint8_t irq = IRQNumber % 4;
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	73bb      	strb	r3, [r7, #14]

    *(NVIC_PR_BASE_ADDR + ipr) &= ~(0xFF << (8 * irq)); // clear old priority
 8000982:	7bfb      	ldrb	r3, [r7, #15]
 8000984:	009a      	lsls	r2, r3, #2
 8000986:	4b12      	ldr	r3, [pc, #72]	@ (80009d0 <GPIO_IRQPriorityConfig+0x68>)
 8000988:	4413      	add	r3, r2
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	7bbb      	ldrb	r3, [r7, #14]
 800098e:	00db      	lsls	r3, r3, #3
 8000990:	21ff      	movs	r1, #255	@ 0xff
 8000992:	fa01 f303 	lsl.w	r3, r1, r3
 8000996:	43db      	mvns	r3, r3
 8000998:	4618      	mov	r0, r3
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	0099      	lsls	r1, r3, #2
 800099e:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <GPIO_IRQPriorityConfig+0x68>)
 80009a0:	440b      	add	r3, r1
 80009a2:	4002      	ands	r2, r0
 80009a4:	601a      	str	r2, [r3, #0]
    *(NVIC_PR_BASE_ADDR + ipr) |= (IRQPriority << (8 * irq)); // set new priority
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	009a      	lsls	r2, r3, #2
 80009aa:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <GPIO_IRQPriorityConfig+0x68>)
 80009ac:	4413      	add	r3, r2
 80009ae:	6819      	ldr	r1, [r3, #0]
 80009b0:	7bbb      	ldrb	r3, [r7, #14]
 80009b2:	00db      	lsls	r3, r3, #3
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	409a      	lsls	r2, r3
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	0098      	lsls	r0, r3, #2
 80009bc:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <GPIO_IRQPriorityConfig+0x68>)
 80009be:	4403      	add	r3, r0
 80009c0:	430a      	orrs	r2, r1
 80009c2:	601a      	str	r2, [r3, #0]
}
 80009c4:	bf00      	nop
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	e000e400 	.word	0xe000e400

080009d4 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
    // clear pending
    if (EXTI->PR & (1 << PinNumber))
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <GPIO_IRQHandling+0x3c>)
 80009e0:	695b      	ldr	r3, [r3, #20]
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	2101      	movs	r1, #1
 80009e6:	fa01 f202 	lsl.w	r2, r1, r2
 80009ea:	4013      	ands	r3, r2
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d009      	beq.n	8000a04 <GPIO_IRQHandling+0x30>
    {
        // clear
        EXTI->PR |= (1 << PinNumber);
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <GPIO_IRQHandling+0x3c>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	79fa      	ldrb	r2, [r7, #7]
 80009f6:	2101      	movs	r1, #1
 80009f8:	fa01 f202 	lsl.w	r2, r1, r2
 80009fc:	4611      	mov	r1, r2
 80009fe:	4a04      	ldr	r2, [pc, #16]	@ (8000a10 <GPIO_IRQHandling+0x3c>)
 8000a00:	430b      	orrs	r3, r1
 8000a02:	6153      	str	r3, [r2, #20]
    }
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	40013c00 	.word	0x40013c00

08000a14 <__libc_init_array>:
 8000a14:	b570      	push	{r4, r5, r6, lr}
 8000a16:	4d0d      	ldr	r5, [pc, #52]	@ (8000a4c <__libc_init_array+0x38>)
 8000a18:	4c0d      	ldr	r4, [pc, #52]	@ (8000a50 <__libc_init_array+0x3c>)
 8000a1a:	1b64      	subs	r4, r4, r5
 8000a1c:	10a4      	asrs	r4, r4, #2
 8000a1e:	2600      	movs	r6, #0
 8000a20:	42a6      	cmp	r6, r4
 8000a22:	d109      	bne.n	8000a38 <__libc_init_array+0x24>
 8000a24:	4d0b      	ldr	r5, [pc, #44]	@ (8000a54 <__libc_init_array+0x40>)
 8000a26:	4c0c      	ldr	r4, [pc, #48]	@ (8000a58 <__libc_init_array+0x44>)
 8000a28:	f000 f818 	bl	8000a5c <_init>
 8000a2c:	1b64      	subs	r4, r4, r5
 8000a2e:	10a4      	asrs	r4, r4, #2
 8000a30:	2600      	movs	r6, #0
 8000a32:	42a6      	cmp	r6, r4
 8000a34:	d105      	bne.n	8000a42 <__libc_init_array+0x2e>
 8000a36:	bd70      	pop	{r4, r5, r6, pc}
 8000a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a3c:	4798      	blx	r3
 8000a3e:	3601      	adds	r6, #1
 8000a40:	e7ee      	b.n	8000a20 <__libc_init_array+0xc>
 8000a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a46:	4798      	blx	r3
 8000a48:	3601      	adds	r6, #1
 8000a4a:	e7f2      	b.n	8000a32 <__libc_init_array+0x1e>
 8000a4c:	08000a74 	.word	0x08000a74
 8000a50:	08000a74 	.word	0x08000a74
 8000a54:	08000a74 	.word	0x08000a74
 8000a58:	08000a78 	.word	0x08000a78

08000a5c <_init>:
 8000a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a5e:	bf00      	nop
 8000a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a62:	bc08      	pop	{r3}
 8000a64:	469e      	mov	lr, r3
 8000a66:	4770      	bx	lr

08000a68 <_fini>:
 8000a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a6a:	bf00      	nop
 8000a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a6e:	bc08      	pop	{r3}
 8000a70:	469e      	mov	lr, r3
 8000a72:	4770      	bx	lr
