
*** Running vivado
    with args -log led_blink.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_blink.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_blink.tcl -notrace
Command: synth_design -top led_blink -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 434.191 ; gain = 93.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_blink' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/led_blink.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'led_blink' (1#1) [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/led_blink.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 489.277 ; gain = 148.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 489.277 ; gain = 148.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 489.277 ; gain = 148.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_blink_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_blink_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 795.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 795.945 ; gain = 455.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 795.945 ; gain = 455.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 795.945 ; gain = 455.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "blink" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 795.945 ; gain = 455.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_blink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "blink" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 795.945 ; gain = 455.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 829.445 ; gain = 488.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |     3|
|7     |FDRE   |    28|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 850.590 ; gain = 509.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 850.590 ; gain = 203.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 850.590 ; gain = 509.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 850.730 ; gain = 522.535
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.runs/synth_1/led_blink.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_blink_utilization_synth.rpt -pb led_blink_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 850.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 15:56:53 2024...

*** Running vivado
    with args -log adc_store.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_store.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adc_store.tcl -notrace
Command: synth_design -top adc_store -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.637 ; gain = 95.121
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:60]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 487.551 ; gain = 148.035
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 14:05:47 2024...

*** Running vivado
    with args -log adc_store.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_store.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adc_store.tcl -notrace
Command: synth_design -top adc_store -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.203 ; gain = 95.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_store' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:49]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 9 bits [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:65]
ERROR: [Synth 8-285] failed synthesizing module 'adc_store' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 489.883 ; gain = 149.941
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 15:23:21 2024...

*** Running vivado
    with args -log adc_store.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_store.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adc_store.tcl -notrace
Command: synth_design -top adc_store -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.957 ; gain = 93.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_store' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:49]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:62]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-403] loop limit (65536) exceeded [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:61]
ERROR: [Synth 8-285] failed synthesizing module 'adc_store' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2722.109 ; gain = 2380.469
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 100 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 15:27:37 2024...

*** Running vivado
    with args -log adc_store.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_store.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adc_store.tcl -notrace
Command: synth_design -top adc_store -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 435.707 ; gain = 95.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_store' [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:50]
WARNING: [Synth 8-614] signal 'analog_input' is read in the process but is not in the sensitivity list [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:60]
WARNING: [Synth 8-614] signal 'output_value' is read in the process but is not in the sensitivity list [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:60]
WARNING: [Synth 8-614] signal 'analog_value' is read in the process but is not in the sensitivity list [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:60]
WARNING: [Synth 8-614] signal 'or_value' is read in the process but is not in the sensitivity list [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'adc_store' (1#1) [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:50]
WARNING: [Synth 8-3331] design adc_store has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 490.164 ; gain = 149.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.164 ; gain = 149.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.164 ; gain = 149.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/Arty-A7-100-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adc_store_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adc_store_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 765.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 765.230 ; gain = 424.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 765.230 ; gain = 424.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 765.230 ; gain = 424.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 765.230 ; gain = 424.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adc_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adc_store has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 765.230 ; gain = 424.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 828.152 ; gain = 487.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 828.152 ; gain = 487.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_11/O (LUT6)
     1: i_11/I3 (LUT6)
     2: i_12/O (LUT2)
     3: i_12/I0 (LUT2)
     4: i_10/O (LUT4)
     5: i_10/I2 (LUT4)
     6: i_11/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.srcs/sources_1/new/adc_store.vhd:40]
Inferred a: "set_disable_timing -from I3 -to O i_11"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 828.293 ; gain = 488.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT2   |     9|
|3     |LUT5   |     1|
|4     |LUT6   |     1|
|5     |IBUF   |     8|
|6     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 829.418 ; gain = 489.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 829.449 ; gain = 214.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 829.449 ; gain = 489.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 850.039 ; gain = 522.055
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Spectrum Analyzer/High-Frequency-Spectrum-Analyzer/LowFrequencyIOProject/LowFrequencyIOProject.runs/synth_1/adc_store.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_store_utilization_synth.rpt -pb adc_store_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 850.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 15:40:36 2024...
