{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543750932953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543750932963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:42:12 2018 " "Processing started: Sun Dec 02 19:42:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543750932963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543750932963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlechip_74ls595 -c singlechip_74ls595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlechip_74ls595 -c singlechip_74ls595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543750932963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543750933792 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "singlechip_74ls595.v " "Can't analyze file -- file singlechip_74ls595.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543750943727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "singlechip_74ls595_test.v 4 4 " "Using design file singlechip_74ls595_test.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 singlechip_74ls595_test " "Found entity 1: singlechip_74ls595_test" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543750943786 ""} { "Info" "ISGN_ENTITY_NAME" "2 singlechip_74ls595 " "Found entity 2: singlechip_74ls595" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543750943786 ""} { "Info" "ISGN_ENTITY_NAME" "3 singlechip_74ls374 " "Found entity 3: singlechip_74ls374" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543750943786 ""} { "Info" "ISGN_ENTITY_NAME" "4 frequency_divider " "Found entity 4: frequency_divider" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543750943786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543750943786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlechip_74ls595_test " "Elaborating entity \"singlechip_74ls595_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543750943796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlechip_74ls595 singlechip_74ls595:u1 " "Elaborating entity \"singlechip_74ls595\" for hierarchy \"singlechip_74ls595:u1\"" {  } { { "singlechip_74ls595_test.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543750943796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlechip_74ls374 singlechip_74ls595:u1\|singlechip_74ls374:F0 " "Elaborating entity \"singlechip_74ls374\" for hierarchy \"singlechip_74ls595:u1\|singlechip_74ls374:F0\"" {  } { { "singlechip_74ls595_test.v" "F0" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543750943796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlechip_74ls595_test.v(157) " "Verilog HDL assignment warning at singlechip_74ls595_test.v(157): truncated value with size 32 to match size of target (1)" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543750943796 "|singlechip_74ls595_test|singlechip_74ls595:u1|singlechip_74ls374:F0"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F6\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F6\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F5\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F5\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F4\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F4\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F3\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F3\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F2\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F2\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F1\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F1\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "singlechip_74ls595:u1\|singlechip_74ls374:F0\|Q " "Converted tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F0\|Q\" feeding internal logic into a wire" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543750943977 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543750943977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543750944187 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singlechip_74ls595:u1\|singlechip_74ls374:F7\|Q singlechip_74ls595:u1\|singlechip_74ls374:OUT7\|Q_temp " "Converted the fan-out from the tri-state buffer \"singlechip_74ls595:u1\|singlechip_74ls374:F7\|Q\" to the node \"singlechip_74ls595:u1\|singlechip_74ls374:OUT7\|Q_temp\" into an OR gate" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 153 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1543750944187 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543750944187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543750944277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543750944779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543750944779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "singlechip_74ls595_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/singlechip_74ls595/singlechip_74ls595_test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543750944899 "|singlechip_74ls595_test|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543750944899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543750944909 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543750944909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543750944909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543750944909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543750944929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:42:24 2018 " "Processing ended: Sun Dec 02 19:42:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543750944929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543750944929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543750944929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543750944929 ""}
