# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Eje5.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../ALU.sv" \
"../../../../../Banco_Registros.sv" \
"../../../../../FSM.sv" \
"../../../../../LFSR.sv" \
"../../../../../Mux.sv" \
"../../../../../Top.sv" \
"../../../../../display.sv" \
"../../../../../Top_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
