/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  reg [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z ? celloutsig_0_3z[1] : celloutsig_0_2z;
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z[0]) & celloutsig_0_3z[0]);
  assign celloutsig_0_1z = celloutsig_0_0z[0] ^ in_data[33];
  assign celloutsig_0_17z = ~(celloutsig_0_9z[1] ^ celloutsig_0_9z[4]);
  assign celloutsig_1_7z = celloutsig_1_5z[18:14] + { celloutsig_1_2z[6:3], celloutsig_1_6z };
  reg [2:0] _05_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_15z[6:4];
  assign out_data[34:32] = _05_;
  assign celloutsig_0_0z = in_data[70:68] & in_data[47:45];
  assign celloutsig_0_7z = { in_data[17:12], celloutsig_0_1z } & { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[138:114] / { 1'h1, celloutsig_1_2z[5:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z[4:2], celloutsig_1_10z[2], 1'h1, celloutsig_1_4z[4:2], celloutsig_1_10z[2], 1'h1 };
  assign celloutsig_0_12z = celloutsig_0_7z[6:4] / { 1'h1, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[169], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[143:140], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_11z = { in_data[169], celloutsig_1_4z[4:2], celloutsig_1_10z[2], 1'h1 } / { 1'h1, in_data[106:102] };
  assign celloutsig_0_3z = { in_data[28], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[10:9] };
  assign celloutsig_1_8z = { celloutsig_1_4z[3:2], celloutsig_1_10z[2], 1'h1 } > { celloutsig_1_4z[3:2], celloutsig_1_10z[2], 1'h1 };
  assign celloutsig_0_4z = { in_data[0], celloutsig_0_3z } || in_data[75:72];
  assign celloutsig_1_19z = - { celloutsig_1_7z[3:1], celloutsig_1_3z };
  assign celloutsig_0_15z = - { celloutsig_0_9z[3:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z } !== celloutsig_1_5z[10:3];
  assign celloutsig_1_0z = in_data[148:144] !== in_data[126:122];
  assign celloutsig_0_10z = | celloutsig_0_0z;
  assign celloutsig_1_3z = | { in_data[104:102], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = | in_data[68:51];
  assign celloutsig_1_6z = | celloutsig_1_2z[5:1];
  assign celloutsig_1_1z = ~((in_data[171] & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_9z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_9z = in_data[20:11];
  assign { celloutsig_1_4z[4:2], celloutsig_1_10z[2] } = celloutsig_1_2z[5:2] ~^ { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z[1] = celloutsig_1_0z;
  assign celloutsig_1_4z[1:0] = { celloutsig_1_10z[2], 1'h1 };
  assign { out_data[128], out_data[99:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
