
---------- Begin Simulation Statistics ----------
final_tick                                 1169026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173059                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   304839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.00                       # Real time elapsed on the host
host_tick_rate                               89952121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2249076                       # Number of instructions simulated
sim_ops                                       3961716                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001169                       # Number of seconds simulated
sim_ticks                                  1169026000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               484108                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 23                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26440                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            509050                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262768                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          484108                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           221340                       # Number of indirect misses.
system.cpu.branchPred.lookups                  545438                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16270                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14051                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2544529                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2014148                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26564                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     391728                       # Number of branches committed
system.cpu.commit.bw_lim_events                664211                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          935690                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2249076                       # Number of instructions committed
system.cpu.commit.committedOps                3961716                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2494893                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.587930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1204743     48.29%     48.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       195672      7.84%     56.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181601      7.28%     63.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       248666      9.97%     73.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       664211     26.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2494893                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14463                       # Number of function calls committed.
system.cpu.commit.int_insts                   3905599                       # Number of committed integer instructions.
system.cpu.commit.loads                        558395                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20808      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3098976     78.22%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             654      0.02%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38063      0.96%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     79.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.16%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.29%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.31%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          538507     13.59%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         189766      4.79%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3961716                       # Class of committed instruction
system.cpu.commit.refs                         760660                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2249076                       # Number of Instructions Simulated
system.cpu.committedOps                       3961716                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.299452                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.299452                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8120                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33762                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49129                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4759                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1037274                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5130660                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   335943                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1262914                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26627                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88328                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      645631                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2136                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      222628                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           148                       # TLB misses on write requests
system.cpu.fetch.Branches                      545438                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    277213                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2349569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5688                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3054186                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           966                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186630                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             373754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             279038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045036                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2751086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.970076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1277676     46.44%     46.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83066      3.02%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67030      2.44%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    90534      3.29%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1232780     44.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2751086                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122985                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67851                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    236903600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8569200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8568800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       605200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       605200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4498800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4482800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4714400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88425600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88458400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88470800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88406400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1813134400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          171480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31234                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   423717                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.547064                       # Inst execution rate
system.cpu.iew.exec_refs                       869782                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     222612                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702639                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                681778                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1486                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               616                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               235575                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4897369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                647170                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39015                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4521396                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3283                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8964                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26627                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15125                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41034                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123381                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33309                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22716                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8518                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6160794                       # num instructions consuming a value
system.cpu.iew.wb_count                       4497667                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573949                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3535980                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.538945                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4505438                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6994097                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3859982                       # number of integer regfile writes
system.cpu.ipc                               0.769555                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.769555                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27575      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3553555     77.92%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  678      0.01%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42167      0.92%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4614      0.10%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1440      0.03%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6966      0.15%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15155      0.33%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14177      0.31%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7291      0.16%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2391      0.05%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               632504     13.87%     94.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              212032      4.65%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26065      0.57%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13804      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4560414                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92984                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187331                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89281                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136357                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4439855                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11704012                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4408386                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5696726                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4894855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4560414                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2514                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          935642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19432                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1657                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1393503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2751086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.657678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668741                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1208018     43.91%     43.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192567      7.00%     50.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329576     11.98%     62.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              375005     13.63%     76.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              645920     23.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2751086                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.560414                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      277356                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           407                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             14231                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7420                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               681778                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              235575                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1753683                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2922566                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     82                       # Number of system calls
system.cpu.rename.BlockCycles                  848625                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5287233                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43610                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   387044                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17620                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4639                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13147704                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5047741                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6746017                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1291841                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26627                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174518                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1458761                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160486                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7992038                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22431                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1008                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200211                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1070                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6728088                       # The number of ROB reads
system.cpu.rob.rob_writes                    10051997                       # The number of ROB writes
system.cpu.timesIdled                            1742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38930                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              432                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          639                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            639                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               93                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12323                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8170                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1317                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12323                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13640                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13640                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11441040                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29611860                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18063                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4148                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24281                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                931                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2042                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2042                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18063                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9056                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59034                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       198592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1465792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10538                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30642                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014849                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121219                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30188     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30642                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20401198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19252296                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3726798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       273386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           273386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       273386                       # number of overall hits
system.cpu.icache.overall_hits::total          273386                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3827                       # number of overall misses
system.cpu.icache.overall_misses::total          3827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186743599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186743599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186743599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186743599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       277213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       277213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       277213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       277213                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013805                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013805                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48796.341521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48796.341521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48796.341521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48796.341521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3105                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3105                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151087999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151087999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151087999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48659.580998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48659.580998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48659.580998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48659.580998                       # average overall mshr miss latency
system.cpu.icache.replacements                   2848                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       273386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          273386                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186743599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186743599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       277213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       277213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48796.341521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48796.341521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151087999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48659.580998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48659.580998                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.651844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              240961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.577396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.651844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            557531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           557531                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       770760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           770760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       770760                       # number of overall hits
system.cpu.dcache.overall_hits::total          770760                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34896                       # number of overall misses
system.cpu.dcache.overall_misses::total         34896                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1683481200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1683481200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1683481200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1683481200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       805656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       805656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       805656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       805656                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48242.812930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48242.812930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48242.812930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48242.812930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27688                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               719                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.509040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1798                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2800                       # number of writebacks
system.cpu.dcache.writebacks::total              2800                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17001                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575187200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575187200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575187200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254158966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829346166                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021102                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45675.152863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45675.152863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45675.152863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57658.567604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48782.199047                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15976                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       570564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          570564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580121200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580121200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       603381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       603381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48149.471311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48149.471311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474630400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474630400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44988.663507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44988.663507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       200196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         200196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103360000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103360000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       202275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       202275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49716.209716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49716.209716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100556800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100556800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49220.166422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49220.166422                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4408                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4408                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254158966                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254158966                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57658.567604                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57658.567604                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.270784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15976                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.988358                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.627091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   233.643693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          585                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1628312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1628312                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1081                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5014                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          897                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6992                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1081                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5014                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          897                       # number of overall hits
system.l2cache.overall_hits::total               6992                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2022                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7578                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3511                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13111                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2022                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7578                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3511                       # number of overall misses
system.l2cache.overall_misses::total            13111                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138247200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517638400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244212396                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    900097996                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138247200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517638400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244212396                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    900097996                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3103                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12592                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4408                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20103                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3103                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12592                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4408                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20103                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.651627                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601811                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796506                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.652191                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.651627                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601811                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796506                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.652191                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68371.513353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68308.049617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69556.364568                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68652.123865                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68371.513353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68308.049617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69556.364568                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68652.123865                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2022                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7571                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13094                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2022                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7571                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          546                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13640                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    122071200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456796000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215846405                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    794713605                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    122071200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456796000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215846405                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32435498                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827149103                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.651627                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601255                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794238                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651346                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.651627                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601255                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794238                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678506                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60371.513353                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60334.962356                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61652.786347                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60692.958989                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60371.513353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60334.962356                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61652.786347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59405.673993                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60641.429839                       # average overall mshr miss latency
system.l2cache.replacements                      9605                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2800                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2800                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2800                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2800                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          546                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          546                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32435498                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32435498                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59405.673993                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59405.673993                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          725                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              725                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91944800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91944800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2042                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2042                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.644956                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.644956                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69813.819286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69813.819286                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81408800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81408800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.644956                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.644956                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61813.819286                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61813.819286                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1081                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4289                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          897                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6267                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2022                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6261                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3511                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11794                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138247200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425693600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244212396                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    808153196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10550                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4408                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.651627                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593460                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796506                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653009                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68371.513353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67991.311292                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69556.364568                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68522.400882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2022                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3501                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11777                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122071200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375387200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215846405                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    713304805                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.651627                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592796                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794238                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.652068                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60371.513353                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60023.536936                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61652.786347                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60567.615267                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3738.045753                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26354                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9605                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.743779                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.928797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   334.378254                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2316.036842                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   934.543151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.158708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.081635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228160                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033730                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.912609                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2477                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274170                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725830                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               324989                       # Number of tag accesses
system.l2cache.tags.data_accesses              324989                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1169026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2022                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7571                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3501                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          546                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13640                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          110697281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          414485221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    191667251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29891551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              746741304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     110697281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         110697281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        73798188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              73798188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        73798188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         110697281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         414485221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    191667251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29891551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             820539492                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1184398800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13757998                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                 24223577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                               92783987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2278602                       # Number of instructions simulated
sim_ops                                       4013142                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15372800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7340                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7998                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1571                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5769                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8942                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          630                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29701                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25143                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1122                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5546                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8298                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           22782                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29526                       # Number of instructions committed
system.cpu.commit.committedOps                  51426                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        29263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.757373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.702412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11647     39.80%     39.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3576     12.22%     52.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2568      8.78%     60.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3174     10.85%     71.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8298     28.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        29263                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                     50033                       # Number of committed integer instructions.
system.cpu.commit.loads                          5810                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1144      2.22%      2.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            42810     83.25%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.12%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.04%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.06%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.05%     85.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.08%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.10%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.05%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.05%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5688     11.06%     97.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1300      2.53%     99.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.24%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             51426                       # Class of committed instruction
system.cpu.commit.refs                           7182                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29526                       # Number of Instructions Simulated
system.cpu.committedOps                         51426                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.301632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.301632                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           39                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  7260                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  83928                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     5309                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     20643                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1122                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1163                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7377                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2288                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8942                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5651                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         27359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   222                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          51028                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232671                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1924                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.327748                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              35497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.544863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.837499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    11078     31.21%     31.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1549      4.36%     35.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      564      1.59%     37.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1566      4.41%     41.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20740     58.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                35497                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      414                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3590000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3590000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3589600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1019200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1020800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1017200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25771200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1186                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6290                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.681125                       # Inst execution rate
system.cpu.iew.exec_refs                         9662                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2288                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6410                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9165                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3049                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               74209                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7374                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1221                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 64609                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1122                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    18                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              148                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3355                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1678                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          835                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            351                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     71901                       # num instructions consuming a value
system.cpu.iew.wb_count                         63881                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.687682                       # average fanout of values written-back
system.cpu.iew.wb_producers                     49445                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.662183                       # insts written-back per cycle
system.cpu.iew.wb_sent                          64181                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    86521                       # number of integer regfile reads
system.cpu.int_regfile_writes                   53885                       # number of integer regfile writes
system.cpu.ipc                               0.768266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768266                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1402      2.13%      2.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 53848     81.80%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.12%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  40      0.06%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.05%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.05%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.11%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.10%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  31      0.05%     84.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 39      0.06%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7518     11.42%     95.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2409      3.66%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             181      0.27%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  65830                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     577                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1160                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          548                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                928                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  63851                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             166818                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        63333                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             96063                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      74188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     65830                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           22782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               821                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         35497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.854523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.692704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               13940     39.27%     39.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2349      6.62%     45.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3784     10.66%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5783     16.29%     72.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                9641     27.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           35497                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.712896                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5651                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               73                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9165                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3049                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            38432                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    6446                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 64973                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     72                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     6152                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                184920                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  80794                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               97758                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20859                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    402                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1122                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   631                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    32783                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               950                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           116127                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       619                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        95173                       # The number of ROB reads
system.cpu.rob.rob_writes                      154764                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            246                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               12                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 70                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               83                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            70                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                92                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      92    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  92                       # Request fanout histogram
system.membus.reqLayer2.occupancy               82012                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             200188                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  94                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            25                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               187                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 8                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 25                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                25                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             94                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                93                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                220                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.059091                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.236333                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      207     94.09%     94.09% # Request fanout histogram
system.l2bus.snoop_fanout::1                       13      5.91%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  220                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               99200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               119182                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        15372800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5604                       # number of overall hits
system.cpu.icache.overall_hits::total            5604                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2126400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2126400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2126400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2126400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008317                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008317                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008317                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45242.553191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45242.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45242.553191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45242.553191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1976800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1976800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1976800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1976800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006901                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006901                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006901                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006901                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50687.179487                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50687.179487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50687.179487                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50687.179487                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5604                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2126400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2126400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45242.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45242.553191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1976800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1976800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006901                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006901                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50687.179487                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50687.179487                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.510642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            121.975000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.510642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11341                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8458                       # number of overall hits
system.cpu.dcache.overall_hits::total            8458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          141                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            141                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          141                       # number of overall misses
system.cpu.dcache.overall_misses::total           141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6635600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6635600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6635600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6635600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47060.992908                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47060.992908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47060.992908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47060.992908                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.dcache.writebacks::total                19                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           71                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           71                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3464400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3464400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3464400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1030382                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4494782                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48794.366197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48794.366197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48794.366197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60610.705882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51077.068182                       # average overall mshr miss latency
system.cpu.dcache.replacements                     80                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           99                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4561600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4561600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46076.767677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46076.767677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1913600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1913600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50357.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50357.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49380.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49380.952381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1550800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1550800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46993.939394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46993.939394                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1030382                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1030382                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60610.705882                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60610.705882                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                80                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.037500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   832.018656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   191.981344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.187482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          655                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             17278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            17278                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            49                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                92                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           49                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           15                       # number of overall misses
system.l2cache.overall_misses::total               92                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1837200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3193200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1005188                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      6035588                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1837200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3193200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1005188                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      6035588                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           63                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             119                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           63                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           17                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            119                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.717949                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.882353                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.773109                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.717949                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.882353                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.773109                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65614.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65167.346939                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67012.533333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65604.217391                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65614.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65167.346939                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67012.533333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65604.217391                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              6                       # number of writebacks
system.l2cache.writebacks::total                    6                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1613200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      2801200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       885188                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5299588                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1613200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      2801200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       885188                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5299588                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.717949                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.882353                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.773109                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.717949                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.882353                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.773109                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57614.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57167.346939                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59012.533333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57604.217391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57614.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57167.346939                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59012.533333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57604.217391                       # average overall mshr miss latency
system.l2cache.replacements                        93                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            8                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               8                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           22                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             22                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1418000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1418000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64454.545455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64454.545455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1242000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1242000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56454.545455                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56454.545455                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           70                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1837200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1775200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1005188                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4617588                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.717949                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.710526                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.882353                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.744681                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65614.285714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65748.148148                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67012.533333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65965.542857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           70                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1613200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1559200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       885188                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4057588                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.717949                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.710526                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.882353                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.744681                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57614.285714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57748.148148                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59012.533333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57965.542857                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    346                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   93                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.720430                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.375000                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1108.577930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1839.799360                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   999.254059                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   106.993651                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270649                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.243959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026121                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1105                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1063                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2630                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269775                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730225                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2053                       # Number of tag accesses
system.l2cache.tags.data_accesses                2053                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     15372800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                5888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   92                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   6                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          116569525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          203996669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     62447960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              383014155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     116569525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         116569525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24979184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24979184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24979184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         116569525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         203996669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     62447960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             407993339                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1271202800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1265602                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  2252058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.97                       # Real time elapsed on the host
host_tick_rate                               43990186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2497274                       # Number of instructions simulated
sim_ops                                       4443863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000087                       # Number of seconds simulated
sim_ticks                                    86804000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                51028                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             48165                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51028                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            26317                       # Number of indirect misses.
system.cpu.branchPred.lookups                   59928                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2023                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    204146                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   107022                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2601                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      51458                       # Number of branches committed
system.cpu.commit.bw_lim_events                 78304                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           43052                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               218672                       # Number of instructions committed
system.cpu.commit.committedOps                 430721                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       189633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.271340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.705430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        51639     27.23%     27.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23804     12.55%     39.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13957      7.36%     47.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21929     11.56%     58.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78304     41.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       189633                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5380                       # Number of function calls committed.
system.cpu.commit.int_insts                    430234                       # Number of committed integer instructions.
system.cpu.commit.loads                         72738                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          167      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           322504     74.88%     74.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.15%     75.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.03%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.02%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.03%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.02%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.02%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           72410     16.81%     92.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33811      7.85%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.08%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            430721                       # Class of committed instruction
system.cpu.commit.refs                         106811                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      218672                       # Number of Instructions Simulated
system.cpu.committedOps                        430721                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.992400                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.992400                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           34                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           57                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          112                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16447                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 490488                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46198                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    134658                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2615                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2266                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       75734                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            50                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       35115                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       59928                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     40083                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        149570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   557                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         247140                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           145                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5230                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.276153                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              49822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              30272                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.138842                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             202184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.472456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.789580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60878     30.11%     30.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10162      5.03%     35.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9466      4.68%     39.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    15915      7.87%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   105763     52.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               202184                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1325                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      872                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     23006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     23006800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     23007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     23007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     23007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     23007200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        40000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        40000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     11229600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     11246800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     11239200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     11236400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      183560800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2824                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    53262                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.094867                       # Inst execution rate
system.cpu.iew.exec_refs                       110845                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      35114                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12147                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 78568                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                549                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37537                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              473762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 75731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5151                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                454607                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    74                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2615                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   106                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2167                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5832                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3464                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2688                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    453824                       # num instructions consuming a value
system.cpu.iew.wb_count                        452884                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.665487                       # average fanout of values written-back
system.cpu.iew.wb_producers                    302014                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.086927                       # insts written-back per cycle
system.cpu.iew.wb_sent                         453577                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   697456                       # number of integer regfile reads
system.cpu.int_regfile_writes                  364390                       # number of integer regfile writes
system.cpu.ipc                               1.007659                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.007659                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               856      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                345103     75.06%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  634      0.14%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   144      0.03%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 122      0.03%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.01%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.02%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.02%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.02%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.01%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                76227     16.58%     92.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               35407      7.70%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             445      0.10%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            301      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 459755                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1409                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2821                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1322                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2152                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 457490                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1119641                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       451562                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            514678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     472316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    459755                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1446                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           43052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               765                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        62816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        202184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.273944                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.501662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               41505     20.53%     20.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23595     11.67%     32.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               34835     17.23%     49.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               42506     21.02%     70.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               59743     29.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          202184                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.118589                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       40109                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            49                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               740                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1718                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                78568                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37537                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  218794                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           217010                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     26                       # Number of system calls
system.cpu.rename.BlockCycles                   13490                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                449162                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    192                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    48239                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1205230                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 483536                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              499576                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    134801                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    663                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2615                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1397                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    50439                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1968                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           742669                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1642                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 98                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1586                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            105                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       585102                       # The number of ROB reads
system.cpu.rob.rob_writes                      960541                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1244                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               39                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              207                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           249                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 253                       # Request fanout histogram
system.membus.reqLayer2.occupancy              224416                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             545484                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 615                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            61                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               818                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            616                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1343                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          513                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1856                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    41792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               271                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                884                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.057692                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.233293                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      833     94.23%     94.23% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      5.77%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  884                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              205200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               539172                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              541200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        86804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        39552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            39552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        39552                       # number of overall hits
system.cpu.icache.overall_hits::total           39552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          531                       # number of overall misses
system.cpu.icache.overall_misses::total           531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17143600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17143600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17143600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17143600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        40083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        40083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        40083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        40083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013248                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32285.499058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32285.499058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32285.499058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32285.499058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           79                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13561200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13561200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13561200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13561200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011277                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30002.654867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30002.654867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30002.654867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30002.654867                       # average overall mshr miss latency
system.cpu.icache.replacements                    450                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        39552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           39552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17143600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17143600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        40083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        40083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32285.499058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32285.499058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           79                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13561200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13561200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30002.654867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30002.654867                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.951159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               706                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.069405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.951159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             80617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            80617                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107355                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107355                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107355                       # number of overall hits
system.cpu.dcache.overall_hits::total          107355                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          258                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          258                       # number of overall misses
system.cpu.dcache.overall_misses::total           258                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11360000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11360000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44031.007752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44031.007752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44031.007752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44031.007752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.dcache.writebacks::total                41                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          111                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6008800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6008800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6008800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1086772                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7095572                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001366                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40876.190476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40876.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40876.190476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45282.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41494.573099                       # average overall mshr miss latency
system.cpu.dcache.replacements                    171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10996400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10996400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43810.358566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43810.358566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5650800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5650800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40362.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40362.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       363600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       363600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51942.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51942.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       358000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       358000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51142.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51142.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1086772                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1086772                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45282.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 45282.166667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              255137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            213.503766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.612248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.387752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            215397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           215397                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             284                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              68                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 361                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            284                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             68                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                361                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            79                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               252                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           79                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           15                       # number of overall misses
system.l2cache.overall_misses::total              252                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10618800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5259200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       993983                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16871983                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10618800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5259200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       993983                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16871983                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          442                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          147                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             613                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          442                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          147                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            613                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.357466                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.537415                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.411093                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.357466                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.537415                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.411093                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67207.594937                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66572.151899                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66265.533333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66952.313492                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67207.594937                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66572.151899                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66265.533333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66952.313492                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9362800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4627200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       873983                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14863983                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9362800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4627200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       873983                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       114397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     14978380                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.357466                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.537415                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.411093                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.357466                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.537415                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.414356                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59258.227848                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58572.151899                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58265.533333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58984.059524                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59258.227848                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58572.151899                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58265.533333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57198.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        58970                       # average overall mshr miss latency
system.l2cache.replacements                       258                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           41                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           41                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           41                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           41                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       114397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       114397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57198.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57198.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        81100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        81100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        73100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        73100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          284                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           65                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          358                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10618800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4934800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       993983                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16547583                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.357466                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.535714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.409241                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67207.594937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65797.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66265.533333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66724.125000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9362800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4334800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       873983                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14571583                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.357466                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.409241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59258.227848                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57797.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58265.533333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58756.383065                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13851                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4354                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.181213                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.974720                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1138.944672                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1823.463559                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   988.773899                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   103.843150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010004                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1036                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3060                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          984                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2593                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.252930                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.747070                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10066                       # Number of tag accesses
system.l2cache.tags.data_accesses               10066                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     86804000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               79                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115755034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58246164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     11059398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1474586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              186535183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115755034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115755034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        14745864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              14745864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        14745864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115755034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58246164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     11059398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1474586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             201281047                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
