Timing Analyzer report for ae2
Fri Aug  2 10:38:38 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_fifo'
 13. Slow 1200mV 100C Model Hold: 'clk_fifo'
 14. Slow 1200mV 100C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'clk_fifo'
 22. Slow 1200mV -40C Model Hold: 'clk_fifo'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'clk_fifo'
 30. Fast 1200mV -40C Model Hold: 'clk_fifo'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 100c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ae2                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29I7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processors 3-12        ;   1.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk_fifo   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fifo } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 316.76 MHz ; 250.0 MHz       ; clk_fifo   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; clk_fifo ; -2.157 ; -489.946         ;
+----------+--------+------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; clk_fifo ; 0.636 ; 0.000            ;
+----------+-------+------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+----------+--------+--------------------------------+
; Clock    ; Slack  ; End Point TNS                  ;
+----------+--------+--------------------------------+
; clk_fifo ; -3.000 ; -344.810                       ;
+----------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_fifo'                                                                                                                         ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.157 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.478      ;
; -2.157 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.478      ;
; -2.157 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.478      ;
; -2.157 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.478      ;
; -2.157 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.478      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.156 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.476      ;
; -2.108 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.427      ;
; -2.108 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.427      ;
; -2.108 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.427      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][0]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.381      ; 3.452      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.073 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.361      ; 3.432      ;
; -2.068 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.349      ; 3.415      ;
; -2.066 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.368      ; 3.432      ;
; -2.066 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.368      ; 3.432      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.063 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.353      ; 3.414      ;
; -2.041 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.354      ; 3.393      ;
; -2.041 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.354      ; 3.393      ;
; -2.041 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.354      ; 3.393      ;
; -2.041 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.354      ; 3.393      ;
; -2.041 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.354      ; 3.393      ;
; -2.038 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.331      ; 3.367      ;
; -2.038 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.331      ; 3.367      ;
; -2.032 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.393      ; 3.423      ;
; -2.032 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.393      ; 3.423      ;
; -2.024 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.346      ;
; -2.024 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.346      ;
; -2.024 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.346      ;
; -2.024 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.346      ;
; -2.024 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.346      ;
; -2.009 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.320      ; 3.327      ;
; -2.009 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.320      ; 3.327      ;
; -2.009 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.320      ; 3.327      ;
; -2.006 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.350      ;
; -1.991 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.331      ; 3.320      ;
; -1.991 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.331      ; 3.320      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.988 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.346      ; 3.332      ;
; -1.974 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.297      ;
; -1.974 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.297      ;
; -1.974 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.297      ;
; -1.974 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.297      ;
; -1.953 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.276      ;
; -1.953 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.276      ;
; -1.953 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.325      ; 3.276      ;
; -1.926 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.247      ;
; -1.926 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.323      ; 3.247      ;
; -1.918 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.316      ; 3.232      ;
; -1.918 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.316      ; 3.232      ;
; -1.917 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.237      ;
; -1.917 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.237      ;
; -1.917 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.322      ; 3.237      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][5]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][10] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.901 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.321      ; 3.220      ;
; -1.900 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.355      ; 3.253      ;
; -1.900 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.355      ; 3.253      ;
; -1.900 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.355      ; 3.253      ;
; -1.900 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.355      ; 3.253      ;
; -1.900 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.355      ; 3.253      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_fifo'                                                                                                                         ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.636 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.080      ; 0.902      ;
; 0.669 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 0.936      ;
; 0.686 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 0.953      ;
; 0.797 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.064      ;
; 0.811 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.078      ;
; 1.036 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.303      ;
; 1.056 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.324      ;
; 1.071 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.338      ;
; 1.315 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.080      ; 1.581      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.317 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.028      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.331 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.536      ; 2.053      ;
; 1.347 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.080      ; 1.613      ;
; 1.355 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.624      ;
; 1.376 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.644      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.092      ;
; 1.398 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.481      ; 2.065      ;
; 1.398 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.481      ; 2.065      ;
; 1.398 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.481      ; 2.065      ;
; 1.398 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.481      ; 2.065      ;
; 1.398 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.481      ; 2.065      ;
; 1.417 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][6]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.508      ; 2.111      ;
; 1.417 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][8]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.508      ; 2.111      ;
; 1.417 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][10] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.508      ; 2.111      ;
; 1.417 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][11] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.508      ; 2.111      ;
; 1.417 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][12] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.508      ; 2.111      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][0]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][1]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][2]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][3]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][4]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][5]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][7]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][9]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][13] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][14] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.434 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][15] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.497      ; 2.117      ;
; 1.471 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.080      ; 1.737      ;
; 1.559 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.827      ;
; 1.565 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.833      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.570 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.525      ; 2.281      ;
; 1.578 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.846      ;
; 1.578 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.846      ;
; 1.585 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.081      ; 1.852      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.617 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.517      ; 2.320      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.501      ; 2.309      ;
; 1.642 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.082      ; 1.910      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
; 1.649 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.482      ; 2.317      ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 350.39 MHz ; 250.0 MHz       ; clk_fifo   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; clk_fifo ; -1.854 ; -411.130         ;
+----------+--------+------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; clk_fifo ; 0.562 ; 0.000            ;
+----------+-------+------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+----------+--------+--------------------------------+
; Clock    ; Slack  ; End Point TNS                  ;
+----------+--------+--------------------------------+
; clk_fifo ; -3.000 ; -344.810                       ;
+----------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_fifo'                                                                                                                         ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.854 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.140      ;
; -1.854 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.140      ;
; -1.854 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.140      ;
; -1.854 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.140      ;
; -1.854 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.140      ;
; -1.814 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.285      ; 3.099      ;
; -1.814 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.285      ; 3.099      ;
; -1.814 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.285      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.813 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.286      ; 3.099      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][0]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.771 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.342      ; 3.113      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.749 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.324      ; 3.073      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.312      ; 3.057      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.745 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.317      ; 3.062      ;
; -1.740 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.334      ; 3.074      ;
; -1.740 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.334      ; 3.074      ;
; -1.737 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.351      ; 3.088      ;
; -1.737 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.351      ; 3.088      ;
; -1.725 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.318      ; 3.043      ;
; -1.725 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.318      ; 3.043      ;
; -1.725 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.318      ; 3.043      ;
; -1.725 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.318      ; 3.043      ;
; -1.725 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.318      ; 3.043      ;
; -1.702 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.297      ; 2.999      ;
; -1.702 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.297      ; 2.999      ;
; -1.695 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.982      ;
; -1.695 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.982      ;
; -1.695 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.982      ;
; -1.695 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.982      ;
; -1.695 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.982      ;
; -1.682 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.312      ; 2.994      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.674 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.310      ; 2.984      ;
; -1.672 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.959      ;
; -1.672 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.959      ;
; -1.672 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.959      ;
; -1.651 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.932      ;
; -1.651 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.932      ;
; -1.651 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.932      ;
; -1.644 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.931      ;
; -1.644 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.287      ; 2.931      ;
; -1.638 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.279      ; 2.917      ;
; -1.638 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.279      ; 2.917      ;
; -1.633 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.297      ; 2.930      ;
; -1.633 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.297      ; 2.930      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][5]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][10] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.623 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[15][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.284      ; 2.907      ;
; -1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.288      ; 2.910      ;
; -1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.288      ; 2.910      ;
; -1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.288      ; 2.910      ;
; -1.622 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.288      ; 2.910      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][0]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][1]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][2]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][5]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
; -1.618 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[14][9]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.281      ; 2.899      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_fifo'                                                                                                                         ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.562 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 0.801      ;
; 0.596 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 0.835      ;
; 0.608 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 0.847      ;
; 0.688 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 0.927      ;
; 0.710 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 0.949      ;
; 0.897 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.072      ; 1.137      ;
; 0.929 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.168      ;
; 0.945 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.184      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.135 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 1.769      ;
; 1.141 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.380      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.144 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.478      ; 1.790      ;
; 1.188 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.427      ;
; 1.191 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.430      ;
; 1.204 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.443      ;
; 1.219 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][6]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.448      ; 1.835      ;
; 1.219 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][8]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.448      ; 1.835      ;
; 1.219 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][10] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.448      ; 1.835      ;
; 1.219 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][11] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.448      ; 1.835      ;
; 1.219 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][12] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.448      ; 1.835      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.425      ; 1.813      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.425      ; 1.813      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.425      ; 1.813      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.425      ; 1.813      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.425      ; 1.813      ;
; 1.220 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.072      ; 1.460      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.227 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 1.856      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][0]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][1]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][2]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][3]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][4]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][5]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][7]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][9]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][13] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][14] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.237 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][15] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.439      ; 1.844      ;
; 1.297 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.536      ;
; 1.361 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.073      ; 1.602      ;
; 1.385 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.073      ; 1.626      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.391 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.442      ; 2.001      ;
; 1.392 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.073      ; 1.633      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.399 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.466      ; 2.033      ;
; 1.402 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.073      ; 1.643      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.416 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[2][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.461      ; 2.045      ;
; 1.418 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.072      ; 1.658      ;
; 1.427 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.071      ; 1.666      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
; 1.440 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[8][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.427      ; 2.035      ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; clk_fifo ; -0.446 ; -80.964          ;
+----------+--------+------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; clk_fifo ; 0.268 ; 0.000            ;
+----------+-------+------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+----------+--------+--------------------------------+
; Clock    ; Slack  ; End Point TNS                  ;
+----------+--------+--------------------------------+
; clk_fifo ; -3.000 ; -288.221                       ;
+----------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_fifo'                                                                                                                         ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.446 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.579      ;
; -0.446 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.579      ;
; -0.446 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.579      ;
; -0.444 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.152      ; 1.584      ;
; -0.431 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.149      ; 1.568      ;
; -0.431 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.149      ; 1.568      ;
; -0.430 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.143      ; 1.561      ;
; -0.430 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.143      ; 1.561      ;
; -0.430 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.143      ; 1.561      ;
; -0.430 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.143      ; 1.561      ;
; -0.430 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.143      ; 1.561      ;
; -0.423 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.146      ; 1.557      ;
; -0.423 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.146      ; 1.557      ;
; -0.423 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.146      ; 1.557      ;
; -0.423 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.146      ; 1.557      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.553      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.553      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.553      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.421 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.554      ;
; -0.410 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.543      ;
; -0.410 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.543      ;
; -0.410 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.145      ; 1.543      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][0]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.400 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[10][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.165      ; 1.553      ;
; -0.394 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.158      ; 1.540      ;
; -0.394 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.158      ; 1.540      ;
; -0.394 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.158      ; 1.540      ;
; -0.394 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.158      ; 1.540      ;
; -0.394 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[3][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.158      ; 1.540      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.164      ; 1.541      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.164      ; 1.541      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][0]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][8]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][12] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.389 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[10][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.166      ; 1.543      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][4]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][7]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][13]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.157      ; 1.531      ;
; -0.386 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[1][15]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.160      ; 1.534      ;
; -0.385 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.153      ; 1.526      ;
; -0.381 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.174      ; 1.543      ;
; -0.381 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; reg_file_para:fifo_reg|array_reg[2][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.174      ; 1.543      ;
; -0.378 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][0]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.155      ; 1.521      ;
; -0.378 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][2]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.155      ; 1.521      ;
; -0.378 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][3]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.155      ; 1.521      ;
; -0.378 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][5]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.155      ; 1.521      ;
; -0.378 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[9][14]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.155      ; 1.521      ;
; -0.371 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][11] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.149      ; 1.508      ;
; -0.371 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[11][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.149      ; 1.508      ;
; -0.370 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][1]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.175      ; 1.533      ;
; -0.370 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[2][9]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.175      ; 1.533      ;
; -0.365 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][6]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.497      ;
; -0.365 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][8]   ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.497      ;
; -0.365 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][10]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.497      ;
; -0.365 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][11]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.497      ;
; -0.365 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[7][12]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.144      ; 1.497      ;
; -0.363 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][3]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.142      ; 1.493      ;
; -0.363 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][4]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.142      ; 1.493      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][1]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][2]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][5]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][7]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][9]  ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][13] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[12][15] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.141      ; 1.489      ;
; -0.360 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[12][14] ; clk_fifo     ; clk_fifo    ; 1.000        ; 0.152      ; 1.500      ;
; -0.356 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 1.000        ; -0.040     ; 1.304      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_fifo'                                                                                                                         ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.268 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.391      ;
; 0.285 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.040      ; 0.407      ;
; 0.298 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.040      ; 0.420      ;
; 0.355 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.478      ;
; 0.356 ; fifo_sync_ctrl4:fifo_ctrl|empty_reg    ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.479      ;
; 0.441 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.564      ;
; 0.452 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.575      ;
; 0.464 ; fifo_sync_ctrl4:fifo_ctrl|full_reg     ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.587      ;
; 0.548 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.671      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 0.886      ;
; 0.565 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.688      ;
; 0.572 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.040      ; 0.694      ;
; 0.589 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.712      ;
; 0.592 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.715      ;
; 0.598 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.220      ; 0.900      ;
; 0.598 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.220      ; 0.900      ;
; 0.598 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.220      ; 0.900      ;
; 0.598 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.220      ; 0.900      ;
; 0.598 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; reg_file_para:fifo_reg|array_reg[6][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.220      ; 0.900      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.606 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.247      ; 0.935      ;
; 0.615 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.738      ;
; 0.630 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][6]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.237      ; 0.949      ;
; 0.630 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][8]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.237      ; 0.949      ;
; 0.630 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][10] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.237      ; 0.949      ;
; 0.630 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][11] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.237      ; 0.949      ;
; 0.630 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][12] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.237      ; 0.949      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.634 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[2][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 0.952      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][0]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][1]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][2]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][3]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][4]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][5]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][7]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][9]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][13] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][14] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.643 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[14][15] ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.229      ; 0.954      ;
; 0.657 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.042      ; 0.781      ;
; 0.666 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.042      ; 0.790      ;
; 0.668 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.042      ; 0.792      ;
; 0.673 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[2] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.796      ;
; 0.677 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.040      ; 0.799      ;
; 0.701 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; fifo_sync_ctrl4:fifo_ctrl|full_reg       ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.041      ; 0.824      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][7]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.705 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[8][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.221      ; 1.008      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][3]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][5]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][11]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][13]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.708 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[3] ; reg_file_para:fifo_reg|array_reg[6][15]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.239      ; 1.029      ;
; 0.714 ; fifo_sync_ctrl4:fifo_ctrl|r_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|empty_reg      ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.042      ; 0.838      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][1]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][2]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][4]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][6]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][8]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][9]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][10]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][12]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.732 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0] ; reg_file_para:fifo_reg|array_reg[0][14]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.233      ; 1.047      ;
; 0.733 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[0]   ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.040      ; 0.855      ;
; 0.737 ; fifo_sync_ctrl4:fifo_ctrl|w_ptr_reg[1] ; reg_file_para:fifo_reg|array_reg[11][7]  ; clk_fifo     ; clk_fifo    ; 0.000        ; 0.236      ; 1.055      ;
+-------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.157   ; 0.268 ; N/A      ; N/A     ; -3.000              ;
;  clk_fifo        ; -2.157   ; 0.268 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -489.946 ; 0.0   ; 0.0      ; 0.0     ; -344.81             ;
;  clk_fifo        ; -489.946 ; 0.000 ; N/A      ; N/A     ; -344.810            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; full_fifo         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; empty_fifo        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_fifo[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; wr_fifo                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fifo                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_fifo              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_fifo                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in_fifo[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; full_fifo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; empty_fifo        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0797 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0797 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; full_fifo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; empty_fifo        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; full_fifo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; empty_fifo        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; data_out_fifo[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fifo   ; clk_fifo ; 1318     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fifo   ; clk_fifo ; 1318     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 798   ; 798  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 322   ; 322  ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; clk_fifo ; clk_fifo ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; data_in_fifo[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_fifo          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_fifo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_fifo          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; data_out_fifo[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; empty_fifo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full_fifo         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; data_in_fifo[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in_fifo[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rd_fifo          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_fifo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wr_fifo          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; data_out_fifo[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_fifo[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; empty_fifo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; full_fifo         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Fri Aug  2 10:38:36 2024
Info: Command: quartus_sta ae2 -c ae2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ae2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_fifo clk_fifo
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.157            -489.946 clk_fifo 
Info (332146): Worst-case hold slack is 0.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.636               0.000 clk_fifo 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.810 clk_fifo 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.854            -411.130 clk_fifo 
Info (332146): Worst-case hold slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 clk_fifo 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.810 clk_fifo 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.446             -80.964 clk_fifo 
Info (332146): Worst-case hold slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 clk_fifo 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -288.221 clk_fifo 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Fri Aug  2 10:38:38 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


