$date
2023-10-25T13:06+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ALU $end
 $var wire 1 ! _T $end
 $var wire 32 " io_op1 $end
 $var wire 2 # io_sel $end
 $var wire 1 $ io_IsZero $end
 $var wire 1 % clock $end
 $var wire 32 & io_result $end
 $var wire 32 ' _GEN_0 $end
 $var wire 1 ( reset $end
 $var wire 32 ) io_op2 $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 )
b00 #
b00000000000000000000000000000000 '
0$
0!
b00000000000000000000000000000000 "
0(
$end
#0
1!
1$
1(
#1
1%
#6
0%
#11
1%
#16
0%
#21
1%
#26
0%
#31
1%
#36
0%
#41
1%
#46
0%
b00000000000000000000000000000001 "
b00000000000000000000000000000011 &
0$
0(
b00000000000000000000000000000010 )
#51
1%
#56
0%
#61
1%
#66
0%
#71
1%
#76
0%
#81
1%
#86
0%
#91
1%
#96
0%
b00000000000000000000000000000000 "
b00000000000000000000000000000000 &
1$
b00000000000000000000000000000000 )
#101
1%
#106
0%
#111
1%
#116
0%
#121
1%
#126
0%
#131
1%
#136
0%
#141
1%
#146
0!
0%
b00000000000000000000000101000001 "
b00000000000000000000000000000001 &
b01 #
b00000000000000000000000000000001 '
0$
b00000000000000000000000101000000 )
#151
1%
#156
0%
#161
1%
#166
0%
#171
1%
#176
0%
#181
1%
#186
0%
#191
1%
#196
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
1$
b00000000000000000000000101000001 )
#201
1%
#206
0%
#211
1%
#216
0%
#221
1%
#226
0%
#231
1%
#236
0%
#241
1%
#246
0%
