#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul  8 12:30:42 2024
# Process ID: 2360
# Current directory: C:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.runs/ZynqDesign_tft_display_0_0_synth_1
# Command line: vivado.exe -log ZynqDesign_tft_display_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_tft_display_0_0.tcl
# Log file: C:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.runs/ZynqDesign_tft_display_0_0_synth_1/ZynqDesign_tft_display_0_0.vds
# Journal file: C:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.runs/ZynqDesign_tft_display_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_tft_display_0_0.tcl -notrace
Command: synth_design -top ZynqDesign_tft_display_0_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 408.633 ; gain = 103.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_tft_display_0_0' [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/synth/ZynqDesign_tft_display_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'tft_display_v1_0' declared at 'c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:8' bound to instance 'U0' of component 'tft_display_v1_0' [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/synth/ZynqDesign_tft_display_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'tft_display_v1_0' [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:57]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'tft_display_v1_0_S00_AXI' declared at 'c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:5' bound to instance 'tft_display_v1_0_S00_AXI_inst' of component 'tft_display_v1_0_S00_AXI' [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'tft_display_v1_0_S00_AXI' [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-226] default block is never used [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:1034]
WARNING: [Synth 8-614] signal 'busy' is read in the process but is not in the sensitivity list [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:1029]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'tft_display_v1_0_S00_AXI' (1#1) [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0_S00_AXI.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element DISP_BLE_reg was removed.  [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element DISP_ON_reg was removed.  [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tft_display_v1_0' (2#1) [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ipshared/fb5f/hdl/tft_display_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_tft_display_0_0' (3#1) [c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/synth/ZynqDesign_tft_display_0_0.vhd:86]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 493.812 ; gain = 188.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 493.812 ; gain = 188.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 876.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'spiSM_reg' in module 'tft_display_v1_0'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiSM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spiSM_reg' using encoding 'sequential' in module 'tft_display_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 66    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  64 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tft_display_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 9     
	  64 Input      1 Bit        Muxes := 4     
Module tft_display_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design tft_display_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/DISP_WD_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/tft_display_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/tft_display_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/tft_display_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/tft_display_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/tft_display_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/tft_display_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/tft_display_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/SPIWORD_reg[18] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[31]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[30]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[29]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[28]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[27]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[26]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[25]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[24]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[23]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[22]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[21]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[20]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[19]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[18]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[17]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[16]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[15]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[14]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[13]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[12]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[11]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[10]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[9]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[8]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[7]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[6]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[5]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[4]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[1]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[0]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module tft_display_v1_0_S00_AXI.
INFO: [Synth 8-3332] Sequential element (U0/DISP_WD_reg) is unused and will be removed from module ZynqDesign_tft_display_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SPIWORD_reg[18]) is unused and will be removed from module ZynqDesign_tft_display_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:11 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/bitcount_reg[0]) is unused and will be removed from module ZynqDesign_tft_display_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:15 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     3|
|3     |LUT3  |     7|
|4     |LUT4  |     9|
|5     |LUT5  |    59|
|6     |LUT6  |   791|
|7     |MUXF7 |   256|
|8     |MUXF8 |   128|
|9     |FDRE  |  2125|
|10    |FDSE  |    13|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  3393|
|2     |  U0                              |tft_display_v1_0         |  3393|
|3     |    tft_display_v1_0_S00_AXI_inst |tft_display_v1_0_S00_AXI |  3291|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 876.918 ; gain = 188.246
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 876.918 ; gain = 571.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ZynqDesign_tft_display_0_0' is not ideal for floorplanning, since the cellview 'tft_display_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:24 . Memory (MB): peak = 876.918 ; gain = 582.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.runs/ZynqDesign_tft_display_0_0_synth_1/ZynqDesign_tft_display_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/ZynqDesign_tft_display_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hellmala/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf2/asdf2.runs/ZynqDesign_tft_display_0_0_synth_1/ZynqDesign_tft_display_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqDesign_tft_display_0_0_utilization_synth.rpt -pb ZynqDesign_tft_display_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 876.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 12:33:38 2024...
