// Seed: 1593270117
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output logic id_0
    , id_9,
    input  wand  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    inout  tri1  id_5,
    inout  wor   id_6,
    input  tri0  id_7
);
  always @(posedge -1) begin : LABEL_0
    if (-1 - 1) id_0 <= -1'h0;
    else begin : LABEL_1
      disable id_10;
    end
  end
  xor primCall (id_5, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
