<stg><name>compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %j_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc85:0 %indvar_flatten13_load = load i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc85:1 %icmp_ln182 = icmp_eq  i13 %indvar_flatten13_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc85:2 %add_ln182 = add i13 %indvar_flatten13_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc85:3 %br_ln182 = br i1 %icmp_ln182, void %fpga_resource_limit_hint.for.inc85.10_begin, void %for.inc105.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:1 %j_7_load = load i7 %j_7

]]></Node>
<StgValue><ssdm name="j_7_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:4 %icmp_ln183 = icmp_eq  i7 %i_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:5 %select_ln182 = select i1 %icmp_ln183, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln182"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:6 %add_ln182_1 = add i7 %j_7_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:7 %select_ln182_1 = select i1 %icmp_ln183, i7 %add_ln182_1, i7 %j_7_load

]]></Node>
<StgValue><ssdm name="select_ln182_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:8 %indvars_iv59_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln182_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="indvars_iv59_udiv_mid2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:9 %trunc_ln182 = trunc i7 %select_ln182_1

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:12 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:13 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:14 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:15 %trunc_ln189 = trunc i7 %select_ln182

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:16 %add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln189, i5 %indvars_iv59_udiv_mid2

]]></Node>
<StgValue><ssdm name="add_ln2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:17 %zext_ln189 = zext i11 %add_ln2

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:18 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:19 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:24 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:25 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:26 %br_ln190 = br i1 %trunc_ln182, void %arrayidx84910.case.0, void %arrayidx84910.case.1

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:0 %specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_1, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln191"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:1 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:2 %specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln191"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:3 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:4 %specresourcelimit_ln191 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_36, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln191"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:5 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:6 %add_ln183 = add i7 %select_ln182, i7 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:7 %store_ln183 = store i13 %add_ln182, i13 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:8 %store_ln183 = store i7 %select_ln182_1, i7 %j_7

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:9 %store_ln183 = store i7 %add_ln183, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.12_end:10 %br_ln183 = br void %for.inc85

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:22 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln182

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:23 %mul = hmul i16 %val1, i16 %val1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.inc105.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_182_8_VITIS_LOOP_183_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:10 %specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln188"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:11 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc85.10_begin:23 %mul = hmul i16 %val1, i16 %val1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx84910.case.0:0 %store_ln190 = store i16 %mul, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx84910.case.0:1 %br_ln190 = br void %fpga_resource_limit_hint.for.inc85.12_end

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx84910.case.1:0 %store_ln190 = store i16 %mul, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx84910.case.1:1 %br_ln190 = br void %fpga_resource_limit_hint.for.inc85.12_end

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_82" to="j_7" fromId="82" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_82" to="indvar_flatten13" fromId="82" toId="8">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="reg_file_6_1" to="specmemcore_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="96" from="reg_file_6_0" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="101" from="reg_file_2_1" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="106" from="reg_file_2_0" to="specmemcore_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="indvar_flatten13" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="j_7" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_113" to="store_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="117" from="i" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="118" from="indvar_flatten13" to="indvar_flatten13_load" fromId="8" toId="17">
</dataflow>
<dataflow id="119" from="indvar_flatten13_load" to="icmp_ln182" fromId="17" toId="18">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln182" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="indvar_flatten13_load" to="add_ln182" fromId="17" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln182" fromId="123" toId="19">
</dataflow>
<dataflow id="125" from="icmp_ln182" to="br_ln182" fromId="18" toId="20">
</dataflow>
<dataflow id="126" from="i" to="i_load" fromId="6" toId="21">
</dataflow>
<dataflow id="127" from="j_7" to="j_7_load" fromId="7" toId="22">
</dataflow>
<dataflow id="128" from="i_load" to="icmp_ln183" fromId="21" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln183" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="icmp_ln183" to="select_ln182" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_113" to="select_ln182" fromId="113" toId="24">
</dataflow>
<dataflow id="133" from="i_load" to="select_ln182" fromId="21" toId="24">
</dataflow>
<dataflow id="134" from="j_7_load" to="add_ln182_1" fromId="22" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln182_1" fromId="135" toId="25">
</dataflow>
<dataflow id="137" from="icmp_ln183" to="select_ln182_1" fromId="23" toId="26">
</dataflow>
<dataflow id="138" from="add_ln182_1" to="select_ln182_1" fromId="25" toId="26">
</dataflow>
<dataflow id="139" from="j_7_load" to="select_ln182_1" fromId="22" toId="26">
</dataflow>
<dataflow id="141" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="indvars_iv59_udiv_mid2" fromId="140" toId="27">
</dataflow>
<dataflow id="142" from="select_ln182_1" to="indvars_iv59_udiv_mid2" fromId="26" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_82" to="indvars_iv59_udiv_mid2" fromId="82" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_144" to="indvars_iv59_udiv_mid2" fromId="144" toId="27">
</dataflow>
<dataflow id="146" from="select_ln182_1" to="trunc_ln182" fromId="26" toId="28">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="147" toId="29">
</dataflow>
<dataflow id="150" from="empty_10" to="rbegin" fromId="149" toId="29">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="147" toId="30">
</dataflow>
<dataflow id="153" from="empty_24" to="rbegin5" fromId="152" toId="30">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="147" toId="31">
</dataflow>
<dataflow id="156" from="empty_50" to="rbegin6" fromId="155" toId="31">
</dataflow>
<dataflow id="157" from="select_ln182" to="trunc_ln189" fromId="24" toId="32">
</dataflow>
<dataflow id="159" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln2" fromId="158" toId="33">
</dataflow>
<dataflow id="160" from="trunc_ln189" to="add_ln2" fromId="32" toId="33">
</dataflow>
<dataflow id="161" from="indvars_iv59_udiv_mid2" to="add_ln2" fromId="27" toId="33">
</dataflow>
<dataflow id="162" from="add_ln2" to="zext_ln189" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="81" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_164" to="reg_file_2_0_addr" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="zext_ln189" to="reg_file_2_0_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="80" toId="36">
</dataflow>
<dataflow id="168" from="StgValue_164" to="reg_file_2_1_addr" fromId="164" toId="36">
</dataflow>
<dataflow id="169" from="zext_ln189" to="reg_file_2_1_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="170" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="35" toId="37">
</dataflow>
<dataflow id="171" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="36" toId="38">
</dataflow>
<dataflow id="172" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="79" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_164" to="reg_file_6_0_addr" fromId="164" toId="39">
</dataflow>
<dataflow id="174" from="zext_ln189" to="reg_file_6_0_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="175" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="78" toId="40">
</dataflow>
<dataflow id="176" from="StgValue_164" to="reg_file_6_1_addr" fromId="164" toId="40">
</dataflow>
<dataflow id="177" from="zext_ln189" to="reg_file_6_1_addr" fromId="34" toId="40">
</dataflow>
<dataflow id="178" from="trunc_ln182" to="br_ln190" fromId="28" toId="41">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln191" fromId="179" toId="42">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specresourcelimit_ln191" fromId="181" toId="42">
</dataflow>
<dataflow id="184" from="empty_1" to="specresourcelimit_ln191" fromId="183" toId="42">
</dataflow>
<dataflow id="186" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="42">
</dataflow>
<dataflow id="187" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="42">
</dataflow>
<dataflow id="188" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="42">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecRegionEnd" to="rend52" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="empty_50" to="rend52" fromId="155" toId="43">
</dataflow>
<dataflow id="192" from="rbegin6" to="rend52" fromId="31" toId="43">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln191" fromId="179" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_181" to="specresourcelimit_ln191" fromId="181" toId="44">
</dataflow>
<dataflow id="196" from="empty" to="specresourcelimit_ln191" fromId="195" toId="44">
</dataflow>
<dataflow id="197" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="44">
</dataflow>
<dataflow id="198" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="44">
</dataflow>
<dataflow id="199" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="44">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecRegionEnd" to="rend50" fromId="189" toId="45">
</dataflow>
<dataflow id="201" from="empty_24" to="rend50" fromId="152" toId="45">
</dataflow>
<dataflow id="202" from="rbegin5" to="rend50" fromId="30" toId="45">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln191" fromId="179" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_181" to="specresourcelimit_ln191" fromId="181" toId="46">
</dataflow>
<dataflow id="206" from="empty_36" to="specresourcelimit_ln191" fromId="205" toId="46">
</dataflow>
<dataflow id="207" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="46">
</dataflow>
<dataflow id="208" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="46">
</dataflow>
<dataflow id="209" from="empty_48" to="specresourcelimit_ln191" fromId="185" toId="46">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecRegionEnd" to="rend48" fromId="189" toId="47">
</dataflow>
<dataflow id="211" from="empty_10" to="rend48" fromId="149" toId="47">
</dataflow>
<dataflow id="212" from="rbegin" to="rend48" fromId="29" toId="47">
</dataflow>
<dataflow id="213" from="select_ln182" to="add_ln183" fromId="24" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_135" to="add_ln183" fromId="135" toId="48">
</dataflow>
<dataflow id="215" from="add_ln182" to="store_ln183" fromId="19" toId="49">
</dataflow>
<dataflow id="216" from="indvar_flatten13" to="store_ln183" fromId="8" toId="49">
</dataflow>
<dataflow id="217" from="select_ln182_1" to="store_ln183" fromId="26" toId="50">
</dataflow>
<dataflow id="218" from="j_7" to="store_ln183" fromId="7" toId="50">
</dataflow>
<dataflow id="219" from="add_ln183" to="store_ln183" fromId="48" toId="51">
</dataflow>
<dataflow id="220" from="i" to="store_ln183" fromId="6" toId="51">
</dataflow>
<dataflow id="221" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="35" toId="53">
</dataflow>
<dataflow id="222" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="36" toId="54">
</dataflow>
<dataflow id="224" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="223" toId="55">
</dataflow>
<dataflow id="225" from="reg_file_2_0_load" to="val1" fromId="53" toId="55">
</dataflow>
<dataflow id="226" from="reg_file_2_1_load" to="val1" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="trunc_ln182" to="val1" fromId="28" toId="55">
</dataflow>
<dataflow id="228" from="val1" to="mul" fromId="55" toId="56">
</dataflow>
<dataflow id="229" from="val1" to="mul" fromId="55" toId="56">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="230" toId="57">
</dataflow>
<dataflow id="233" from="VITIS_LOOP_182_8_VITIS_LOOP_183_9_str" to="specloopname_ln0" fromId="232" toId="57">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="234" toId="58">
</dataflow>
<dataflow id="237" from="StgValue_236" to="empty" fromId="236" toId="58">
</dataflow>
<dataflow id="238" from="StgValue_236" to="empty" fromId="236" toId="58">
</dataflow>
<dataflow id="239" from="StgValue_236" to="empty" fromId="236" toId="58">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecPipeline" to="specpipeline_ln188" fromId="240" toId="59">
</dataflow>
<dataflow id="242" from="StgValue_82" to="specpipeline_ln188" fromId="82" toId="59">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specpipeline_ln188" fromId="243" toId="59">
</dataflow>
<dataflow id="245" from="StgValue_243" to="specpipeline_ln188" fromId="243" toId="59">
</dataflow>
<dataflow id="246" from="StgValue_243" to="specpipeline_ln188" fromId="243" toId="59">
</dataflow>
<dataflow id="247" from="empty_48" to="specpipeline_ln188" fromId="185" toId="59">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="230" toId="60">
</dataflow>
<dataflow id="250" from="empty_40" to="specloopname_ln132" fromId="249" toId="60">
</dataflow>
<dataflow id="251" from="val1" to="mul" fromId="55" toId="61">
</dataflow>
<dataflow id="252" from="val1" to="mul" fromId="55" toId="61">
</dataflow>
<dataflow id="253" from="mul" to="store_ln190" fromId="61" toId="62">
</dataflow>
<dataflow id="254" from="reg_file_6_0_addr" to="store_ln190" fromId="39" toId="62">
</dataflow>
<dataflow id="255" from="mul" to="store_ln190" fromId="61" toId="64">
</dataflow>
<dataflow id="256" from="reg_file_6_1_addr" to="store_ln190" fromId="40" toId="64">
</dataflow>
<dataflow id="257" from="icmp_ln182" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="258" from="trunc_ln182" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="259" from="icmp_ln182" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
