Analysis & Synthesis report for NIOS_SDRAM
Wed May 29 18:47:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated
 17. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated
 18. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated
 19. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 20. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated
 25. Source assignments for SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for SDRAM_NIOS:inst5|sdram_0:the_sdram_0
 28. Source assignments for SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
 29. Source assignments for SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch
 30. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 31. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 32. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 33. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 34. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 35. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 36. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 37. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 39. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 43. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0
 44. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
 45. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: pll1:inst1|altpll:altpll_component
 48. altsyncram Parameter Settings by Entity Instance
 49. scfifo Parameter Settings by Entity Instance
 50. altpll Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch"
 52. Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 53. Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 54. Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 55. Port Connectivity Checks: "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
 56. Port Connectivity Checks: "SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
 57. Port Connectivity Checks: "SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"
 58. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 59. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 60. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 61. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1"
 62. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
 63. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 64. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 65. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 66. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
 67. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
 68. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
 69. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
 70. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
 71. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
 72. Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 18:47:32 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; NIOS_SDRAM                                  ;
; Top-level Entity Name              ; NIOS_SDRAM                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,620                                       ;
;     Total combinational functions  ; 2,271                                       ;
;     Dedicated logic registers      ; 1,306                                       ;
; Total registers                    ; 1306                                        ;
; Total pins                         ; 78                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 19,456                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                            ; NIOS_SDRAM         ; NIOS_SDRAM         ;
; Family name                                                      ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; NIOS_SDRAM.bdf                                                     ; yes             ; User Block Diagram/Schematic File            ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/NIOS_SDRAM.bdf                                                     ;             ;
; sdram_nios.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd                                                     ;             ;
; led.vhd                                                            ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/led.vhd                                                            ;             ;
; cpu_0.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd                                                          ;             ;
; cpu_0_test_bench.vhd                                               ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_test_bench.vhd                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_hff1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_hff1.tdf                                             ;             ;
; cpu_0_rf_ram_a.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_rf_ram_a.mif                                                 ;             ;
; db/altsyncram_iff1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_iff1.tdf                                             ;             ;
; cpu_0_rf_ram_b.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_rf_ram_b.mif                                                 ;             ;
; db/altsyncram_u972.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_u972.tdf                                             ;             ;
; cpu_0_ociram_default_contents.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_ociram_default_contents.mif                                  ;             ;
; cpu_0_oci_test_bench.vhd                                           ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_oci_test_bench.vhd                                           ;             ;
; db/altsyncram_0a02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf                                             ;             ;
; cpu_0_jtag_debug_module_wrapper.vhd                                ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd                                ;             ;
; cpu_0_jtag_debug_module_tck.vhd                                    ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd                                    ;             ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;             ;
; cpu_0_jtag_debug_module_sysclk.vhd                                 ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_sysclk.vhd                                 ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; epcs_flash_controller_0.vhd                                        ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd                                        ;             ;
; db/altsyncram_r951.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_r951.tdf                                             ;             ;
; epcs_flash_controller_0_boot_rom_synth.hex                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0_boot_rom_synth.hex                         ;             ;
; jtag_uart.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd                                                      ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;             ;
; db/scfifo_kr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/scfifo_kr21.tdf                                                 ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_nio1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                               ;             ;
; sdram_0.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd                                                        ;             ;
; pll1.vhd                                                           ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd                                                           ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld068f8d15/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 2,620                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 2271                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 1237                                   ;
;     -- 3 input functions                    ; 728                                    ;
;     -- <=2 input functions                  ; 306                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 2124                                   ;
;     -- arithmetic mode                      ; 147                                    ;
;                                             ;                                        ;
; Total registers                             ; 1306                                   ;
;     -- Dedicated logic registers            ; 1306                                   ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 78                                     ;
; Total memory bits                           ; 19456                                  ;
;                                             ;                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
;                                             ;                                        ;
; Total PLLs                                  ; 1                                      ;
;     -- PLLs                                 ; 1                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; pll1:inst1|altpll:altpll_component|pll ;
; Maximum fan-out                             ; 1281                                   ;
; Total fan-out                               ; 14726                                  ;
; Average fan-out                             ; 3.74                                   ;
+---------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
; |NIOS_SDRAM                                                                                                                             ; 2271 (1)            ; 1306 (0)                  ; 19456       ; 0            ; 0       ; 0         ; 78   ; 0            ; |NIOS_SDRAM                                                                                                                                                                                                                                                                                                                                            ; NIOS_SDRAM                                                 ; work         ;
;    |SDRAM_NIOS:inst5|                                                                                                                   ; 2120 (0)            ; 1221 (0)                  ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5                                                                                                                                                                                                                                                                                                                           ; SDRAM_NIOS                                                 ; work         ;
;       |LED:the_LED|                                                                                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|LED:the_LED                                                                                                                                                                                                                                                                                                               ; LED                                                        ; work         ;
;       |LED_s1_arbitrator:the_LED_s1|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1                                                                                                                                                                                                                                                                                              ; LED_s1_arbitrator                                          ; work         ;
;       |SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch                                                                                                                                                                                                                                                ; SDRAM_NIOS_reset_clk_domain_synch_module                   ; work         ;
;       |cpu_0:the_cpu_0|                                                                                                                 ; 916 (669)           ; 500 (316)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                                                           ; cpu_0                                                      ; work         ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                          ; 247 (40)            ; 183 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                                                                       ; cpu_0_nios2_oci                                            ; work         ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                       ; 101 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                                                                   ; cpu_0_jtag_debug_module_wrapper                            ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                      ; 5 (5)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                                                                 ; cpu_0_jtag_debug_module_sysclk                             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                            ; altera_std_synchronizer                                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                            ; altera_std_synchronizer                                    ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                            ; 92 (92)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                                                                       ; cpu_0_jtag_debug_module_tck                                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                  ; altera_std_synchronizer                                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                   ; altera_std_synchronizer                                    ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                                                                ; sld_virtual_jtag_basic                                     ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                         ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                                                                     ; cpu_0_nios2_avalon_reg                                     ; work         ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                           ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                                                                       ; cpu_0_nios2_oci_break                                      ; work         ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                           ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                                                                       ; cpu_0_nios2_oci_debug                                      ; work         ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                 ; 52 (52)             ; 44 (44)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                                                             ; cpu_0_nios2_ocimem                                         ; work         ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                                                              ; cpu_0_ociram_lpm_dram_bdp_component_module                 ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                    ; altsyncram                                                 ; work         ;
;                      |altsyncram_u972:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated                                                                                     ; altsyncram_u972                                            ; work         ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                                                                        ; cpu_0_register_bank_a_module                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                                 ; work         ;
;                |altsyncram_hff1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated                                                                                                                                                                                               ; altsyncram_hff1                                            ; work         ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                                                                        ; cpu_0_register_bank_b_module                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                                 ; work         ;
;                |altsyncram_iff1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated                                                                                                                                                                                               ; altsyncram_iff1                                            ; work         ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                                                                     ; cpu_0_test_bench                                           ; work         ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                              ; 167 (167)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                                                                        ; cpu_0_data_master_arbitrator                               ; work         ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                ; 62 (62)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                                                                          ; cpu_0_instruction_master_arbitrator                        ; work         ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                  ; 53 (53)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                                                                            ; cpu_0_jtag_debug_module_arbitrator                         ; work         ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                                             ; 116 (9)             ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                                                                                                       ; epcs_flash_controller_0                                    ; work         ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                        ; altsyncram                                                 ; work         ;
;             |altsyncram_r951:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated                                                                                                                                                                                                         ; altsyncram_r951                                            ; work         ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                                  ; 107 (107)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                                                                                           ; epcs_flash_controller_0_sub                                ; work         ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                              ; 38 (38)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                                                                                                        ; epcs_flash_controller_0_epcs_control_port_arbitrator       ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                         ; 145 (41)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                   ; jtag_uart                                                  ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                ; 53 (53)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                          ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; jtag_uart_scfifo_r                                         ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                                                     ; work         ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                 ; scfifo_kr21                                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ; a_dpfifo_l011                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ; cntr_do7                                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ; altsyncram_nio1                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ; cntr_1ob                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ; cntr_1ob                                                   ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; jtag_uart_scfifo_w                                         ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                                                     ; work         ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                 ; scfifo_kr21                                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ; a_dpfifo_l011                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ; cntr_do7                                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ; altsyncram_nio1                                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ; cntr_1ob                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ; cntr_1ob                                                   ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                    ; jtag_uart_avalon_jtag_slave_arbitrator                     ; work         ;
;       |sdram_0:the_sdram_0|                                                                                                             ; 419 (368)           ; 243 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0                                                                                                                                                                                                                                                                                                       ; sdram_0                                                    ; work         ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                    ; 51 (51)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                                                                                             ; sdram_0_input_efifo_module                                 ; work         ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                            ; 114 (64)            ; 43 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                                                                                      ; sdram_0_s1_arbitrator                                      ; work         ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|                             ; 33 (33)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                                                                                                     ; rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module        ; work         ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|               ; 17 (17)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                                                                                                       ; rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module ; work         ;
;       |tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|                                                  ; 83 (83)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave                                                                                                                                                                                                                                            ; tri_state_bridge_0_avalon_slave_arbitrator                 ; work         ;
;    |pll1:inst1|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|pll1:inst1                                                                                                                                                                                                                                                                                                                                 ; pll1                                                       ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|pll1:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; cpu_0_ociram_default_contents.mif          ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_0_rf_ram_a.mif                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_0_rf_ram_b.mif                         ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; epcs_flash_controller_0_boot_rom_synth.hex ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_out                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_in_d1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 35                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[2..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ipending_reg[2..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                  ; Lost fanout                                                                                                                                                               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[2..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                ; Lost fanout                                                                                                                                                               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]               ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                    ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]              ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                   ; Merged with SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]              ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_tri_state_bridge_0_avalon_slave_end_xfer                                        ; Merged with SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_reasons_to_wait                                            ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_addr[0..3,6..11]                                                                                                                            ; Merged with SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_addr[12]                                                                                                               ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_epcs_flash_controller_0_epcs_control_port_end_xfer          ; Merged with SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_reasons_to_wait                        ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                ; Merged with SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                            ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[2,5,6,8]                                                                                                                               ; Merged with SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[1]                                                                                                                ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1 ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0 ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2 ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_next[2]                                                                                                                                     ; Merged with SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_next[0]                                                                                                                ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3 ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4 ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5 ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6        ; Merged with SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6 ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                             ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter[2] ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; Total Number of Removed Registers = 217                                                                                                                                            ;                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[6] ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0],          ;
;                                                                                                                                        ; due to stuck port data_in ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9],          ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34],         ;
;                                                                                                                                        ;                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]          ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break, ;
;                                                                                                                                        ; due to stuck port data_in ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[29]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[29]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[28]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[28]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[27]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[27]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[26]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[26]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[25]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[25]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[24]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[24]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[23]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[23]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[22]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[22]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[21]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[21]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[20]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[20]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[19]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[19]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[18]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[18]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[17]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[17]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[16]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[16]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[31]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[31]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[14]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[14]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[13]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[13]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[12]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[12]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[11]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[11]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[10]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[10]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[9]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[9]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[8]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[8]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[7]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[7]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[6]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[6]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[5]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[5]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[4]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[4]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[3]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[3]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[2]                                                                                      ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[2]                                                                                   ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[30]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[30]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state      ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg[15]                                                                                     ; Stuck at GND              ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_control_rd_data[15]                                                                                  ;
;                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1306  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 181   ;
; Number of registers using Asynchronous Clear ; 941   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 753   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|read_n_to_the_cfi_flash_0                                                                                                                                                                                                       ; 1       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|select_n_to_the_cfi_flash_0                                                                                                                                                                                                     ; 1       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|write_n_to_the_cfi_flash_0                                                                                                                                                                                                      ; 1       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_reg[0]                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|stateZero                                                                                                                                                                                      ; 1       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                                                                                                                                                                                                      ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_i_read                                                                                                                                                                                                                                                                                ; 17      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[24]                                                                                                                                                                                                                                                                                       ; 14      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[21]                                                                                                                                                                                                                                                                                       ; 5       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                                                                                                                                   ; 7       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                               ; 1       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[10]                                                                                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                                                                                                                                                        ; 21      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[0]                                                                                                                                                     ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                                                                  ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                                                                                ; 1       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                                                                                                                                                               ; 1       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_reg_firsttransfer                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                 ; 11      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                                   ; 1       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                                                              ; 1       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                 ; 10      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[0]                                                                                                                                                                                                                                                                                 ; 65      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                   ; 1       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                   ; 1       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                   ; 1       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                   ; 1       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[0]                                                                                                                                                                                                                                                                                  ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                                                                                                                                                                 ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                     ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                                                                                                                                                                        ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                                                                                                                                        ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 48                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[0]                                                                                                                                                                                                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[23]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_d_byteenable[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[19]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[14]                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[9]                                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[0]                                                                                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[4]                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[26]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[28]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[14]                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[25]                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[2]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[31]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[12]                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37]                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[34]                                                                                                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[8]                                                                                                                                      ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[19]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[2]                                                                                                                                                                                                                                                                                                          ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                                                                                                                                                                            ;
; 514:1              ; 9 bits    ; 3078 LEs      ; 0 LEs                ; 3078 LEs               ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_addr[4]                                                                                                                                                                                                                                                                                                      ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[12]                                                                                                                                                                                                                                                                                                          ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                                                                                                                                                                           ;
; 261:1              ; 7 bits    ; 1218 LEs      ; 21 LEs               ; 1197 LEs               ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[8]                                                                                                                                                                                                                                                                                                           ;
; 261:1              ; 34 bits   ; 5916 LEs      ; 0 LEs                ; 5916 LEs               ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_addr[19]                                                                                                                                                                                                                                                                                                     ;
; 517:1              ; 2 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                                                                                                          ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                                                                                                                                          ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                                                                                                                                                          ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[10]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                            ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[5]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_logic_result[13]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter_next_value[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter_next_value[0]                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cfgdout[23]                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_set_values[0]                                                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |NIOS_SDRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|sdram_0:the_sdram_0 ;
+----------------------+-------+------+-----------------------+
; Assignment           ; Value ; From ; To                    ;
+----------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[12]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]              ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0       ;
+----------------------+-------+------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                        ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[21]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[20]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[19]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[18]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[17]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[16]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[15]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[14]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[13]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[12]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[11]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[10]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[9]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[8]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[7]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[6]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[5]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[4]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[3]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[2]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[1]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[0]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash_0                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[7]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[6]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[5]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[4]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[3]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[2]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[1]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[7]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[6]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[5]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[4]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash_0~reg0                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0~reg0                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[21]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[20]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[19]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[18]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[17]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[16]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[15]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[14]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[13]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[12]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[11]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[10]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[9]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[8]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[7]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[6]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[5]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[4]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[3]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[2]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[1]~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[0]~reg0                                        ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                   ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                       ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                     ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hff1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                       ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                     ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_iff1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                  ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_u972                   ; Untyped                                                                                                                                                                                     ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0 ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                      ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; INIT_FILE      ; epcs_flash_controller_0_boot_rom.hex ; String                                                    ;
+----------------+--------------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                           ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                                        ;
; WIDTH_A                            ; 32                                         ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                                          ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                                        ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                        ;
; WIDTH_B                            ; 1                                          ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                        ;
; INIT_FILE                          ; epcs_flash_controller_0_boot_rom_synth.hex ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_r951                            ; Untyped                                                        ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_kr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_kr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK2              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; -2083             ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                           ;
; Entity Instance                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                    ;
; Entity Instance                           ; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                    ;
; Entity Instance                           ; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                         ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"                           ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                            ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; clocken1 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; q_a      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; q_b      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------+
; f_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                  ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 1221                        ;
;     CLR               ; 369                         ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 78                          ;
;     ENA               ; 257                         ;
;     ENA CLR           ; 395                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 23                          ;
;     SLD               ; 5                           ;
;     plain             ; 25                          ;
; cycloneiii_io_obuf    ; 47                          ;
; cycloneiii_lcell_comb ; 2123                        ;
;     arith             ; 139                         ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 47                          ;
;     normal            ; 1984                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 642                         ;
;         4 data inputs ; 1167                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.25                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 150                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 142                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 39                                       ;
;         4 data inputs ; 70                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.08                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 29 18:46:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file altera_europa_support.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file nios_sdram.bdf
    Info (12023): Found entity 1: NIOS_SDRAM
Info (12127): Elaborating entity "NIOS_SDRAM" for the top level hierarchy
Warning (12125): Using design file sdram_nios.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project
    Info (12022): Found design unit 1: LED_s1_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 59
    Info (12022): Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 310
    Info (12022): Found design unit 3: cpu_0_data_master_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 720
    Info (12022): Found design unit 4: cpu_0_instruction_master_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 956
    Info (12022): Found design unit 5: epcs_flash_controller_0_epcs_control_port_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1214
    Info (12022): Found design unit 6: jtag_uart_avalon_jtag_slave_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1595
    Info (12022): Found design unit 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1835
    Info (12022): Found design unit 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2209
    Info (12022): Found design unit 9: sdram_0_s1_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2612
    Info (12022): Found design unit 10: tri_state_bridge_0_avalon_slave_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3112
    Info (12022): Found design unit 11: tri_state_bridge_0_bridge_arbitrator-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3669
    Info (12022): Found design unit 12: SDRAM_NIOS_reset_clk_domain_synch_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3703
    Info (12022): Found design unit 13: SDRAM_NIOS-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3784
    Info (12022): Found design unit 14: cfi_flash_0_lane0_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 5157
    Info (12022): Found design unit 15: cfi_flash_0-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 5254
    Info (12023): Found entity 1: LED_s1_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 31
    Info (12023): Found entity 2: cpu_0_jtag_debug_module_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 269
    Info (12023): Found entity 3: cpu_0_data_master_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 651
    Info (12023): Found entity 4: cpu_0_instruction_master_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 911
    Info (12023): Found entity 5: epcs_flash_controller_0_epcs_control_port_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1172
    Info (12023): Found entity 6: jtag_uart_avalon_jtag_slave_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1558
    Info (12023): Found entity 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1815
    Info (12023): Found entity 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2189
    Info (12023): Found entity 9: sdram_0_s1_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2566
    Info (12023): Found entity 10: tri_state_bridge_0_avalon_slave_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3071
    Info (12023): Found entity 11: tri_state_bridge_0_bridge_arbitrator File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3665
    Info (12023): Found entity 12: SDRAM_NIOS_reset_clk_domain_synch_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3690
    Info (12023): Found entity 13: SDRAM_NIOS File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3748
    Info (12023): Found entity 14: cfi_flash_0_lane0_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 5141
    Info (12023): Found entity 15: cfi_flash_0 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 5240
Info (12128): Elaborating entity "SDRAM_NIOS" for hierarchy "SDRAM_NIOS:inst5"
Info (12128): Elaborating entity "LED_s1_arbitrator" for hierarchy "SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4425
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(52): used implicit default value for signal "cpu_0_data_master_read_data_valid_LED_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 52
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LED-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/led.vhd Line: 43
    Info (12023): Found entity 1: LED File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/led.vhd Line: 26
Info (12128): Elaborating entity "LED" for hierarchy "SDRAM_NIOS:inst5|LED:the_LED" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4450
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4464
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(289): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 289
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(293): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 293
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4502
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4568
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project
    Info (12022): Found design unit 1: cpu_0_register_bank_a_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 50
    Info (12022): Found design unit 2: cpu_0_register_bank_b_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 149
    Info (12022): Found design unit 3: cpu_0_nios2_oci_debug-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 253
    Info (12022): Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 371
    Info (12022): Found design unit 5: cpu_0_nios2_ocimem-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 509
    Info (12022): Found design unit 6: cpu_0_nios2_avalon_reg-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 670
    Info (12022): Found design unit 7: cpu_0_nios2_oci_break-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 774
    Info (12022): Found design unit 8: cpu_0_nios2_oci_xbrk-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1049
    Info (12022): Found design unit 9: cpu_0_nios2_oci_dbrk-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1257
    Info (12022): Found design unit 10: cpu_0_nios2_oci_itrace-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1419
    Info (12022): Found design unit 11: cpu_0_nios2_oci_td_mode-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1637
    Info (12022): Found design unit 12: cpu_0_nios2_oci_dtrace-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1722
    Info (12022): Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1820
    Info (12022): Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1898
    Info (12022): Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1947
    Info (12022): Found design unit 16: cpu_0_nios2_oci_fifo-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2008
    Info (12022): Found design unit 17: cpu_0_nios2_oci_pib-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2473
    Info (12022): Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2561
    Info (12022): Found design unit 19: cpu_0_nios2_oci_im-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2696
    Info (12022): Found design unit 20: cpu_0_nios2_performance_monitors-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2839
    Info (12022): Found design unit 21: cpu_0_nios2_oci-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2897
    Info (12022): Found design unit 22: cpu_0-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3656
    Info (12023): Found entity 1: cpu_0_register_bank_a_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 32
    Info (12023): Found entity 2: cpu_0_register_bank_b_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 131
    Info (12023): Found entity 3: cpu_0_nios2_oci_debug File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 224
    Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 346
    Info (12023): Found entity 5: cpu_0_nios2_ocimem File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 484
    Info (12023): Found entity 6: cpu_0_nios2_avalon_reg File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 645
    Info (12023): Found entity 7: cpu_0_nios2_oci_break File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 738
    Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1023
    Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1226
    Info (12023): Found entity 10: cpu_0_nios2_oci_itrace File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1395
    Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1626
    Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1702
    Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1807
    Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1885
    Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1933
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifo File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1984
    Info (12023): Found entity 17: cpu_0_nios2_oci_pib File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2458
    Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2537
    Info (12023): Found entity 19: cpu_0_nios2_oci_im File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2670
    Info (12023): Found entity 20: cpu_0_nios2_performance_monitors File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2835
    Info (12023): Found entity 21: cpu_0_nios2_oci File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2860
    Info (12023): Found entity 22: cpu_0 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3623
Info (12128): Elaborating entity "cpu_0" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4610
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4294): used implicit default value for signal "W_vinst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 4294
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4345): used implicit default value for signal "test_ending" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 4345
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_test_bench-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_test_bench.vhd Line: 78
    Info (12023): Found entity 1: cpu_0_test_bench File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_test_bench.vhd Line: 29
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 4371
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 4883
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 82
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 82
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf
    Info (12023): Found entity 1: altsyncram_hff1 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_hff1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hff1" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 4898
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 181
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 181
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 181
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf
    Info (12023): Found entity 1: altsyncram_iff1 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_iff1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iff1" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 5260
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3302
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3328
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 596
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 420
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 420
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 420
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf
    Info (12023): Found entity 1: altsyncram_u972 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_u972.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u972" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3350
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3372
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3405
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3428
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3456
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3477
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 1752
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3494
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2146
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2157
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2167
Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_oci_test_bench.vhd Line: 37
    Info (12023): Found entity 1: cpu_0_oci_test_bench File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_oci_test_bench.vhd Line: 26
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2178
Warning (12158): Entity "cpu_0_oci_test_bench" contains only dangling pins File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2178
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3515
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3527
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (10296): VHDL warning at cpu_0.vhd(2790): ignored assignment of value to null range File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2790
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2788
Warning (10296): VHDL warning at cpu_0.vhd(2539): ignored assignment of value to null range File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2539
Warning (10296): VHDL warning at cpu_0.vhd(2615): ignored assignment of value to null range File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2615
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2608
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2608
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 2608
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 71
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 26
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0.vhd Line: 3553
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(310): ignored assignment of value to null range File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 310
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd Line: 66
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd Line: 26
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 200
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd Line: 194
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd Line: 194
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_tck.vhd Line: 194
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_sysclk.vhd Line: 54
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_sysclk.vhd Line: 26
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 237
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 304
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 304
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/cpu_0_jtag_debug_module_wrapper.vhd Line: 304
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "epcs_flash_controller_0_epcs_control_port_arbitrator" for hierarchy "SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4640
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1192): used implicit default value for signal "cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1192
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1196): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1196
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file epcs_flash_controller_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: epcs_flash_controller_0_sub-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 71
    Info (12022): Found design unit 2: epcs_flash_controller_0-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 443
    Info (12023): Found entity 1: epcs_flash_controller_0_sub File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 46
    Info (12023): Found entity 2: epcs_flash_controller_0 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 415
Info (12128): Elaborating entity "epcs_flash_controller_0" for hierarchy "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4679
Info (12128): Elaborating entity "epcs_flash_controller_0_sub" for hierarchy "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 525
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 584
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 584
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/epcs_flash_controller_0.vhd Line: 584
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "epcs_flash_controller_0_boot_rom_synth.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r951.tdf
    Info (12023): Found entity 1: altsyncram_r951 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_r951.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r951" for hierarchy "SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4701
Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1577): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 1577
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 40
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 237
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 310
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 449
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 834
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 951
    Info (12022): Found design unit 7: jtag_uart-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1097
    Info (12023): Found entity 1: jtag_uart_log_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 29
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 221
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 292
    Info (12023): Found entity 4: jtag_uart_drom_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 430
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 818
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 932
    Info (12023): Found entity 7: jtag_uart File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1074
Info (12128): Elaborating entity "jtag_uart" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4735
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1199
Info (12128): Elaborating entity "scfifo" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 385
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 385
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 385
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf
    Info (12023): Found entity 1: scfifo_kr21 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/scfifo_kr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_kr21" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/scfifo_kr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1214
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1348
Info (12130): Elaborated megafunction instantiation "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1348
Info (12133): Instantiated megafunction "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/jtag_uart.vhd Line: 1348
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4753
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2814
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 2854
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: sdram_0_input_efifo_module-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd Line: 45
    Info (12022): Found design unit 2: sdram_0-europa File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd Line: 193
    Info (12023): Found entity 1: sdram_0_input_efifo_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd Line: 26
    Info (12023): Found entity 2: sdram_0 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd Line: 164
Info (12128): Elaborating entity "sdram_0" for hierarchy "SDRAM_NIOS:inst5|sdram_0:the_sdram_0" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4796
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_0.vhd Line: 292
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "tri_state_bridge_0_avalon_slave_arbitrator" for hierarchy "SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4822
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "SDRAM_NIOS_reset_clk_domain_synch_module" for hierarchy "SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 4860
Warning (12125): Using design file pll1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pll1-SYN File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd Line: 52
    Info (12023): Found entity 1: pll1 File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd Line: 42
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst1|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd Line: 137
Info (12130): Elaborated megafunction instantiation "pll1:inst1|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd Line: 137
Info (12133): Instantiated megafunction "pll1:inst1|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/pll1.vhd Line: 137
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "-2083"
    Info (12134): Parameter "compensate_clock" = "CLK2"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.29.18:47:06 Progress: Loading sld068f8d15/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/ip/sld068f8d15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 43
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 77
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 111
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 145
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 179
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 213
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 247
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 281
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 315
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 349
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 383
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 417
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 451
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 485
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 519
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 553
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 587
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 621
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 655
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 689
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 723
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 757
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 791
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 825
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 859
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 893
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 927
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 961
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 995
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1029
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1063
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1097
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1131
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1165
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1199
        Warning (14320): Synthesized away node "SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]" File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/db/altsyncram_0a02.tdf Line: 1233
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_WE" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_RAS" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_CAS" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_CLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_CS" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_AD[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_BA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_BA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_DQM[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SDR_DQM[0]" and its non-tri-state driver.
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SDR_CKE" is fed by VCC
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/FPGA_Cards/A-ESTF_V2_EP4CE22Board/E22_BGA_SDRAM_test/sdram_nios.vhd Line: 3104
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SDR_WE~synth"
    Warning (13010): Node "SDR_RAS~synth"
    Warning (13010): Node "SDR_CKE~synth"
    Warning (13010): Node "SDR_CAS~synth"
    Warning (13010): Node "SDR_CLK~synth"
    Warning (13010): Node "SDR_CS~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_AD~synth"
    Warning (13010): Node "SDR_BA~synth"
    Warning (13010): Node "SDR_BA~synth"
    Warning (13010): Node "SDR_DQM~synth"
    Warning (13010): Node "SDR_DQM~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3000 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 47 bidirectional pins
    Info (21061): Implemented 2772 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Wed May 29 18:47:32 2019
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:19


