{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700540095711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700540095712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:14:55 2023 " "Processing started: Tue Nov 21 11:14:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700540095712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700540095712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map MIPS_datapath -c MIPS_datapath --generate_functional_sim_netlist " "Command: quartus_map MIPS_datapath -c MIPS_datapath --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700540095712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700540096061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_datapath " "Found entity 1: MIPS_datapath" {  } { { "MIPS_datapath.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/MIPS_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(15) " "Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/ALU.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700540096113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extend " "Found entity 1: Sign_extend" {  } { { "Sign_extend.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/ALU_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsdatapath_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mipsdatapath_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPSdatapath_testbench " "Found entity 1: MIPSdatapath_testbench" {  } { { "MIPSdatapath_testbench.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/MIPSdatapath_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21_tb " "Found entity 1: MUX21_tb" {  } { { "MUX21_tb.v" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/MUX21_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register " "Elaborating entity \"Register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700540096164 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegMem " "RAM logic \"RegMem\" is uninferred due to asynchronous read logic" {  } { { "Register.v" "RegMem" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1700540096208 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1700540096208 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1024 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1024\"" {  } { { "Register.v" "RegMem~1024" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1025 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1025\"" {  } { { "Register.v" "RegMem~1025" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1026 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1026\"" {  } { { "Register.v" "RegMem~1026" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1027 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1027\"" {  } { { "Register.v" "RegMem~1027" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1028 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1028\"" {  } { { "Register.v" "RegMem~1028" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1029 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1029\"" {  } { { "Register.v" "RegMem~1029" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1030 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1030\"" {  } { { "Register.v" "RegMem~1030" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1031 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1031\"" {  } { { "Register.v" "RegMem~1031" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1032 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1032\"" {  } { { "Register.v" "RegMem~1032" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1033 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1033\"" {  } { { "Register.v" "RegMem~1033" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1034 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1034\"" {  } { { "Register.v" "RegMem~1034" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1035 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1035\"" {  } { { "Register.v" "RegMem~1035" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1036 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1036\"" {  } { { "Register.v" "RegMem~1036" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1037 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1037\"" {  } { { "Register.v" "RegMem~1037" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1038 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1038\"" {  } { { "Register.v" "RegMem~1038" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1039 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1039\"" {  } { { "Register.v" "RegMem~1039" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1040 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1040\"" {  } { { "Register.v" "RegMem~1040" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1041 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1041\"" {  } { { "Register.v" "RegMem~1041" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1042 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1042\"" {  } { { "Register.v" "RegMem~1042" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1043 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1043\"" {  } { { "Register.v" "RegMem~1043" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1044 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1044\"" {  } { { "Register.v" "RegMem~1044" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1045 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1045\"" {  } { { "Register.v" "RegMem~1045" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1046 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1046\"" {  } { { "Register.v" "RegMem~1046" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1047 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1047\"" {  } { { "Register.v" "RegMem~1047" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1048 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1048\"" {  } { { "Register.v" "RegMem~1048" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1049 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1049\"" {  } { { "Register.v" "RegMem~1049" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1050 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1050\"" {  } { { "Register.v" "RegMem~1050" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1051 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1051\"" {  } { { "Register.v" "RegMem~1051" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1052 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1052\"" {  } { { "Register.v" "RegMem~1052" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1053 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1053\"" {  } { { "Register.v" "RegMem~1053" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1054 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1054\"" {  } { { "Register.v" "RegMem~1054" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1055 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1055\"" {  } { { "Register.v" "RegMem~1055" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1056 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1056\"" {  } { { "Register.v" "RegMem~1056" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1057 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1057\"" {  } { { "Register.v" "RegMem~1057" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1058 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1058\"" {  } { { "Register.v" "RegMem~1058" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1059 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1059\"" {  } { { "Register.v" "RegMem~1059" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1060 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1060\"" {  } { { "Register.v" "RegMem~1060" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1061 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1061\"" {  } { { "Register.v" "RegMem~1061" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1062 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1062\"" {  } { { "Register.v" "RegMem~1062" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1063 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1063\"" {  } { { "Register.v" "RegMem~1063" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1064 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1064\"" {  } { { "Register.v" "RegMem~1064" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1065 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1065\"" {  } { { "Register.v" "RegMem~1065" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1066 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1066\"" {  } { { "Register.v" "RegMem~1066" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1067 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1067\"" {  } { { "Register.v" "RegMem~1067" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1068 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1068\"" {  } { { "Register.v" "RegMem~1068" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1069 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1069\"" {  } { { "Register.v" "RegMem~1069" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1070 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1070\"" {  } { { "Register.v" "RegMem~1070" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1071 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1071\"" {  } { { "Register.v" "RegMem~1071" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1072 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1072\"" {  } { { "Register.v" "RegMem~1072" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1073 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1073\"" {  } { { "Register.v" "RegMem~1073" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1074 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1074\"" {  } { { "Register.v" "RegMem~1074" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1075 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1075\"" {  } { { "Register.v" "RegMem~1075" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1076 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1076\"" {  } { { "Register.v" "RegMem~1076" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1077 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1077\"" {  } { { "Register.v" "RegMem~1077" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1078 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1078\"" {  } { { "Register.v" "RegMem~1078" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1079 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1079\"" {  } { { "Register.v" "RegMem~1079" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1080 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1080\"" {  } { { "Register.v" "RegMem~1080" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1081 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1081\"" {  } { { "Register.v" "RegMem~1081" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1082 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1082\"" {  } { { "Register.v" "RegMem~1082" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1083 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1083\"" {  } { { "Register.v" "RegMem~1083" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1084 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1084\"" {  } { { "Register.v" "RegMem~1084" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1085 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1085\"" {  } { { "Register.v" "RegMem~1085" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1086 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1086\"" {  } { { "Register.v" "RegMem~1086" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegMem~1087 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegMem~1087\"" {  } { { "Register.v" "RegMem~1087" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/Register.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700540096256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:RegMem_rtl_0 " "Elaborated megafunction instantiation \"lpm_mux:RegMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700540096307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:RegMem_rtl_0 " "Instantiated megafunction \"lpm_mux:RegMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700540096308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700540096308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700540096308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700540096308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700540096308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "D:/ComputerEngineer(70)/HK5(2023)/CE213-HDL(4)/PRACTICE/Lab45/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700540096369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700540096369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700540096882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:14:56 2023 " "Processing ended: Tue Nov 21 11:14:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700540096882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700540096882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700540096882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700540096882 ""}
