

================================================================
== Vitis HLS Report for 'separable_conv_2d_cl'
================================================================
* Date:           Mon Dec 11 23:02:13 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        sepconv2d_optimized_pipeline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.422 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_depthwise_conv_2d_cl_fu_140                           |depthwise_conv_2d_cl                           |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_separable_conv_2d_cl_Pipeline_VITIS_LOOP_51_1_fu_152  |separable_conv_2d_cl_Pipeline_VITIS_LOOP_51_1  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|     553|    598|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    145|    -|
|Register         |        -|    -|     123|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|     676|    743|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_depthwise_conv_2d_cl_fu_140                           |depthwise_conv_2d_cl                           |        0|  16|  257|  355|    0|
    |grp_separable_conv_2d_cl_Pipeline_VITIS_LOOP_51_1_fu_152  |separable_conv_2d_cl_Pipeline_VITIS_LOOP_51_1  |        0|  12|  296|  243|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|  28|  553|  598|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |depthwise_res_address0      |  14|          3|    4|         12|
    |depthwise_res_address1      |  14|          3|    4|         12|
    |depthwise_res_ce0           |  14|          3|    1|          3|
    |depthwise_res_ce1           |  14|          3|    1|          3|
    |depthwise_res_we0           |   9|          2|    1|          2|
    |depthwise_res_we1           |   9|          2|    1|          2|
    |pointwise_weights_address0  |  20|          4|    3|         12|
    |pointwise_weights_address1  |  20|          4|    3|         12|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 145|         30|   19|         64|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   5|   0|    5|          0|
    |grp_depthwise_conv_2d_cl_fu_140_ap_start_reg                           |   1|   0|    1|          0|
    |grp_separable_conv_2d_cl_Pipeline_VITIS_LOOP_51_1_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |pointwise_weights_load_1_reg_203                                       |  16|   0|   16|          0|
    |pointwise_weights_load_2_reg_223                                       |  16|   0|   16|          0|
    |pointwise_weights_load_3_reg_233                                       |  16|   0|   16|          0|
    |pointwise_weights_load_4_reg_258                                       |  16|   0|   16|          0|
    |pointwise_weights_load_5_reg_263                                       |  16|   0|   16|          0|
    |pointwise_weights_load_reg_198                                         |  16|   0|   16|          0|
    |shl_i_i27_i_i_175_i_reg_253                                            |  10|   0|   18|          8|
    |shl_i_i27_i_i_i_reg_248                                                |  10|   0|   18|          8|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 123|   0|  139|         16|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  separable_conv_2d_cl|  return value|
|data_address0               |  out|    5|   ap_memory|                  data|         array|
|data_ce0                    |  out|    1|   ap_memory|                  data|         array|
|data_q0                     |   in|    8|   ap_memory|                  data|         array|
|data_address1               |  out|    5|   ap_memory|                  data|         array|
|data_ce1                    |  out|    1|   ap_memory|                  data|         array|
|data_q1                     |   in|    8|   ap_memory|                  data|         array|
|depthwise_res_address0      |  out|    4|   ap_memory|         depthwise_res|         array|
|depthwise_res_ce0           |  out|    1|   ap_memory|         depthwise_res|         array|
|depthwise_res_we0           |  out|    1|   ap_memory|         depthwise_res|         array|
|depthwise_res_d0            |  out|   10|   ap_memory|         depthwise_res|         array|
|depthwise_res_q0            |   in|   10|   ap_memory|         depthwise_res|         array|
|depthwise_res_address1      |  out|    4|   ap_memory|         depthwise_res|         array|
|depthwise_res_ce1           |  out|    1|   ap_memory|         depthwise_res|         array|
|depthwise_res_we1           |  out|    1|   ap_memory|         depthwise_res|         array|
|depthwise_res_d1            |  out|   10|   ap_memory|         depthwise_res|         array|
|depthwise_res_q1            |   in|   10|   ap_memory|         depthwise_res|         array|
|res_address0                |  out|    3|   ap_memory|                   res|         array|
|res_ce0                     |  out|    1|   ap_memory|                   res|         array|
|res_we0                     |  out|    1|   ap_memory|                   res|         array|
|res_d0                      |  out|   10|   ap_memory|                   res|         array|
|res_address1                |  out|    3|   ap_memory|                   res|         array|
|res_ce1                     |  out|    1|   ap_memory|                   res|         array|
|res_we1                     |  out|    1|   ap_memory|                   res|         array|
|res_d1                      |  out|   10|   ap_memory|                   res|         array|
|depthwise_weights_address0  |  out|    4|   ap_memory|     depthwise_weights|         array|
|depthwise_weights_ce0       |  out|    1|   ap_memory|     depthwise_weights|         array|
|depthwise_weights_q0        |   in|   16|   ap_memory|     depthwise_weights|         array|
|depthwise_weights_address1  |  out|    4|   ap_memory|     depthwise_weights|         array|
|depthwise_weights_ce1       |  out|    1|   ap_memory|     depthwise_weights|         array|
|depthwise_weights_q1        |   in|   16|   ap_memory|     depthwise_weights|         array|
|pointwise_weights_address0  |  out|    3|   ap_memory|     pointwise_weights|         array|
|pointwise_weights_ce0       |  out|    1|   ap_memory|     pointwise_weights|         array|
|pointwise_weights_q0        |   in|   16|   ap_memory|     pointwise_weights|         array|
|pointwise_weights_address1  |  out|    3|   ap_memory|     pointwise_weights|         array|
|pointwise_weights_ce1       |  out|    1|   ap_memory|     pointwise_weights|         array|
|pointwise_weights_q1        |   in|   16|   ap_memory|     pointwise_weights|         array|
|depthwise_biases_address0   |  out|    2|   ap_memory|      depthwise_biases|         array|
|depthwise_biases_ce0        |  out|    1|   ap_memory|      depthwise_biases|         array|
|depthwise_biases_q0         |   in|   10|   ap_memory|      depthwise_biases|         array|
|pointwise_biases_address0   |  out|    1|   ap_memory|      pointwise_biases|         array|
|pointwise_biases_ce0        |  out|    1|   ap_memory|      pointwise_biases|         array|
|pointwise_biases_q0         |   in|   10|   ap_memory|      pointwise_biases|         array|
|pointwise_biases_address1   |  out|    1|   ap_memory|      pointwise_biases|         array|
|pointwise_biases_ce1        |  out|    1|   ap_memory|      pointwise_biases|         array|
|pointwise_biases_q1         |   in|   10|   ap_memory|      pointwise_biases|         array|
+----------------------------+-----+-----+------------+----------------------+--------------+

