============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 29 2017  03:23:01 pm
  Module:                 cur_dec
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area         Library      
-----------------------------------------------
INVXL            3   16.934    ac18_CORELIB_WC 
LOGIC1           1   14.112    ac18_CORELIB_WC 
NAND2XL          6   50.803    ac18_CORELIB_WC 
NOR2X3          16  180.634    ac18_CORELIB_WC 
OR2X3            2   28.224    ac18_CORELIB_WC 
-----------------------------------------------
total           28  290.707                    


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter         3  16.934    5.8 
logic           25 273.773   94.2 
----------------------------------
total           28 290.707  100.0 

