
mpu_conntest.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000005ec  00800100  00000c20  00000cb4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  008006ec  008006ec  000012a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000012a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000012d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00001310  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000020a4  00000000  00000000  000014a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e06  00000000  00000000  00003544  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f92  00000000  00000000  0000434a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000518  00000000  00000000  000052dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007ca  00000000  00000000  000057f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000019eb  00000000  00000000  00005fbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  000079a9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 f3 03 	jmp	0x7e6	; 0x7e6 <__vector_18>
  4c:	0c 94 1e 04 	jmp	0x83c	; 0x83c <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	16 e0       	ldi	r17, 0x06	; 6
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 e2       	ldi	r30, 0x20	; 32
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 3e       	cpi	r26, 0xEC	; 236
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	27 e0       	ldi	r18, 0x07	; 7
  8c:	ac ee       	ldi	r26, 0xEC	; 236
  8e:	b6 e0       	ldi	r27, 0x06	; 6
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 33       	cpi	r26, 0x31	; 49
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <main>
  9e:	0c 94 0e 06 	jmp	0xc1c	; 0xc1c <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <i2c_init>:
  a6:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  aa:	8c e0       	ldi	r24, 0x0C	; 12
  ac:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
  b0:	08 95       	ret

000000b2 <i2c_start>:
  b2:	94 ea       	ldi	r25, 0xA4	; 164
  b4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  b8:	4f ef       	ldi	r20, 0xFF	; 255
  ba:	50 e0       	ldi	r21, 0x00	; 0
  bc:	60 e0       	ldi	r22, 0x00	; 0
  be:	70 e0       	ldi	r23, 0x00	; 0
  c0:	ec eb       	ldi	r30, 0xBC	; 188
  c2:	f0 e0       	ldi	r31, 0x00	; 0
  c4:	90 81       	ld	r25, Z
  c6:	99 23       	and	r25, r25
  c8:	34 f0       	brlt	.+12     	; 0xd6 <i2c_start+0x24>
  ca:	41 50       	subi	r20, 0x01	; 1
  cc:	51 09       	sbc	r21, r1
  ce:	61 09       	sbc	r22, r1
  d0:	71 09       	sbc	r23, r1
  d2:	c0 f7       	brcc	.-16     	; 0xc4 <i2c_start+0x12>
  d4:	04 c0       	rjmp	.+8      	; 0xde <i2c_start+0x2c>
  d6:	45 2b       	or	r20, r21
  d8:	46 2b       	or	r20, r22
  da:	47 2b       	or	r20, r23
  dc:	41 f1       	breq	.+80     	; 0x12e <i2c_start+0x7c>
  de:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
  e2:	98 7f       	andi	r25, 0xF8	; 248
  e4:	98 30       	cpi	r25, 0x08	; 8
  e6:	11 f0       	breq	.+4      	; 0xec <i2c_start+0x3a>
  e8:	90 31       	cpi	r25, 0x10	; 16
  ea:	19 f5       	brne	.+70     	; 0x132 <i2c_start+0x80>
  ec:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
  f0:	84 e8       	ldi	r24, 0x84	; 132
  f2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  f6:	8f ef       	ldi	r24, 0xFF	; 255
  f8:	90 e0       	ldi	r25, 0x00	; 0
  fa:	a0 e0       	ldi	r26, 0x00	; 0
  fc:	b0 e0       	ldi	r27, 0x00	; 0
  fe:	ec eb       	ldi	r30, 0xBC	; 188
 100:	f0 e0       	ldi	r31, 0x00	; 0
 102:	20 81       	ld	r18, Z
 104:	22 23       	and	r18, r18
 106:	2c f0       	brlt	.+10     	; 0x112 <i2c_start+0x60>
 108:	01 97       	sbiw	r24, 0x01	; 1
 10a:	a1 09       	sbc	r26, r1
 10c:	b1 09       	sbc	r27, r1
 10e:	c8 f7       	brcc	.-14     	; 0x102 <i2c_start+0x50>
 110:	04 c0       	rjmp	.+8      	; 0x11a <i2c_start+0x68>
 112:	89 2b       	or	r24, r25
 114:	8a 2b       	or	r24, r26
 116:	8b 2b       	or	r24, r27
 118:	71 f0       	breq	.+28     	; 0x136 <i2c_start+0x84>
 11a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 11e:	98 7f       	andi	r25, 0xF8	; 248
 120:	98 31       	cpi	r25, 0x18	; 24
 122:	59 f0       	breq	.+22     	; 0x13a <i2c_start+0x88>
 124:	81 e0       	ldi	r24, 0x01	; 1
 126:	90 34       	cpi	r25, 0x40	; 64
 128:	49 f4       	brne	.+18     	; 0x13c <i2c_start+0x8a>
 12a:	80 e0       	ldi	r24, 0x00	; 0
 12c:	08 95       	ret
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	08 95       	ret
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	08 95       	ret
 136:	81 e0       	ldi	r24, 0x01	; 1
 138:	08 95       	ret
 13a:	80 e0       	ldi	r24, 0x00	; 0
 13c:	08 95       	ret

0000013e <i2c_stop>:
 13e:	84 e9       	ldi	r24, 0x94	; 148
 140:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 144:	80 e0       	ldi	r24, 0x00	; 0
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	ec eb       	ldi	r30, 0xBC	; 188
 14a:	f0 e0       	ldi	r31, 0x00	; 0
 14c:	20 81       	ld	r18, Z
 14e:	24 ff       	sbrs	r18, 4
 150:	05 c0       	rjmp	.+10     	; 0x15c <i2c_stop+0x1e>
 152:	01 96       	adiw	r24, 0x01	; 1
 154:	81 15       	cp	r24, r1
 156:	21 e0       	ldi	r18, 0x01	; 1
 158:	92 07       	cpc	r25, r18
 15a:	c1 f7       	brne	.-16     	; 0x14c <i2c_stop+0xe>
 15c:	08 95       	ret

0000015e <i2c_write>:
 15e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 162:	84 e8       	ldi	r24, 0x84	; 132
 164:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 168:	8f ef       	ldi	r24, 0xFF	; 255
 16a:	90 e0       	ldi	r25, 0x00	; 0
 16c:	a0 e0       	ldi	r26, 0x00	; 0
 16e:	b0 e0       	ldi	r27, 0x00	; 0
 170:	ec eb       	ldi	r30, 0xBC	; 188
 172:	f0 e0       	ldi	r31, 0x00	; 0
 174:	20 81       	ld	r18, Z
 176:	22 23       	and	r18, r18
 178:	2c f0       	brlt	.+10     	; 0x184 <i2c_write+0x26>
 17a:	01 97       	sbiw	r24, 0x01	; 1
 17c:	a1 09       	sbc	r26, r1
 17e:	b1 09       	sbc	r27, r1
 180:	c8 f7       	brcc	.-14     	; 0x174 <i2c_write+0x16>
 182:	04 c0       	rjmp	.+8      	; 0x18c <i2c_write+0x2e>
 184:	89 2b       	or	r24, r25
 186:	8a 2b       	or	r24, r26
 188:	8b 2b       	or	r24, r27
 18a:	41 f0       	breq	.+16     	; 0x19c <i2c_write+0x3e>
 18c:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 190:	98 7f       	andi	r25, 0xF8	; 248
 192:	81 e0       	ldi	r24, 0x01	; 1
 194:	98 32       	cpi	r25, 0x28	; 40
 196:	19 f4       	brne	.+6      	; 0x19e <i2c_write+0x40>
 198:	80 e0       	ldi	r24, 0x00	; 0
 19a:	08 95       	ret
 19c:	81 e0       	ldi	r24, 0x01	; 1
 19e:	08 95       	ret

000001a0 <i2c_readAck>:
 1a0:	84 ec       	ldi	r24, 0xC4	; 196
 1a2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 1a6:	8f ef       	ldi	r24, 0xFF	; 255
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	a0 e0       	ldi	r26, 0x00	; 0
 1ac:	b0 e0       	ldi	r27, 0x00	; 0
 1ae:	ec eb       	ldi	r30, 0xBC	; 188
 1b0:	f0 e0       	ldi	r31, 0x00	; 0
 1b2:	20 81       	ld	r18, Z
 1b4:	22 23       	and	r18, r18
 1b6:	2c f0       	brlt	.+10     	; 0x1c2 <i2c_readAck+0x22>
 1b8:	01 97       	sbiw	r24, 0x01	; 1
 1ba:	a1 09       	sbc	r26, r1
 1bc:	b1 09       	sbc	r27, r1
 1be:	c8 f7       	brcc	.-14     	; 0x1b2 <i2c_readAck+0x12>
 1c0:	04 c0       	rjmp	.+8      	; 0x1ca <i2c_readAck+0x2a>
 1c2:	89 2b       	or	r24, r25
 1c4:	8a 2b       	or	r24, r26
 1c6:	8b 2b       	or	r24, r27
 1c8:	19 f0       	breq	.+6      	; 0x1d0 <i2c_readAck+0x30>
 1ca:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 1ce:	08 95       	ret
 1d0:	80 e0       	ldi	r24, 0x00	; 0
 1d2:	08 95       	ret

000001d4 <i2c_readNak>:
 1d4:	84 e8       	ldi	r24, 0x84	; 132
 1d6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 1da:	8f ef       	ldi	r24, 0xFF	; 255
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	a0 e0       	ldi	r26, 0x00	; 0
 1e0:	b0 e0       	ldi	r27, 0x00	; 0
 1e2:	ec eb       	ldi	r30, 0xBC	; 188
 1e4:	f0 e0       	ldi	r31, 0x00	; 0
 1e6:	20 81       	ld	r18, Z
 1e8:	22 23       	and	r18, r18
 1ea:	2c f0       	brlt	.+10     	; 0x1f6 <i2c_readNak+0x22>
 1ec:	01 97       	sbiw	r24, 0x01	; 1
 1ee:	a1 09       	sbc	r26, r1
 1f0:	b1 09       	sbc	r27, r1
 1f2:	c8 f7       	brcc	.-14     	; 0x1e6 <i2c_readNak+0x12>
 1f4:	04 c0       	rjmp	.+8      	; 0x1fe <i2c_readNak+0x2a>
 1f6:	89 2b       	or	r24, r25
 1f8:	8a 2b       	or	r24, r26
 1fa:	8b 2b       	or	r24, r27
 1fc:	19 f0       	breq	.+6      	; 0x204 <i2c_readNak+0x30>
 1fe:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 202:	08 95       	ret
 204:	80 e0       	ldi	r24, 0x00	; 0
 206:	08 95       	ret

00000208 <getAcc>:
	return (double)(ret)/MPU6050_AGAIN; //Konverterar till g?
}

void drawPixel(int16_t x, int16_t y){//, int16_t color){
	//void drawPixel(int16_t x, int16_t y, int16_t color){
	buffer[x+(y/8)*128] |= (1 << (y & 7));
 208:	cf 93       	push	r28
 20a:	df 93       	push	r29
 20c:	c8 2f       	mov	r28, r24
 20e:	80 ed       	ldi	r24, 0xD0	; 208
 210:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
 214:	8c 2f       	mov	r24, r28
 216:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
 21a:	83 e0       	ldi	r24, 0x03	; 3
 21c:	8a 95       	dec	r24
 21e:	f1 f7       	brne	.-4      	; 0x21c <getAcc+0x14>
 220:	00 00       	nop
 222:	81 ed       	ldi	r24, 0xD1	; 209
 224:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
 228:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <i2c_readAck>
 22c:	d8 2f       	mov	r29, r24
 22e:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <i2c_readNak>
 232:	c8 2f       	mov	r28, r24
 234:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
 238:	6c 2f       	mov	r22, r28
 23a:	70 e0       	ldi	r23, 0x00	; 0
 23c:	7d 2b       	or	r23, r29
 23e:	07 2e       	mov	r0, r23
 240:	00 0c       	add	r0, r0
 242:	88 0b       	sbc	r24, r24
 244:	99 0b       	sbc	r25, r25
 246:	0e 94 b7 04 	call	0x96e	; 0x96e <__floatsisf>
 24a:	20 e0       	ldi	r18, 0x00	; 0
 24c:	30 e0       	ldi	r19, 0x00	; 0
 24e:	40 e8       	ldi	r20, 0x80	; 128
 250:	58 e3       	ldi	r21, 0x38	; 56
 252:	0e 94 48 05 	call	0xa90	; 0xa90 <__mulsf3>
 256:	df 91       	pop	r29
 258:	cf 91       	pop	r28
 25a:	08 95       	ret

0000025c <clearBuffer>:
}

void clearBuffer(uint8_t *buff){
	memset(buff, 0, ((128 * 64)/8));
 25c:	20 e0       	ldi	r18, 0x00	; 0
 25e:	34 e0       	ldi	r19, 0x04	; 4
 260:	fc 01       	movw	r30, r24
 262:	a9 01       	movw	r20, r18
 264:	11 92       	st	Z+, r1
 266:	41 50       	subi	r20, 0x01	; 1
 268:	50 40       	sbci	r21, 0x00	; 0
 26a:	e1 f7       	brne	.-8      	; 0x264 <clearBuffer+0x8>
 26c:	08 95       	ret

0000026e <drawBuffer>:
}

void drawBuffer(uint8_t column_address, uint8_t page_address, uint8_t *buff){
 26e:	8f 92       	push	r8
 270:	9f 92       	push	r9
 272:	af 92       	push	r10
 274:	bf 92       	push	r11
 276:	cf 92       	push	r12
 278:	df 92       	push	r13
 27a:	ef 92       	push	r14
 27c:	ff 92       	push	r15
 27e:	0f 93       	push	r16
 280:	1f 93       	push	r17
 282:	cf 93       	push	r28
 284:	df 93       	push	r29
 286:	6a 01       	movw	r12, r20
	i2c_write(0x21);        // column address
 288:	81 e2       	ldi	r24, 0x21	; 33
 28a:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
	i2c_write(0);           // column start address (0 = reset)
 28e:	80 e0       	ldi	r24, 0x00	; 0
 290:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
	i2c_write(127);         // column end addres (127 = reset)
 294:	8f e7       	ldi	r24, 0x7F	; 127
 296:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

	i2c_write(0x22);        // page address
 29a:	82 e2       	ldi	r24, 0x22	; 34
 29c:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
	i2c_write(0);           // page start address (0 = reset);
 2a0:	80 e0       	ldi	r24, 0x00	; 0
 2a2:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
	i2c_write(7);           // page end address
 2a6:	87 e0       	ldi	r24, 0x07	; 7
 2a8:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

	uint8_t twbrbackup = TWBR;
 2ac:	e8 eb       	ldi	r30, 0xB8	; 184
 2ae:	f0 e0       	ldi	r31, 0x00	; 0
 2b0:	80 80       	ld	r8, Z
	TWBR = 12;
 2b2:	8c e0       	ldi	r24, 0x0C	; 12
 2b4:	80 83       	st	Z, r24

	for (uint16_t i=0; i<((128*64)/8); i++){
 2b6:	e1 2c       	mov	r14, r1
 2b8:	f1 2c       	mov	r15, r1
			i2c_write(buff[i]);
			i++;
			}
			i--;
			i2c_stop();
			TWBR = twbrbackup;
 2ba:	0f 2e       	mov	r0, r31
 2bc:	f8 eb       	ldi	r31, 0xB8	; 184
 2be:	af 2e       	mov	r10, r31
 2c0:	b1 2c       	mov	r11, r1
 2c2:	f0 2d       	mov	r31, r0
	for (uint16_t i=0; i<((128*64)/8); i++){
		unsigned char ret = i2c_start(DevSSD1306+I2C_WRITE);   // set device address and write mode
		if ( ret ) {
			/* failed to issue start condition, possibly no device found */
			i2c_stop();
			PORTB=0xff;                            // activate all 8 LED to show error */
 2c4:	99 24       	eor	r9, r9
 2c6:	9a 94       	dec	r9

	uint8_t twbrbackup = TWBR;
	TWBR = 12;

	for (uint16_t i=0; i<((128*64)/8); i++){
		unsigned char ret = i2c_start(DevSSD1306+I2C_WRITE);   // set device address and write mode
 2c8:	88 e7       	ldi	r24, 0x78	; 120
 2ca:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
		if ( ret ) {
 2ce:	88 23       	and	r24, r24
 2d0:	21 f0       	breq	.+8      	; 0x2da <drawBuffer+0x6c>
			/* failed to issue start condition, possibly no device found */
			i2c_stop();
 2d2:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
			PORTB=0xff;                            // activate all 8 LED to show error */
 2d6:	95 b8       	out	0x05, r9	; 5
 2d8:	18 c0       	rjmp	.+48     	; 0x30a <drawBuffer+0x9c>
			}
			else {
			i2c_write(0x40);                        // set display RAM display start line register
 2da:	80 e4       	ldi	r24, 0x40	; 64
 2dc:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
 2e0:	e6 01       	movw	r28, r12
 2e2:	ce 0d       	add	r28, r14
 2e4:	df 1d       	adc	r29, r15
 2e6:	87 01       	movw	r16, r14
 2e8:	00 5f       	subi	r16, 0xF0	; 240
 2ea:	1f 4f       	sbci	r17, 0xFF	; 255
 2ec:	0c 0d       	add	r16, r12
 2ee:	1d 1d       	adc	r17, r13
			for (uint8_t x=0; x<16; x++){
			i2c_write(buff[i]);
 2f0:	89 91       	ld	r24, Y+
 2f2:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
			i2c_stop();
			PORTB=0xff;                            // activate all 8 LED to show error */
			}
			else {
			i2c_write(0x40);                        // set display RAM display start line register
			for (uint8_t x=0; x<16; x++){
 2f6:	c0 17       	cp	r28, r16
 2f8:	d1 07       	cpc	r29, r17
 2fa:	d1 f7       	brne	.-12     	; 0x2f0 <drawBuffer+0x82>
			i2c_write(buff[i]);
			i++;
			}
			i--;
 2fc:	8f e0       	ldi	r24, 0x0F	; 15
 2fe:	e8 0e       	add	r14, r24
 300:	f1 1c       	adc	r15, r1
			i2c_stop();
 302:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
			TWBR = twbrbackup;
 306:	f5 01       	movw	r30, r10
 308:	80 82       	st	Z, r8
	i2c_write(7);           // page end address

	uint8_t twbrbackup = TWBR;
	TWBR = 12;

	for (uint16_t i=0; i<((128*64)/8); i++){
 30a:	ff ef       	ldi	r31, 0xFF	; 255
 30c:	ef 1a       	sub	r14, r31
 30e:	ff 0a       	sbc	r15, r31
 310:	e1 14       	cp	r14, r1
 312:	84 e0       	ldi	r24, 0x04	; 4
 314:	f8 06       	cpc	r15, r24
 316:	c0 f2       	brcs	.-80     	; 0x2c8 <drawBuffer+0x5a>
			i--;
			i2c_stop();
			TWBR = twbrbackup;
			}
			}
			}
 318:	df 91       	pop	r29
 31a:	cf 91       	pop	r28
 31c:	1f 91       	pop	r17
 31e:	0f 91       	pop	r16
 320:	ff 90       	pop	r15
 322:	ef 90       	pop	r14
 324:	df 90       	pop	r13
 326:	cf 90       	pop	r12
 328:	bf 90       	pop	r11
 32a:	af 90       	pop	r10
 32c:	9f 90       	pop	r9
 32e:	8f 90       	pop	r8
 330:	08 95       	ret

00000332 <lcd_draw_char>:

			void lcd_draw_char(unsigned char column, unsigned char page, unsigned char letter, uint8_t *buff){
 332:	50 e0       	ldi	r21, 0x00	; 0
 334:	fa 01       	movw	r30, r20
 336:	ee 0f       	add	r30, r30
 338:	ff 1f       	adc	r31, r31
 33a:	ee 0f       	add	r30, r30
 33c:	ff 1f       	adc	r31, r31
 33e:	4e 0f       	add	r20, r30
 340:	5f 1f       	adc	r21, r31
 342:	fa 01       	movw	r30, r20
 344:	e0 5a       	subi	r30, 0xA0	; 160
 346:	fb 4f       	sbci	r31, 0xFB	; 251
			uint8_t ascii_offset = 32;
			for(uint8_t i=0; i<5; i++){
			buff[i+((page*128)+column)] = Ascii_1[letter-ascii_offset][i];
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	40 e8       	ldi	r20, 0x80	; 128
 34c:	64 9f       	mul	r22, r20
 34e:	80 0d       	add	r24, r0
 350:	91 1d       	adc	r25, r1
 352:	11 24       	eor	r1, r1
 354:	d9 01       	movw	r26, r18
 356:	a8 0f       	add	r26, r24
 358:	b9 1f       	adc	r27, r25
 35a:	05 96       	adiw	r24, 0x05	; 5
 35c:	28 0f       	add	r18, r24
 35e:	39 1f       	adc	r19, r25
 360:	81 91       	ld	r24, Z+
 362:	8d 93       	st	X+, r24
			}
			}

			void lcd_draw_char(unsigned char column, unsigned char page, unsigned char letter, uint8_t *buff){
			uint8_t ascii_offset = 32;
			for(uint8_t i=0; i<5; i++){
 364:	a2 17       	cp	r26, r18
 366:	b3 07       	cpc	r27, r19
 368:	d9 f7       	brne	.-10     	; 0x360 <lcd_draw_char+0x2e>
			buff[i+((page*128)+column)] = Ascii_1[letter-ascii_offset][i];
			}
			}
 36a:	08 95       	ret

0000036c <lcd_draw_string>:
			void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff){
 36c:	ef 92       	push	r14
 36e:	ff 92       	push	r15
 370:	0f 93       	push	r16
 372:	1f 93       	push	r17
 374:	cf 93       	push	r28
 376:	df 93       	push	r29
 378:	fa 01       	movw	r30, r20
			uint8_t i = 0;
			while(string[0] != 0){
 37a:	40 81       	ld	r20, Z
 37c:	44 23       	and	r20, r20
 37e:	89 f0       	breq	.+34     	; 0x3a2 <lcd_draw_string+0x36>
 380:	79 01       	movw	r14, r18
 382:	8f 01       	movw	r16, r30
 384:	d6 2f       	mov	r29, r22
 386:	0f 5f       	subi	r16, 0xFF	; 255
 388:	1f 4f       	sbci	r17, 0xFF	; 255
 38a:	c8 2f       	mov	r28, r24
			lcd_draw_char(column+(5*i), page, (string[0]), buff);
 38c:	97 01       	movw	r18, r14
 38e:	6d 2f       	mov	r22, r29
 390:	8c 2f       	mov	r24, r28
 392:	0e 94 99 01 	call	0x332	; 0x332 <lcd_draw_char>
			buff[i+((page*128)+column)] = Ascii_1[letter-ascii_offset][i];
			}
			}
			void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff){
			uint8_t i = 0;
			while(string[0] != 0){
 396:	f8 01       	movw	r30, r16
 398:	41 91       	ld	r20, Z+
 39a:	8f 01       	movw	r16, r30
 39c:	cb 5f       	subi	r28, 0xFB	; 251
 39e:	41 11       	cpse	r20, r1
 3a0:	f5 cf       	rjmp	.-22     	; 0x38c <lcd_draw_string+0x20>
			lcd_draw_char(column+(5*i), page, (string[0]), buff);
			string++;
			i++;
			}
			}
 3a2:	df 91       	pop	r29
 3a4:	cf 91       	pop	r28
 3a6:	1f 91       	pop	r17
 3a8:	0f 91       	pop	r16
 3aa:	ff 90       	pop	r15
 3ac:	ef 90       	pop	r14
 3ae:	08 95       	ret

000003b0 <main>:
void drawPixel(int16_t x, int16_t y);
void clearBuffer(uint8_t *buff);
void drawBuffer(uint8_t column_address, uint8_t page_address, uint8_t *buff);
void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff);

int main(void) {
 3b0:	cf 93       	push	r28
 3b2:	df 93       	push	r29
 3b4:	00 d0       	rcall	.+0      	; 0x3b6 <main+0x6>
 3b6:	00 d0       	rcall	.+0      	; 0x3b8 <main+0x8>
 3b8:	cd b7       	in	r28, 0x3d	; 61
 3ba:	de b7       	in	r29, 0x3e	; 62
	/*	 Pin output för PB0	*/
	//DDRB = PB0;
	/*	 Init interrupt	*/
	sei();
 3bc:	78 94       	sei
	/*	 Init MPU 6050	*/
	mpu6050_init();
 3be:	0e 94 c2 03 	call	0x784	; 0x784 <mpu6050_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c2:	83 ed       	ldi	r24, 0xD3	; 211
 3c4:	90 e3       	ldi	r25, 0x30	; 48
 3c6:	01 97       	sbiw	r24, 0x01	; 1
 3c8:	f1 f7       	brne	.-4      	; 0x3c6 <main+0x16>
 3ca:	00 c0       	rjmp	.+0      	; 0x3cc <main+0x1c>
 3cc:	00 00       	nop
	//PORTB = 0x00;                              // (LED's low & off)

	//i2c_init();                                // init I2C interface

	/* write 0x75 to eeprom address 0x05 (Byte Write) */
	ret = i2c_start(DevSSD1306+I2C_WRITE);       // set device address and write mode
 3ce:	88 e7       	ldi	r24, 0x78	; 120
 3d0:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
	if ( ret ) {
 3d4:	88 23       	and	r24, r24
 3d6:	69 f0       	breq	.+26     	; 0x3f2 <main+0x42>
		/* failed to issue start condition, possibly no device found */
		i2c_stop();
 3d8:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
		PORTB=0xff;                            // activate all 8 LED to show error */
 3dc:	8f ef       	ldi	r24, 0xFF	; 255
 3de:	85 b9       	out	0x05, r24	; 5
void drawPixel(int16_t x, int16_t y);
void clearBuffer(uint8_t *buff);
void drawBuffer(uint8_t column_address, uint8_t page_address, uint8_t *buff);
void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff);

int main(void) {
 3e0:	00 e0       	ldi	r16, 0x00	; 0
 3e2:	10 e0       	ldi	r17, 0x00	; 0
		if(combinedAcc > 2.0){
			/*	 Tänd LED i en sekund	*/
			//PORTB |= (1<<PB0);
			steps++;

			char strSteps[4] = "0000";
 3e4:	0f 2e       	mov	r0, r31
 3e6:	f0 e3       	ldi	r31, 0x30	; 48
 3e8:	8f 2e       	mov	r8, r31
 3ea:	98 2c       	mov	r9, r8
 3ec:	54 01       	movw	r10, r8
 3ee:	f0 2d       	mov	r31, r0
 3f0:	6c c0       	rjmp	.+216    	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
		PORTB=0xff;                            // activate all 8 LED to show error */
		}
		else {
		/* issuing start condition ok, device accessible */
		// Init sequence for 128x64 OLED module
		i2c_write(0xAE);                    // Display Off
 3f2:	8e ea       	ldi	r24, 0xAE	; 174
 3f4:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0x00 | 0x0);            // low col = 0
 3f8:	80 e0       	ldi	r24, 0x00	; 0
 3fa:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x10 | 0x0);           // hi col = 0
 3fe:	80 e1       	ldi	r24, 0x10	; 16
 400:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x40 | 0x0);            // line #0
 404:	80 e4       	ldi	r24, 0x40	; 64
 406:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0x81);                   // Set Contrast 0x81
 40a:	81 e8       	ldi	r24, 0x81	; 129
 40c:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xCF);
 410:	8f ec       	ldi	r24, 0xCF	; 207
 412:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		// flips display
		i2c_write(0xA1);                    // Segremap - 0xA1
 416:	81 ea       	ldi	r24, 0xA1	; 161
 418:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xC8);                    // COMSCAN DEC 0xC8 C0
 41c:	88 ec       	ldi	r24, 0xC8	; 200
 41e:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xA6);                    // Normal Display 0xA6 (Invert A7)
 422:	86 ea       	ldi	r24, 0xA6	; 166
 424:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xA4);                // DISPLAY ALL ON RESUME - 0xA4
 428:	84 ea       	ldi	r24, 0xA4	; 164
 42a:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xA8);                    // Set Multiplex 0xA8
 42e:	88 ea       	ldi	r24, 0xA8	; 168
 430:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x3F);                    // 1/64 Duty Cycle
 434:	8f e3       	ldi	r24, 0x3F	; 63
 436:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xD3);                    // Set Display Offset 0xD3
 43a:	83 ed       	ldi	r24, 0xD3	; 211
 43c:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x0);                     // no offset
 440:	80 e0       	ldi	r24, 0x00	; 0
 442:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xD5);                    // Set Display Clk Div 0xD5
 446:	85 ed       	ldi	r24, 0xD5	; 213
 448:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x80);                    // Recommneded resistor ratio 0x80
 44c:	80 e8       	ldi	r24, 0x80	; 128
 44e:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xD9);                  // Set Precharge 0xd9
 452:	89 ed       	ldi	r24, 0xD9	; 217
 454:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xF1);
 458:	81 ef       	ldi	r24, 0xF1	; 241
 45a:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xDA);                    // Set COM Pins0xDA
 45e:	8a ed       	ldi	r24, 0xDA	; 218
 460:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x12);
 464:	82 e1       	ldi	r24, 0x12	; 18
 466:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0xDB);                 // Set VCOM Detect - 0xDB
 46a:	8b ed       	ldi	r24, 0xDB	; 219
 46c:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x40);
 470:	80 e4       	ldi	r24, 0x40	; 64
 472:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0x20);                    // Set Memory Addressing Mode
 476:	80 e2       	ldi	r24, 0x20	; 32
 478:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x00);                    // 0x00 - Horizontal
 47c:	80 e0       	ldi	r24, 0x00	; 0
 47e:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0x40 | 0x0);              // Set start line at line 0 - 0x40
 482:	80 e4       	ldi	r24, 0x40	; 64
 484:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>

		i2c_write(0x8D);                    // Charge Pump -0x8D
 488:	8d e8       	ldi	r24, 0x8D	; 141
 48a:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0x14);
 48e:	84 e1       	ldi	r24, 0x14	; 20
 490:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>


		i2c_write(0xA4);              //--turn on all pixels - A5. Regular mode A4
 494:	84 ea       	ldi	r24, 0xA4	; 164
 496:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		i2c_write(0xAF);                //--turn on oled panel - AF
 49a:	8f ea       	ldi	r24, 0xAF	; 175
 49c:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
		//drawBuffer(0,0,buffer);
		//_delay_ms(1000);
		clearBuffer(buffer);
 4a0:	80 e0       	ldi	r24, 0x00	; 0
 4a2:	91 e0       	ldi	r25, 0x01	; 1
 4a4:	0e 94 2e 01 	call	0x25c	; 0x25c <clearBuffer>
		////lcd_draw_char(10, 2, 'B', buffer);
		lcd_draw_string(50, 5, "JOHAN!", buffer);
 4a8:	20 e0       	ldi	r18, 0x00	; 0
 4aa:	31 e0       	ldi	r19, 0x01	; 1
 4ac:	45 ee       	ldi	r20, 0xE5	; 229
 4ae:	56 e0       	ldi	r21, 0x06	; 6
 4b0:	65 e0       	ldi	r22, 0x05	; 5
 4b2:	82 e3       	ldi	r24, 0x32	; 50
 4b4:	0e 94 b6 01 	call	0x36c	; 0x36c <lcd_draw_string>
		//lcd_draw_string(10, 7, "Elegant Circuits", buffer);
		drawBuffer(0,0, buffer);
 4b8:	40 e0       	ldi	r20, 0x00	; 0
 4ba:	51 e0       	ldi	r21, 0x01	; 1
 4bc:	60 e0       	ldi	r22, 0x00	; 0
 4be:	80 e0       	ldi	r24, 0x00	; 0
 4c0:	0e 94 37 01 	call	0x26e	; 0x26e <drawBuffer>
		i2c_stop();
 4c4:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
 4c8:	8b cf       	rjmp	.-234    	; 0x3e0 <main+0x30>
		}

	while(1) {
		double combinedAcc = fabs(getAcc(X)) + fabs(getAcc(Y)) + fabs(getAcc(Z));
 4ca:	8b e3       	ldi	r24, 0x3B	; 59
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	0e 94 04 01 	call	0x208	; 0x208 <getAcc>
 4d2:	6b 01       	movw	r12, r22
 4d4:	7c 01       	movw	r14, r24
 4d6:	8d e3       	ldi	r24, 0x3D	; 61
 4d8:	90 e0       	ldi	r25, 0x00	; 0
 4da:	0e 94 04 01 	call	0x208	; 0x208 <getAcc>
 4de:	e8 94       	clt
 4e0:	f7 f8       	bld	r15, 7
 4e2:	9b 01       	movw	r18, r22
 4e4:	ac 01       	movw	r20, r24
 4e6:	5f 77       	andi	r21, 0x7F	; 127
 4e8:	c7 01       	movw	r24, r14
 4ea:	b6 01       	movw	r22, r12
 4ec:	0e 94 49 04 	call	0x892	; 0x892 <__addsf3>
 4f0:	6b 01       	movw	r12, r22
 4f2:	7c 01       	movw	r14, r24
 4f4:	8f e3       	ldi	r24, 0x3F	; 63
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	0e 94 04 01 	call	0x208	; 0x208 <getAcc>
 4fc:	9b 01       	movw	r18, r22
 4fe:	ac 01       	movw	r20, r24
 500:	5f 77       	andi	r21, 0x7F	; 127
 502:	c7 01       	movw	r24, r14
 504:	b6 01       	movw	r22, r12
 506:	0e 94 49 04 	call	0x892	; 0x892 <__addsf3>
		if(combinedAcc > 2.0){
 50a:	20 e0       	ldi	r18, 0x00	; 0
 50c:	30 e0       	ldi	r19, 0x00	; 0
 50e:	40 e0       	ldi	r20, 0x00	; 0
 510:	50 e4       	ldi	r21, 0x40	; 64
 512:	0e 94 43 05 	call	0xa86	; 0xa86 <__gesf2>
 516:	18 16       	cp	r1, r24
 518:	c4 f6       	brge	.-80     	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
			/*	 Tänd LED i en sekund	*/
			//PORTB |= (1<<PB0);
			steps++;
 51a:	0f 5f       	subi	r16, 0xFF	; 255
 51c:	1f 4f       	sbci	r17, 0xFF	; 255

			char strSteps[4] = "0000";
 51e:	89 82       	std	Y+1, r8	; 0x01
 520:	9a 82       	std	Y+2, r9	; 0x02
 522:	ab 82       	std	Y+3, r10	; 0x03
 524:	bc 82       	std	Y+4, r11	; 0x04
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 526:	44 e0       	ldi	r20, 0x04	; 4
 528:	be 01       	movw	r22, r28
 52a:	6f 5f       	subi	r22, 0xFF	; 255
 52c:	7f 4f       	sbci	r23, 0xFF	; 255
 52e:	c8 01       	movw	r24, r16
 530:	0e 94 d9 05 	call	0xbb2	; 0xbb2 <__itoa_ncheck>
			itoa(steps, strSteps, 4);
			clearBuffer(buffer);
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	91 e0       	ldi	r25, 0x01	; 1
 538:	0e 94 2e 01 	call	0x25c	; 0x25c <clearBuffer>
			lcd_draw_string(50, 5, strSteps, buffer);
 53c:	20 e0       	ldi	r18, 0x00	; 0
 53e:	31 e0       	ldi	r19, 0x01	; 1
 540:	ae 01       	movw	r20, r28
 542:	4f 5f       	subi	r20, 0xFF	; 255
 544:	5f 4f       	sbci	r21, 0xFF	; 255
 546:	65 e0       	ldi	r22, 0x05	; 5
 548:	82 e3       	ldi	r24, 0x32	; 50
 54a:	0e 94 b6 01 	call	0x36c	; 0x36c <lcd_draw_string>
			drawBuffer(0,0, buffer);
 54e:	40 e0       	ldi	r20, 0x00	; 0
 550:	51 e0       	ldi	r21, 0x01	; 1
 552:	60 e0       	ldi	r22, 0x00	; 0
 554:	80 e0       	ldi	r24, 0x00	; 0
 556:	0e 94 37 01 	call	0x26e	; 0x26e <drawBuffer>
			i2c_stop();
 55a:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
 55e:	9f e3       	ldi	r25, 0x3F	; 63
 560:	2d e0       	ldi	r18, 0x0D	; 13
 562:	83 e0       	ldi	r24, 0x03	; 3
 564:	91 50       	subi	r25, 0x01	; 1
 566:	20 40       	sbci	r18, 0x00	; 0
 568:	80 40       	sbci	r24, 0x00	; 0
 56a:	e1 f7       	brne	.-8      	; 0x564 <__LOCK_REGION_LENGTH__+0x164>
 56c:	00 c0       	rjmp	.+0      	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
 56e:	00 00       	nop
 570:	ac cf       	rjmp	.-168    	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>

00000572 <mpu6050_readBytes>:
 572:	af 92       	push	r10
 574:	bf 92       	push	r11
 576:	df 92       	push	r13
 578:	ef 92       	push	r14
 57a:	ff 92       	push	r15
 57c:	0f 93       	push	r16
 57e:	1f 93       	push	r17
 580:	cf 93       	push	r28
 582:	df 93       	push	r29
 584:	66 23       	and	r22, r22
 586:	b9 f1       	breq	.+110    	; 0x5f6 <mpu6050_readBytes+0x84>
 588:	c5 2f       	mov	r28, r21
 58a:	d4 2f       	mov	r29, r20
 58c:	d6 2e       	mov	r13, r22
 58e:	18 2f       	mov	r17, r24
 590:	80 ed       	ldi	r24, 0xD0	; 208
 592:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
 596:	81 2f       	mov	r24, r17
 598:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
 59c:	83 e0       	ldi	r24, 0x03	; 3
 59e:	8a 95       	dec	r24
 5a0:	f1 f7       	brne	.-4      	; 0x59e <mpu6050_readBytes+0x2c>
 5a2:	00 00       	nop
 5a4:	81 ed       	ldi	r24, 0xD1	; 209
 5a6:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
 5aa:	0d 2f       	mov	r16, r29
 5ac:	1c 2f       	mov	r17, r28
 5ae:	ee 24       	eor	r14, r14
 5b0:	ea 94       	dec	r14
 5b2:	ed 0c       	add	r14, r13
 5b4:	f1 2c       	mov	r15, r1
 5b6:	ef ef       	ldi	r30, 0xFF	; 255
 5b8:	ee 1a       	sub	r14, r30
 5ba:	fe 0a       	sbc	r15, r30
 5bc:	c0 e0       	ldi	r28, 0x00	; 0
 5be:	d0 e0       	ldi	r29, 0x00	; 0
 5c0:	ad 2c       	mov	r10, r13
 5c2:	b1 2c       	mov	r11, r1
 5c4:	f1 e0       	ldi	r31, 0x01	; 1
 5c6:	af 1a       	sub	r10, r31
 5c8:	b1 08       	sbc	r11, r1
 5ca:	ca 15       	cp	r28, r10
 5cc:	db 05       	cpc	r29, r11
 5ce:	29 f4       	brne	.+10     	; 0x5da <mpu6050_readBytes+0x68>
 5d0:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <i2c_readNak>
 5d4:	f8 01       	movw	r30, r16
 5d6:	80 83       	st	Z, r24
 5d8:	04 c0       	rjmp	.+8      	; 0x5e2 <mpu6050_readBytes+0x70>
 5da:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <i2c_readAck>
 5de:	f8 01       	movw	r30, r16
 5e0:	80 83       	st	Z, r24
 5e2:	21 96       	adiw	r28, 0x01	; 1
 5e4:	0f 5f       	subi	r16, 0xFF	; 255
 5e6:	1f 4f       	sbci	r17, 0xFF	; 255
 5e8:	ce 15       	cp	r28, r14
 5ea:	df 05       	cpc	r29, r15
 5ec:	71 f7       	brne	.-36     	; 0x5ca <mpu6050_readBytes+0x58>
 5ee:	cd 2d       	mov	r28, r13
 5f0:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
 5f4:	01 c0       	rjmp	.+2      	; 0x5f8 <mpu6050_readBytes+0x86>
 5f6:	c0 e0       	ldi	r28, 0x00	; 0
 5f8:	8c 2f       	mov	r24, r28
 5fa:	df 91       	pop	r29
 5fc:	cf 91       	pop	r28
 5fe:	1f 91       	pop	r17
 600:	0f 91       	pop	r16
 602:	ff 90       	pop	r15
 604:	ef 90       	pop	r14
 606:	df 90       	pop	r13
 608:	bf 90       	pop	r11
 60a:	af 90       	pop	r10
 60c:	08 95       	ret

0000060e <mpu6050_readByte>:
 60e:	ab 01       	movw	r20, r22
 610:	61 e0       	ldi	r22, 0x01	; 1
 612:	0e 94 b9 02 	call	0x572	; 0x572 <mpu6050_readBytes>
 616:	08 95       	ret

00000618 <mpu6050_writeBytes>:
 618:	ef 92       	push	r14
 61a:	ff 92       	push	r15
 61c:	0f 93       	push	r16
 61e:	1f 93       	push	r17
 620:	cf 93       	push	r28
 622:	df 93       	push	r29
 624:	66 23       	and	r22, r22
 626:	d1 f0       	breq	.+52     	; 0x65c <mpu6050_writeBytes+0x44>
 628:	7a 01       	movw	r14, r20
 62a:	16 2f       	mov	r17, r22
 62c:	c8 2f       	mov	r28, r24
 62e:	80 ed       	ldi	r24, 0xD0	; 208
 630:	0e 94 59 00 	call	0xb2	; 0xb2 <i2c_start>
 634:	8c 2f       	mov	r24, r28
 636:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
 63a:	e7 01       	movw	r28, r14
 63c:	6f ef       	ldi	r22, 0xFF	; 255
 63e:	61 0f       	add	r22, r17
 640:	06 2f       	mov	r16, r22
 642:	10 e0       	ldi	r17, 0x00	; 0
 644:	0f 5f       	subi	r16, 0xFF	; 255
 646:	1f 4f       	sbci	r17, 0xFF	; 255
 648:	0e 0d       	add	r16, r14
 64a:	1f 1d       	adc	r17, r15
 64c:	89 91       	ld	r24, Y+
 64e:	0e 94 af 00 	call	0x15e	; 0x15e <i2c_write>
 652:	c0 17       	cp	r28, r16
 654:	d1 07       	cpc	r29, r17
 656:	d1 f7       	brne	.-12     	; 0x64c <mpu6050_writeBytes+0x34>
 658:	0e 94 9f 00 	call	0x13e	; 0x13e <i2c_stop>
 65c:	df 91       	pop	r29
 65e:	cf 91       	pop	r28
 660:	1f 91       	pop	r17
 662:	0f 91       	pop	r16
 664:	ff 90       	pop	r15
 666:	ef 90       	pop	r14
 668:	08 95       	ret

0000066a <mpu6050_writeByte>:
 66a:	cf 93       	push	r28
 66c:	df 93       	push	r29
 66e:	1f 92       	push	r1
 670:	cd b7       	in	r28, 0x3d	; 61
 672:	de b7       	in	r29, 0x3e	; 62
 674:	69 83       	std	Y+1, r22	; 0x01
 676:	ae 01       	movw	r20, r28
 678:	4f 5f       	subi	r20, 0xFF	; 255
 67a:	5f 4f       	sbci	r21, 0xFF	; 255
 67c:	61 e0       	ldi	r22, 0x01	; 1
 67e:	0e 94 0c 03 	call	0x618	; 0x618 <mpu6050_writeBytes>
 682:	0f 90       	pop	r0
 684:	df 91       	pop	r29
 686:	cf 91       	pop	r28
 688:	08 95       	ret

0000068a <mpu6050_writeBits>:
 68a:	ef 92       	push	r14
 68c:	ff 92       	push	r15
 68e:	0f 93       	push	r16
 690:	1f 93       	push	r17
 692:	cf 93       	push	r28
 694:	df 93       	push	r29
 696:	1f 92       	push	r1
 698:	cd b7       	in	r28, 0x3d	; 61
 69a:	de b7       	in	r29, 0x3e	; 62
 69c:	44 23       	and	r20, r20
 69e:	89 f1       	breq	.+98     	; 0x702 <mpu6050_writeBits+0x78>
 6a0:	f2 2e       	mov	r15, r18
 6a2:	14 2f       	mov	r17, r20
 6a4:	06 2f       	mov	r16, r22
 6a6:	e8 2e       	mov	r14, r24
 6a8:	19 82       	std	Y+1, r1	; 0x01
 6aa:	be 01       	movw	r22, r28
 6ac:	6f 5f       	subi	r22, 0xFF	; 255
 6ae:	7f 4f       	sbci	r23, 0xFF	; 255
 6b0:	0e 94 07 03 	call	0x60e	; 0x60e <mpu6050_readByte>
 6b4:	88 23       	and	r24, r24
 6b6:	29 f1       	breq	.+74     	; 0x702 <mpu6050_writeBits+0x78>
 6b8:	40 2f       	mov	r20, r16
 6ba:	50 e0       	ldi	r21, 0x00	; 0
 6bc:	41 1b       	sub	r20, r17
 6be:	51 09       	sbc	r21, r1
 6c0:	4f 5f       	subi	r20, 0xFF	; 255
 6c2:	5f 4f       	sbci	r21, 0xFF	; 255
 6c4:	81 e0       	ldi	r24, 0x01	; 1
 6c6:	90 e0       	ldi	r25, 0x00	; 0
 6c8:	02 c0       	rjmp	.+4      	; 0x6ce <mpu6050_writeBits+0x44>
 6ca:	88 0f       	add	r24, r24
 6cc:	99 1f       	adc	r25, r25
 6ce:	1a 95       	dec	r17
 6d0:	e2 f7       	brpl	.-8      	; 0x6ca <mpu6050_writeBits+0x40>
 6d2:	01 97       	sbiw	r24, 0x01	; 1
 6d4:	04 2e       	mov	r0, r20
 6d6:	02 c0       	rjmp	.+4      	; 0x6dc <mpu6050_writeBits+0x52>
 6d8:	88 0f       	add	r24, r24
 6da:	99 1f       	adc	r25, r25
 6dc:	0a 94       	dec	r0
 6de:	e2 f7       	brpl	.-8      	; 0x6d8 <mpu6050_writeBits+0x4e>
 6e0:	2f 2d       	mov	r18, r15
 6e2:	30 e0       	ldi	r19, 0x00	; 0
 6e4:	02 c0       	rjmp	.+4      	; 0x6ea <mpu6050_writeBits+0x60>
 6e6:	22 0f       	add	r18, r18
 6e8:	33 1f       	adc	r19, r19
 6ea:	4a 95       	dec	r20
 6ec:	e2 f7       	brpl	.-8      	; 0x6e6 <mpu6050_writeBits+0x5c>
 6ee:	68 2f       	mov	r22, r24
 6f0:	60 95       	com	r22
 6f2:	99 81       	ldd	r25, Y+1	; 0x01
 6f4:	69 23       	and	r22, r25
 6f6:	82 23       	and	r24, r18
 6f8:	68 2b       	or	r22, r24
 6fa:	69 83       	std	Y+1, r22	; 0x01
 6fc:	8e 2d       	mov	r24, r14
 6fe:	0e 94 35 03 	call	0x66a	; 0x66a <mpu6050_writeByte>
 702:	0f 90       	pop	r0
 704:	df 91       	pop	r29
 706:	cf 91       	pop	r28
 708:	1f 91       	pop	r17
 70a:	0f 91       	pop	r16
 70c:	ff 90       	pop	r15
 70e:	ef 90       	pop	r14
 710:	08 95       	ret

00000712 <mpu6050_writeBit>:
 712:	ff 92       	push	r15
 714:	0f 93       	push	r16
 716:	1f 93       	push	r17
 718:	cf 93       	push	r28
 71a:	df 93       	push	r29
 71c:	1f 92       	push	r1
 71e:	cd b7       	in	r28, 0x3d	; 61
 720:	de b7       	in	r29, 0x3e	; 62
 722:	18 2f       	mov	r17, r24
 724:	06 2f       	mov	r16, r22
 726:	f4 2e       	mov	r15, r20
 728:	be 01       	movw	r22, r28
 72a:	6f 5f       	subi	r22, 0xFF	; 255
 72c:	7f 4f       	sbci	r23, 0xFF	; 255
 72e:	0e 94 07 03 	call	0x60e	; 0x60e <mpu6050_readByte>
 732:	ff 20       	and	r15, r15
 734:	59 f0       	breq	.+22     	; 0x74c <mpu6050_writeBit+0x3a>
 736:	21 e0       	ldi	r18, 0x01	; 1
 738:	30 e0       	ldi	r19, 0x00	; 0
 73a:	b9 01       	movw	r22, r18
 73c:	02 c0       	rjmp	.+4      	; 0x742 <mpu6050_writeBit+0x30>
 73e:	66 0f       	add	r22, r22
 740:	77 1f       	adc	r23, r23
 742:	0a 95       	dec	r16
 744:	e2 f7       	brpl	.-8      	; 0x73e <mpu6050_writeBit+0x2c>
 746:	89 81       	ldd	r24, Y+1	; 0x01
 748:	68 2b       	or	r22, r24
 74a:	0b c0       	rjmp	.+22     	; 0x762 <mpu6050_writeBit+0x50>
 74c:	21 e0       	ldi	r18, 0x01	; 1
 74e:	30 e0       	ldi	r19, 0x00	; 0
 750:	b9 01       	movw	r22, r18
 752:	02 c0       	rjmp	.+4      	; 0x758 <mpu6050_writeBit+0x46>
 754:	66 0f       	add	r22, r22
 756:	77 1f       	adc	r23, r23
 758:	0a 95       	dec	r16
 75a:	e2 f7       	brpl	.-8      	; 0x754 <mpu6050_writeBit+0x42>
 75c:	60 95       	com	r22
 75e:	99 81       	ldd	r25, Y+1	; 0x01
 760:	69 23       	and	r22, r25
 762:	69 83       	std	Y+1, r22	; 0x01
 764:	81 2f       	mov	r24, r17
 766:	0e 94 35 03 	call	0x66a	; 0x66a <mpu6050_writeByte>
 76a:	0f 90       	pop	r0
 76c:	df 91       	pop	r29
 76e:	cf 91       	pop	r28
 770:	1f 91       	pop	r17
 772:	0f 91       	pop	r16
 774:	ff 90       	pop	r15
 776:	08 95       	ret

00000778 <mpu6050_setSleepDisabled>:
 778:	40 e0       	ldi	r20, 0x00	; 0
 77a:	66 e0       	ldi	r22, 0x06	; 6
 77c:	8b e6       	ldi	r24, 0x6B	; 107
 77e:	0e 94 89 03 	call	0x712	; 0x712 <mpu6050_writeBit>
 782:	08 95       	ret

00000784 <mpu6050_init>:
 784:	0e 94 53 00 	call	0xa6	; 0xa6 <i2c_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 788:	83 e0       	ldi	r24, 0x03	; 3
 78a:	8a 95       	dec	r24
 78c:	f1 f7       	brne	.-4      	; 0x78a <mpu6050_init+0x6>
 78e:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 790:	87 ea       	ldi	r24, 0xA7	; 167
 792:	91 e6       	ldi	r25, 0x61	; 97
 794:	01 97       	sbiw	r24, 0x01	; 1
 796:	f1 f7       	brne	.-4      	; 0x794 <mpu6050_init+0x10>
 798:	00 c0       	rjmp	.+0      	; 0x79a <mpu6050_init+0x16>
 79a:	00 00       	nop
 79c:	0e 94 bc 03 	call	0x778	; 0x778 <mpu6050_setSleepDisabled>
 7a0:	83 ec       	ldi	r24, 0xC3	; 195
 7a2:	99 e0       	ldi	r25, 0x09	; 9
 7a4:	01 97       	sbiw	r24, 0x01	; 1
 7a6:	f1 f7       	brne	.-4      	; 0x7a4 <mpu6050_init+0x20>
 7a8:	00 c0       	rjmp	.+0      	; 0x7aa <mpu6050_init+0x26>
 7aa:	00 00       	nop
 7ac:	21 e0       	ldi	r18, 0x01	; 1
 7ae:	43 e0       	ldi	r20, 0x03	; 3
 7b0:	62 e0       	ldi	r22, 0x02	; 2
 7b2:	8b e6       	ldi	r24, 0x6B	; 107
 7b4:	0e 94 45 03 	call	0x68a	; 0x68a <mpu6050_writeBits>
 7b8:	23 e0       	ldi	r18, 0x03	; 3
 7ba:	43 e0       	ldi	r20, 0x03	; 3
 7bc:	62 e0       	ldi	r22, 0x02	; 2
 7be:	8a e1       	ldi	r24, 0x1A	; 26
 7c0:	0e 94 45 03 	call	0x68a	; 0x68a <mpu6050_writeBits>
 7c4:	64 e0       	ldi	r22, 0x04	; 4
 7c6:	89 e1       	ldi	r24, 0x19	; 25
 7c8:	0e 94 35 03 	call	0x66a	; 0x66a <mpu6050_writeByte>
 7cc:	23 e0       	ldi	r18, 0x03	; 3
 7ce:	42 e0       	ldi	r20, 0x02	; 2
 7d0:	64 e0       	ldi	r22, 0x04	; 4
 7d2:	8b e1       	ldi	r24, 0x1B	; 27
 7d4:	0e 94 45 03 	call	0x68a	; 0x68a <mpu6050_writeBits>
 7d8:	20 e0       	ldi	r18, 0x00	; 0
 7da:	42 e0       	ldi	r20, 0x02	; 2
 7dc:	64 e0       	ldi	r22, 0x04	; 4
 7de:	8c e1       	ldi	r24, 0x1C	; 28
 7e0:	0e 94 45 03 	call	0x68a	; 0x68a <mpu6050_writeBits>
 7e4:	08 95       	ret

000007e6 <__vector_18>:
 7e6:	1f 92       	push	r1
 7e8:	0f 92       	push	r0
 7ea:	0f b6       	in	r0, 0x3f	; 63
 7ec:	0f 92       	push	r0
 7ee:	11 24       	eor	r1, r1
 7f0:	2f 93       	push	r18
 7f2:	8f 93       	push	r24
 7f4:	9f 93       	push	r25
 7f6:	ef 93       	push	r30
 7f8:	ff 93       	push	r31
 7fa:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
 7fe:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 802:	88 71       	andi	r24, 0x18	; 24
 804:	e0 91 ee 06 	lds	r30, 0x06EE	; 0x8006ee <UART_RxHead>
 808:	ef 5f       	subi	r30, 0xFF	; 255
 80a:	ef 71       	andi	r30, 0x1F	; 31
 80c:	90 91 ed 06 	lds	r25, 0x06ED	; 0x8006ed <UART_RxTail>
 810:	e9 17       	cp	r30, r25
 812:	39 f0       	breq	.+14     	; 0x822 <__vector_18+0x3c>
 814:	e0 93 ee 06 	sts	0x06EE, r30	; 0x8006ee <UART_RxHead>
 818:	f0 e0       	ldi	r31, 0x00	; 0
 81a:	ef 50       	subi	r30, 0x0F	; 15
 81c:	f9 4f       	sbci	r31, 0xF9	; 249
 81e:	20 83       	st	Z, r18
 820:	01 c0       	rjmp	.+2      	; 0x824 <__vector_18+0x3e>
 822:	82 e0       	ldi	r24, 0x02	; 2
 824:	80 93 ec 06 	sts	0x06EC, r24	; 0x8006ec <__data_end>
 828:	ff 91       	pop	r31
 82a:	ef 91       	pop	r30
 82c:	9f 91       	pop	r25
 82e:	8f 91       	pop	r24
 830:	2f 91       	pop	r18
 832:	0f 90       	pop	r0
 834:	0f be       	out	0x3f, r0	; 63
 836:	0f 90       	pop	r0
 838:	1f 90       	pop	r1
 83a:	18 95       	reti

0000083c <__vector_19>:
 83c:	1f 92       	push	r1
 83e:	0f 92       	push	r0
 840:	0f b6       	in	r0, 0x3f	; 63
 842:	0f 92       	push	r0
 844:	11 24       	eor	r1, r1
 846:	8f 93       	push	r24
 848:	9f 93       	push	r25
 84a:	ef 93       	push	r30
 84c:	ff 93       	push	r31
 84e:	90 91 f0 06 	lds	r25, 0x06F0	; 0x8006f0 <UART_TxHead>
 852:	80 91 ef 06 	lds	r24, 0x06EF	; 0x8006ef <UART_TxTail>
 856:	98 17       	cp	r25, r24
 858:	69 f0       	breq	.+26     	; 0x874 <__vector_19+0x38>
 85a:	e0 91 ef 06 	lds	r30, 0x06EF	; 0x8006ef <UART_TxTail>
 85e:	ef 5f       	subi	r30, 0xFF	; 255
 860:	ef 71       	andi	r30, 0x1F	; 31
 862:	e0 93 ef 06 	sts	0x06EF, r30	; 0x8006ef <UART_TxTail>
 866:	f0 e0       	ldi	r31, 0x00	; 0
 868:	ef 5e       	subi	r30, 0xEF	; 239
 86a:	f8 4f       	sbci	r31, 0xF8	; 248
 86c:	80 81       	ld	r24, Z
 86e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 872:	05 c0       	rjmp	.+10     	; 0x87e <__vector_19+0x42>
 874:	e1 ec       	ldi	r30, 0xC1	; 193
 876:	f0 e0       	ldi	r31, 0x00	; 0
 878:	80 81       	ld	r24, Z
 87a:	8f 7d       	andi	r24, 0xDF	; 223
 87c:	80 83       	st	Z, r24
 87e:	ff 91       	pop	r31
 880:	ef 91       	pop	r30
 882:	9f 91       	pop	r25
 884:	8f 91       	pop	r24
 886:	0f 90       	pop	r0
 888:	0f be       	out	0x3f, r0	; 63
 88a:	0f 90       	pop	r0
 88c:	1f 90       	pop	r1
 88e:	18 95       	reti

00000890 <__subsf3>:
 890:	50 58       	subi	r21, 0x80	; 128

00000892 <__addsf3>:
 892:	bb 27       	eor	r27, r27
 894:	aa 27       	eor	r26, r26
 896:	0e 94 60 04 	call	0x8c0	; 0x8c0 <__addsf3x>
 89a:	0c 94 09 05 	jmp	0xa12	; 0xa12 <__fp_round>
 89e:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <__fp_pscA>
 8a2:	38 f0       	brcs	.+14     	; 0x8b2 <__addsf3+0x20>
 8a4:	0e 94 02 05 	call	0xa04	; 0xa04 <__fp_pscB>
 8a8:	20 f0       	brcs	.+8      	; 0x8b2 <__addsf3+0x20>
 8aa:	39 f4       	brne	.+14     	; 0x8ba <__addsf3+0x28>
 8ac:	9f 3f       	cpi	r25, 0xFF	; 255
 8ae:	19 f4       	brne	.+6      	; 0x8b6 <__addsf3+0x24>
 8b0:	26 f4       	brtc	.+8      	; 0x8ba <__addsf3+0x28>
 8b2:	0c 94 f8 04 	jmp	0x9f0	; 0x9f0 <__fp_nan>
 8b6:	0e f4       	brtc	.+2      	; 0x8ba <__addsf3+0x28>
 8b8:	e0 95       	com	r30
 8ba:	e7 fb       	bst	r30, 7
 8bc:	0c 94 f2 04 	jmp	0x9e4	; 0x9e4 <__fp_inf>

000008c0 <__addsf3x>:
 8c0:	e9 2f       	mov	r30, r25
 8c2:	0e 94 1a 05 	call	0xa34	; 0xa34 <__fp_split3>
 8c6:	58 f3       	brcs	.-42     	; 0x89e <__addsf3+0xc>
 8c8:	ba 17       	cp	r27, r26
 8ca:	62 07       	cpc	r22, r18
 8cc:	73 07       	cpc	r23, r19
 8ce:	84 07       	cpc	r24, r20
 8d0:	95 07       	cpc	r25, r21
 8d2:	20 f0       	brcs	.+8      	; 0x8dc <__addsf3x+0x1c>
 8d4:	79 f4       	brne	.+30     	; 0x8f4 <__addsf3x+0x34>
 8d6:	a6 f5       	brtc	.+104    	; 0x940 <__stack+0x41>
 8d8:	0c 94 3c 05 	jmp	0xa78	; 0xa78 <__fp_zero>
 8dc:	0e f4       	brtc	.+2      	; 0x8e0 <__addsf3x+0x20>
 8de:	e0 95       	com	r30
 8e0:	0b 2e       	mov	r0, r27
 8e2:	ba 2f       	mov	r27, r26
 8e4:	a0 2d       	mov	r26, r0
 8e6:	0b 01       	movw	r0, r22
 8e8:	b9 01       	movw	r22, r18
 8ea:	90 01       	movw	r18, r0
 8ec:	0c 01       	movw	r0, r24
 8ee:	ca 01       	movw	r24, r20
 8f0:	a0 01       	movw	r20, r0
 8f2:	11 24       	eor	r1, r1
 8f4:	ff 27       	eor	r31, r31
 8f6:	59 1b       	sub	r21, r25
 8f8:	99 f0       	breq	.+38     	; 0x920 <__stack+0x21>
 8fa:	59 3f       	cpi	r21, 0xF9	; 249
 8fc:	50 f4       	brcc	.+20     	; 0x912 <__stack+0x13>
 8fe:	50 3e       	cpi	r21, 0xE0	; 224
 900:	68 f1       	brcs	.+90     	; 0x95c <__stack+0x5d>
 902:	1a 16       	cp	r1, r26
 904:	f0 40       	sbci	r31, 0x00	; 0
 906:	a2 2f       	mov	r26, r18
 908:	23 2f       	mov	r18, r19
 90a:	34 2f       	mov	r19, r20
 90c:	44 27       	eor	r20, r20
 90e:	58 5f       	subi	r21, 0xF8	; 248
 910:	f3 cf       	rjmp	.-26     	; 0x8f8 <__addsf3x+0x38>
 912:	46 95       	lsr	r20
 914:	37 95       	ror	r19
 916:	27 95       	ror	r18
 918:	a7 95       	ror	r26
 91a:	f0 40       	sbci	r31, 0x00	; 0
 91c:	53 95       	inc	r21
 91e:	c9 f7       	brne	.-14     	; 0x912 <__stack+0x13>
 920:	7e f4       	brtc	.+30     	; 0x940 <__stack+0x41>
 922:	1f 16       	cp	r1, r31
 924:	ba 0b       	sbc	r27, r26
 926:	62 0b       	sbc	r22, r18
 928:	73 0b       	sbc	r23, r19
 92a:	84 0b       	sbc	r24, r20
 92c:	ba f0       	brmi	.+46     	; 0x95c <__stack+0x5d>
 92e:	91 50       	subi	r25, 0x01	; 1
 930:	a1 f0       	breq	.+40     	; 0x95a <__stack+0x5b>
 932:	ff 0f       	add	r31, r31
 934:	bb 1f       	adc	r27, r27
 936:	66 1f       	adc	r22, r22
 938:	77 1f       	adc	r23, r23
 93a:	88 1f       	adc	r24, r24
 93c:	c2 f7       	brpl	.-16     	; 0x92e <__stack+0x2f>
 93e:	0e c0       	rjmp	.+28     	; 0x95c <__stack+0x5d>
 940:	ba 0f       	add	r27, r26
 942:	62 1f       	adc	r22, r18
 944:	73 1f       	adc	r23, r19
 946:	84 1f       	adc	r24, r20
 948:	48 f4       	brcc	.+18     	; 0x95c <__stack+0x5d>
 94a:	87 95       	ror	r24
 94c:	77 95       	ror	r23
 94e:	67 95       	ror	r22
 950:	b7 95       	ror	r27
 952:	f7 95       	ror	r31
 954:	9e 3f       	cpi	r25, 0xFE	; 254
 956:	08 f0       	brcs	.+2      	; 0x95a <__stack+0x5b>
 958:	b0 cf       	rjmp	.-160    	; 0x8ba <__addsf3+0x28>
 95a:	93 95       	inc	r25
 95c:	88 0f       	add	r24, r24
 95e:	08 f0       	brcs	.+2      	; 0x962 <__stack+0x63>
 960:	99 27       	eor	r25, r25
 962:	ee 0f       	add	r30, r30
 964:	97 95       	ror	r25
 966:	87 95       	ror	r24
 968:	08 95       	ret

0000096a <__floatunsisf>:
 96a:	e8 94       	clt
 96c:	09 c0       	rjmp	.+18     	; 0x980 <__floatsisf+0x12>

0000096e <__floatsisf>:
 96e:	97 fb       	bst	r25, 7
 970:	3e f4       	brtc	.+14     	; 0x980 <__floatsisf+0x12>
 972:	90 95       	com	r25
 974:	80 95       	com	r24
 976:	70 95       	com	r23
 978:	61 95       	neg	r22
 97a:	7f 4f       	sbci	r23, 0xFF	; 255
 97c:	8f 4f       	sbci	r24, 0xFF	; 255
 97e:	9f 4f       	sbci	r25, 0xFF	; 255
 980:	99 23       	and	r25, r25
 982:	a9 f0       	breq	.+42     	; 0x9ae <__floatsisf+0x40>
 984:	f9 2f       	mov	r31, r25
 986:	96 e9       	ldi	r25, 0x96	; 150
 988:	bb 27       	eor	r27, r27
 98a:	93 95       	inc	r25
 98c:	f6 95       	lsr	r31
 98e:	87 95       	ror	r24
 990:	77 95       	ror	r23
 992:	67 95       	ror	r22
 994:	b7 95       	ror	r27
 996:	f1 11       	cpse	r31, r1
 998:	f8 cf       	rjmp	.-16     	; 0x98a <__floatsisf+0x1c>
 99a:	fa f4       	brpl	.+62     	; 0x9da <__floatsisf+0x6c>
 99c:	bb 0f       	add	r27, r27
 99e:	11 f4       	brne	.+4      	; 0x9a4 <__floatsisf+0x36>
 9a0:	60 ff       	sbrs	r22, 0
 9a2:	1b c0       	rjmp	.+54     	; 0x9da <__floatsisf+0x6c>
 9a4:	6f 5f       	subi	r22, 0xFF	; 255
 9a6:	7f 4f       	sbci	r23, 0xFF	; 255
 9a8:	8f 4f       	sbci	r24, 0xFF	; 255
 9aa:	9f 4f       	sbci	r25, 0xFF	; 255
 9ac:	16 c0       	rjmp	.+44     	; 0x9da <__floatsisf+0x6c>
 9ae:	88 23       	and	r24, r24
 9b0:	11 f0       	breq	.+4      	; 0x9b6 <__floatsisf+0x48>
 9b2:	96 e9       	ldi	r25, 0x96	; 150
 9b4:	11 c0       	rjmp	.+34     	; 0x9d8 <__floatsisf+0x6a>
 9b6:	77 23       	and	r23, r23
 9b8:	21 f0       	breq	.+8      	; 0x9c2 <__floatsisf+0x54>
 9ba:	9e e8       	ldi	r25, 0x8E	; 142
 9bc:	87 2f       	mov	r24, r23
 9be:	76 2f       	mov	r23, r22
 9c0:	05 c0       	rjmp	.+10     	; 0x9cc <__floatsisf+0x5e>
 9c2:	66 23       	and	r22, r22
 9c4:	71 f0       	breq	.+28     	; 0x9e2 <__floatsisf+0x74>
 9c6:	96 e8       	ldi	r25, 0x86	; 134
 9c8:	86 2f       	mov	r24, r22
 9ca:	70 e0       	ldi	r23, 0x00	; 0
 9cc:	60 e0       	ldi	r22, 0x00	; 0
 9ce:	2a f0       	brmi	.+10     	; 0x9da <__floatsisf+0x6c>
 9d0:	9a 95       	dec	r25
 9d2:	66 0f       	add	r22, r22
 9d4:	77 1f       	adc	r23, r23
 9d6:	88 1f       	adc	r24, r24
 9d8:	da f7       	brpl	.-10     	; 0x9d0 <__floatsisf+0x62>
 9da:	88 0f       	add	r24, r24
 9dc:	96 95       	lsr	r25
 9de:	87 95       	ror	r24
 9e0:	97 f9       	bld	r25, 7
 9e2:	08 95       	ret

000009e4 <__fp_inf>:
 9e4:	97 f9       	bld	r25, 7
 9e6:	9f 67       	ori	r25, 0x7F	; 127
 9e8:	80 e8       	ldi	r24, 0x80	; 128
 9ea:	70 e0       	ldi	r23, 0x00	; 0
 9ec:	60 e0       	ldi	r22, 0x00	; 0
 9ee:	08 95       	ret

000009f0 <__fp_nan>:
 9f0:	9f ef       	ldi	r25, 0xFF	; 255
 9f2:	80 ec       	ldi	r24, 0xC0	; 192
 9f4:	08 95       	ret

000009f6 <__fp_pscA>:
 9f6:	00 24       	eor	r0, r0
 9f8:	0a 94       	dec	r0
 9fa:	16 16       	cp	r1, r22
 9fc:	17 06       	cpc	r1, r23
 9fe:	18 06       	cpc	r1, r24
 a00:	09 06       	cpc	r0, r25
 a02:	08 95       	ret

00000a04 <__fp_pscB>:
 a04:	00 24       	eor	r0, r0
 a06:	0a 94       	dec	r0
 a08:	12 16       	cp	r1, r18
 a0a:	13 06       	cpc	r1, r19
 a0c:	14 06       	cpc	r1, r20
 a0e:	05 06       	cpc	r0, r21
 a10:	08 95       	ret

00000a12 <__fp_round>:
 a12:	09 2e       	mov	r0, r25
 a14:	03 94       	inc	r0
 a16:	00 0c       	add	r0, r0
 a18:	11 f4       	brne	.+4      	; 0xa1e <__fp_round+0xc>
 a1a:	88 23       	and	r24, r24
 a1c:	52 f0       	brmi	.+20     	; 0xa32 <__fp_round+0x20>
 a1e:	bb 0f       	add	r27, r27
 a20:	40 f4       	brcc	.+16     	; 0xa32 <__fp_round+0x20>
 a22:	bf 2b       	or	r27, r31
 a24:	11 f4       	brne	.+4      	; 0xa2a <__fp_round+0x18>
 a26:	60 ff       	sbrs	r22, 0
 a28:	04 c0       	rjmp	.+8      	; 0xa32 <__fp_round+0x20>
 a2a:	6f 5f       	subi	r22, 0xFF	; 255
 a2c:	7f 4f       	sbci	r23, 0xFF	; 255
 a2e:	8f 4f       	sbci	r24, 0xFF	; 255
 a30:	9f 4f       	sbci	r25, 0xFF	; 255
 a32:	08 95       	ret

00000a34 <__fp_split3>:
 a34:	57 fd       	sbrc	r21, 7
 a36:	90 58       	subi	r25, 0x80	; 128
 a38:	44 0f       	add	r20, r20
 a3a:	55 1f       	adc	r21, r21
 a3c:	59 f0       	breq	.+22     	; 0xa54 <__fp_splitA+0x10>
 a3e:	5f 3f       	cpi	r21, 0xFF	; 255
 a40:	71 f0       	breq	.+28     	; 0xa5e <__fp_splitA+0x1a>
 a42:	47 95       	ror	r20

00000a44 <__fp_splitA>:
 a44:	88 0f       	add	r24, r24
 a46:	97 fb       	bst	r25, 7
 a48:	99 1f       	adc	r25, r25
 a4a:	61 f0       	breq	.+24     	; 0xa64 <__fp_splitA+0x20>
 a4c:	9f 3f       	cpi	r25, 0xFF	; 255
 a4e:	79 f0       	breq	.+30     	; 0xa6e <__fp_splitA+0x2a>
 a50:	87 95       	ror	r24
 a52:	08 95       	ret
 a54:	12 16       	cp	r1, r18
 a56:	13 06       	cpc	r1, r19
 a58:	14 06       	cpc	r1, r20
 a5a:	55 1f       	adc	r21, r21
 a5c:	f2 cf       	rjmp	.-28     	; 0xa42 <__fp_split3+0xe>
 a5e:	46 95       	lsr	r20
 a60:	f1 df       	rcall	.-30     	; 0xa44 <__fp_splitA>
 a62:	08 c0       	rjmp	.+16     	; 0xa74 <__fp_splitA+0x30>
 a64:	16 16       	cp	r1, r22
 a66:	17 06       	cpc	r1, r23
 a68:	18 06       	cpc	r1, r24
 a6a:	99 1f       	adc	r25, r25
 a6c:	f1 cf       	rjmp	.-30     	; 0xa50 <__fp_splitA+0xc>
 a6e:	86 95       	lsr	r24
 a70:	71 05       	cpc	r23, r1
 a72:	61 05       	cpc	r22, r1
 a74:	08 94       	sec
 a76:	08 95       	ret

00000a78 <__fp_zero>:
 a78:	e8 94       	clt

00000a7a <__fp_szero>:
 a7a:	bb 27       	eor	r27, r27
 a7c:	66 27       	eor	r22, r22
 a7e:	77 27       	eor	r23, r23
 a80:	cb 01       	movw	r24, r22
 a82:	97 f9       	bld	r25, 7
 a84:	08 95       	ret

00000a86 <__gesf2>:
 a86:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__fp_cmp>
 a8a:	08 f4       	brcc	.+2      	; 0xa8e <__gesf2+0x8>
 a8c:	8f ef       	ldi	r24, 0xFF	; 255
 a8e:	08 95       	ret

00000a90 <__mulsf3>:
 a90:	0e 94 5b 05 	call	0xab6	; 0xab6 <__mulsf3x>
 a94:	0c 94 09 05 	jmp	0xa12	; 0xa12 <__fp_round>
 a98:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <__fp_pscA>
 a9c:	38 f0       	brcs	.+14     	; 0xaac <__mulsf3+0x1c>
 a9e:	0e 94 02 05 	call	0xa04	; 0xa04 <__fp_pscB>
 aa2:	20 f0       	brcs	.+8      	; 0xaac <__mulsf3+0x1c>
 aa4:	95 23       	and	r25, r21
 aa6:	11 f0       	breq	.+4      	; 0xaac <__mulsf3+0x1c>
 aa8:	0c 94 f2 04 	jmp	0x9e4	; 0x9e4 <__fp_inf>
 aac:	0c 94 f8 04 	jmp	0x9f0	; 0x9f0 <__fp_nan>
 ab0:	11 24       	eor	r1, r1
 ab2:	0c 94 3d 05 	jmp	0xa7a	; 0xa7a <__fp_szero>

00000ab6 <__mulsf3x>:
 ab6:	0e 94 1a 05 	call	0xa34	; 0xa34 <__fp_split3>
 aba:	70 f3       	brcs	.-36     	; 0xa98 <__mulsf3+0x8>

00000abc <__mulsf3_pse>:
 abc:	95 9f       	mul	r25, r21
 abe:	c1 f3       	breq	.-16     	; 0xab0 <__mulsf3+0x20>
 ac0:	95 0f       	add	r25, r21
 ac2:	50 e0       	ldi	r21, 0x00	; 0
 ac4:	55 1f       	adc	r21, r21
 ac6:	62 9f       	mul	r22, r18
 ac8:	f0 01       	movw	r30, r0
 aca:	72 9f       	mul	r23, r18
 acc:	bb 27       	eor	r27, r27
 ace:	f0 0d       	add	r31, r0
 ad0:	b1 1d       	adc	r27, r1
 ad2:	63 9f       	mul	r22, r19
 ad4:	aa 27       	eor	r26, r26
 ad6:	f0 0d       	add	r31, r0
 ad8:	b1 1d       	adc	r27, r1
 ada:	aa 1f       	adc	r26, r26
 adc:	64 9f       	mul	r22, r20
 ade:	66 27       	eor	r22, r22
 ae0:	b0 0d       	add	r27, r0
 ae2:	a1 1d       	adc	r26, r1
 ae4:	66 1f       	adc	r22, r22
 ae6:	82 9f       	mul	r24, r18
 ae8:	22 27       	eor	r18, r18
 aea:	b0 0d       	add	r27, r0
 aec:	a1 1d       	adc	r26, r1
 aee:	62 1f       	adc	r22, r18
 af0:	73 9f       	mul	r23, r19
 af2:	b0 0d       	add	r27, r0
 af4:	a1 1d       	adc	r26, r1
 af6:	62 1f       	adc	r22, r18
 af8:	83 9f       	mul	r24, r19
 afa:	a0 0d       	add	r26, r0
 afc:	61 1d       	adc	r22, r1
 afe:	22 1f       	adc	r18, r18
 b00:	74 9f       	mul	r23, r20
 b02:	33 27       	eor	r19, r19
 b04:	a0 0d       	add	r26, r0
 b06:	61 1d       	adc	r22, r1
 b08:	23 1f       	adc	r18, r19
 b0a:	84 9f       	mul	r24, r20
 b0c:	60 0d       	add	r22, r0
 b0e:	21 1d       	adc	r18, r1
 b10:	82 2f       	mov	r24, r18
 b12:	76 2f       	mov	r23, r22
 b14:	6a 2f       	mov	r22, r26
 b16:	11 24       	eor	r1, r1
 b18:	9f 57       	subi	r25, 0x7F	; 127
 b1a:	50 40       	sbci	r21, 0x00	; 0
 b1c:	9a f0       	brmi	.+38     	; 0xb44 <__mulsf3_pse+0x88>
 b1e:	f1 f0       	breq	.+60     	; 0xb5c <__mulsf3_pse+0xa0>
 b20:	88 23       	and	r24, r24
 b22:	4a f0       	brmi	.+18     	; 0xb36 <__mulsf3_pse+0x7a>
 b24:	ee 0f       	add	r30, r30
 b26:	ff 1f       	adc	r31, r31
 b28:	bb 1f       	adc	r27, r27
 b2a:	66 1f       	adc	r22, r22
 b2c:	77 1f       	adc	r23, r23
 b2e:	88 1f       	adc	r24, r24
 b30:	91 50       	subi	r25, 0x01	; 1
 b32:	50 40       	sbci	r21, 0x00	; 0
 b34:	a9 f7       	brne	.-22     	; 0xb20 <__mulsf3_pse+0x64>
 b36:	9e 3f       	cpi	r25, 0xFE	; 254
 b38:	51 05       	cpc	r21, r1
 b3a:	80 f0       	brcs	.+32     	; 0xb5c <__mulsf3_pse+0xa0>
 b3c:	0c 94 f2 04 	jmp	0x9e4	; 0x9e4 <__fp_inf>
 b40:	0c 94 3d 05 	jmp	0xa7a	; 0xa7a <__fp_szero>
 b44:	5f 3f       	cpi	r21, 0xFF	; 255
 b46:	e4 f3       	brlt	.-8      	; 0xb40 <__mulsf3_pse+0x84>
 b48:	98 3e       	cpi	r25, 0xE8	; 232
 b4a:	d4 f3       	brlt	.-12     	; 0xb40 <__mulsf3_pse+0x84>
 b4c:	86 95       	lsr	r24
 b4e:	77 95       	ror	r23
 b50:	67 95       	ror	r22
 b52:	b7 95       	ror	r27
 b54:	f7 95       	ror	r31
 b56:	e7 95       	ror	r30
 b58:	9f 5f       	subi	r25, 0xFF	; 255
 b5a:	c1 f7       	brne	.-16     	; 0xb4c <__mulsf3_pse+0x90>
 b5c:	fe 2b       	or	r31, r30
 b5e:	88 0f       	add	r24, r24
 b60:	91 1d       	adc	r25, r1
 b62:	96 95       	lsr	r25
 b64:	87 95       	ror	r24
 b66:	97 f9       	bld	r25, 7
 b68:	08 95       	ret

00000b6a <__fp_cmp>:
 b6a:	99 0f       	add	r25, r25
 b6c:	00 08       	sbc	r0, r0
 b6e:	55 0f       	add	r21, r21
 b70:	aa 0b       	sbc	r26, r26
 b72:	e0 e8       	ldi	r30, 0x80	; 128
 b74:	fe ef       	ldi	r31, 0xFE	; 254
 b76:	16 16       	cp	r1, r22
 b78:	17 06       	cpc	r1, r23
 b7a:	e8 07       	cpc	r30, r24
 b7c:	f9 07       	cpc	r31, r25
 b7e:	c0 f0       	brcs	.+48     	; 0xbb0 <__fp_cmp+0x46>
 b80:	12 16       	cp	r1, r18
 b82:	13 06       	cpc	r1, r19
 b84:	e4 07       	cpc	r30, r20
 b86:	f5 07       	cpc	r31, r21
 b88:	98 f0       	brcs	.+38     	; 0xbb0 <__fp_cmp+0x46>
 b8a:	62 1b       	sub	r22, r18
 b8c:	73 0b       	sbc	r23, r19
 b8e:	84 0b       	sbc	r24, r20
 b90:	95 0b       	sbc	r25, r21
 b92:	39 f4       	brne	.+14     	; 0xba2 <__fp_cmp+0x38>
 b94:	0a 26       	eor	r0, r26
 b96:	61 f0       	breq	.+24     	; 0xbb0 <__fp_cmp+0x46>
 b98:	23 2b       	or	r18, r19
 b9a:	24 2b       	or	r18, r20
 b9c:	25 2b       	or	r18, r21
 b9e:	21 f4       	brne	.+8      	; 0xba8 <__fp_cmp+0x3e>
 ba0:	08 95       	ret
 ba2:	0a 26       	eor	r0, r26
 ba4:	09 f4       	brne	.+2      	; 0xba8 <__fp_cmp+0x3e>
 ba6:	a1 40       	sbci	r26, 0x01	; 1
 ba8:	a6 95       	lsr	r26
 baa:	8f ef       	ldi	r24, 0xFF	; 255
 bac:	81 1d       	adc	r24, r1
 bae:	81 1d       	adc	r24, r1
 bb0:	08 95       	ret

00000bb2 <__itoa_ncheck>:
 bb2:	bb 27       	eor	r27, r27
 bb4:	4a 30       	cpi	r20, 0x0A	; 10
 bb6:	31 f4       	brne	.+12     	; 0xbc4 <__itoa_ncheck+0x12>
 bb8:	99 23       	and	r25, r25
 bba:	22 f4       	brpl	.+8      	; 0xbc4 <__itoa_ncheck+0x12>
 bbc:	bd e2       	ldi	r27, 0x2D	; 45
 bbe:	90 95       	com	r25
 bc0:	81 95       	neg	r24
 bc2:	9f 4f       	sbci	r25, 0xFF	; 255
 bc4:	0c 94 e5 05 	jmp	0xbca	; 0xbca <__utoa_common>

00000bc8 <__utoa_ncheck>:
 bc8:	bb 27       	eor	r27, r27

00000bca <__utoa_common>:
 bca:	fb 01       	movw	r30, r22
 bcc:	55 27       	eor	r21, r21
 bce:	aa 27       	eor	r26, r26
 bd0:	88 0f       	add	r24, r24
 bd2:	99 1f       	adc	r25, r25
 bd4:	aa 1f       	adc	r26, r26
 bd6:	a4 17       	cp	r26, r20
 bd8:	10 f0       	brcs	.+4      	; 0xbde <__utoa_common+0x14>
 bda:	a4 1b       	sub	r26, r20
 bdc:	83 95       	inc	r24
 bde:	50 51       	subi	r21, 0x10	; 16
 be0:	b9 f7       	brne	.-18     	; 0xbd0 <__utoa_common+0x6>
 be2:	a0 5d       	subi	r26, 0xD0	; 208
 be4:	aa 33       	cpi	r26, 0x3A	; 58
 be6:	08 f0       	brcs	.+2      	; 0xbea <__utoa_common+0x20>
 be8:	a9 5d       	subi	r26, 0xD9	; 217
 bea:	a1 93       	st	Z+, r26
 bec:	00 97       	sbiw	r24, 0x00	; 0
 bee:	79 f7       	brne	.-34     	; 0xbce <__utoa_common+0x4>
 bf0:	b1 11       	cpse	r27, r1
 bf2:	b1 93       	st	Z+, r27
 bf4:	11 92       	st	Z+, r1
 bf6:	cb 01       	movw	r24, r22
 bf8:	0c 94 fe 05 	jmp	0xbfc	; 0xbfc <strrev>

00000bfc <strrev>:
 bfc:	dc 01       	movw	r26, r24
 bfe:	fc 01       	movw	r30, r24
 c00:	67 2f       	mov	r22, r23
 c02:	71 91       	ld	r23, Z+
 c04:	77 23       	and	r23, r23
 c06:	e1 f7       	brne	.-8      	; 0xc00 <strrev+0x4>
 c08:	32 97       	sbiw	r30, 0x02	; 2
 c0a:	04 c0       	rjmp	.+8      	; 0xc14 <strrev+0x18>
 c0c:	7c 91       	ld	r23, X
 c0e:	6d 93       	st	X+, r22
 c10:	70 83       	st	Z, r23
 c12:	62 91       	ld	r22, -Z
 c14:	ae 17       	cp	r26, r30
 c16:	bf 07       	cpc	r27, r31
 c18:	c8 f3       	brcs	.-14     	; 0xc0c <strrev+0x10>
 c1a:	08 95       	ret

00000c1c <_exit>:
 c1c:	f8 94       	cli

00000c1e <__stop_program>:
 c1e:	ff cf       	rjmp	.-2      	; 0xc1e <__stop_program>
