// Seed: 3442345132
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output uwire id_3
);
  assign id_3[1] = 1;
  assign id_2 = 1;
  type_7(
      id_2, (1)
  );
endmodule
