$date
	Thu Jan 15 12:03:57 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 % d [3:0] $end
$var wire 1 $ reset $end
$var wire 4 & q [3:0] $end
$scope module D0 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ reset $end
$var reg 1 ( q $end
$upscope $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$upscope $end
$scope module D2 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$scope module D3 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 $ reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
#12000
1)
1-
b1010 #
b1010 %
1$
#15000
1*
b1010 !
b1010 &
1.
1"
#20000
0"
#25000
1"
#30000
0"
#32000
