{
  "module_name": "smuio_9_0_offset.h",
  "hash_id": "d138f4c5dfdab2e3583aa0a754228e6434f2fcaf37eec8d264386d769d2111ad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smuio/smuio_9_0_offset.h",
  "human_readable_source": " \n#ifndef _smuio_9_0_OFFSET_HEADER\n#define _smuio_9_0_OFFSET_HEADER\n\n\n\n\n\n#define mmROM_CNTL                                                                                     0x0024\n#define mmROM_CNTL_BASE_IDX                                                                            0\n#define mmROM_STATUS                                                                                   0x0026\n#define mmROM_STATUS_BASE_IDX                                                                          0\n#define mmCGTT_ROM_CLK_CTRL0                                                                           0x0027\n#define mmCGTT_ROM_CLK_CTRL0_BASE_IDX                                                                  0\n#define mmROM_INDEX                                                                                    0x0028\n#define mmROM_INDEX_BASE_IDX                                                                           0\n#define mmROM_DATA                                                                                     0x0029\n#define mmROM_DATA_BASE_IDX                                                                            0\n#define mmROM_START                                                                                    0x002a\n#define mmROM_START_BASE_IDX                                                                           0\n#define mmROM_SW_CNTL                                                                                  0x002b\n#define mmROM_SW_CNTL_BASE_IDX                                                                         0\n#define mmROM_SW_STATUS                                                                                0x002c\n#define mmROM_SW_STATUS_BASE_IDX                                                                       0\n#define mmROM_SW_COMMAND                                                                               0x002d\n#define mmROM_SW_COMMAND_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_1                                                                                0x002e\n#define mmROM_SW_DATA_1_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_2                                                                                0x002f\n#define mmROM_SW_DATA_2_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_3                                                                                0x0030\n#define mmROM_SW_DATA_3_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_4                                                                                0x0031\n#define mmROM_SW_DATA_4_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_5                                                                                0x0032\n#define mmROM_SW_DATA_5_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_6                                                                                0x0033\n#define mmROM_SW_DATA_6_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_7                                                                                0x0034\n#define mmROM_SW_DATA_7_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_8                                                                                0x0035\n#define mmROM_SW_DATA_8_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_9                                                                                0x0036\n#define mmROM_SW_DATA_9_BASE_IDX                                                                       0\n#define mmROM_SW_DATA_10                                                                               0x0037\n#define mmROM_SW_DATA_10_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_11                                                                               0x0038\n#define mmROM_SW_DATA_11_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_12                                                                               0x0039\n#define mmROM_SW_DATA_12_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_13                                                                               0x003a\n#define mmROM_SW_DATA_13_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_14                                                                               0x003b\n#define mmROM_SW_DATA_14_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_15                                                                               0x003c\n#define mmROM_SW_DATA_15_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_16                                                                               0x003d\n#define mmROM_SW_DATA_16_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_17                                                                               0x003e\n#define mmROM_SW_DATA_17_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_18                                                                               0x003f\n#define mmROM_SW_DATA_18_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_19                                                                               0x0040\n#define mmROM_SW_DATA_19_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_20                                                                               0x0041\n#define mmROM_SW_DATA_20_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_21                                                                               0x0042\n#define mmROM_SW_DATA_21_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_22                                                                               0x0043\n#define mmROM_SW_DATA_22_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_23                                                                               0x0044\n#define mmROM_SW_DATA_23_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_24                                                                               0x0045\n#define mmROM_SW_DATA_24_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_25                                                                               0x0046\n#define mmROM_SW_DATA_25_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_26                                                                               0x0047\n#define mmROM_SW_DATA_26_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_27                                                                               0x0048\n#define mmROM_SW_DATA_27_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_28                                                                               0x0049\n#define mmROM_SW_DATA_28_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_29                                                                               0x004a\n#define mmROM_SW_DATA_29_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_30                                                                               0x004b\n#define mmROM_SW_DATA_30_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_31                                                                               0x004c\n#define mmROM_SW_DATA_31_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_32                                                                               0x004d\n#define mmROM_SW_DATA_32_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_33                                                                               0x004e\n#define mmROM_SW_DATA_33_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_34                                                                               0x004f\n#define mmROM_SW_DATA_34_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_35                                                                               0x0050\n#define mmROM_SW_DATA_35_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_36                                                                               0x0051\n#define mmROM_SW_DATA_36_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_37                                                                               0x0052\n#define mmROM_SW_DATA_37_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_38                                                                               0x0053\n#define mmROM_SW_DATA_38_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_39                                                                               0x0054\n#define mmROM_SW_DATA_39_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_40                                                                               0x0055\n#define mmROM_SW_DATA_40_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_41                                                                               0x0056\n#define mmROM_SW_DATA_41_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_42                                                                               0x0057\n#define mmROM_SW_DATA_42_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_43                                                                               0x0058\n#define mmROM_SW_DATA_43_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_44                                                                               0x0059\n#define mmROM_SW_DATA_44_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_45                                                                               0x005a\n#define mmROM_SW_DATA_45_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_46                                                                               0x005b\n#define mmROM_SW_DATA_46_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_47                                                                               0x005c\n#define mmROM_SW_DATA_47_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_48                                                                               0x005d\n#define mmROM_SW_DATA_48_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_49                                                                               0x005e\n#define mmROM_SW_DATA_49_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_50                                                                               0x005f\n#define mmROM_SW_DATA_50_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_51                                                                               0x0060\n#define mmROM_SW_DATA_51_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_52                                                                               0x0061\n#define mmROM_SW_DATA_52_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_53                                                                               0x0062\n#define mmROM_SW_DATA_53_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_54                                                                               0x0063\n#define mmROM_SW_DATA_54_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_55                                                                               0x0064\n#define mmROM_SW_DATA_55_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_56                                                                               0x0065\n#define mmROM_SW_DATA_56_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_57                                                                               0x0066\n#define mmROM_SW_DATA_57_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_58                                                                               0x0067\n#define mmROM_SW_DATA_58_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_59                                                                               0x0068\n#define mmROM_SW_DATA_59_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_60                                                                               0x0069\n#define mmROM_SW_DATA_60_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_61                                                                               0x006a\n#define mmROM_SW_DATA_61_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_62                                                                               0x006b\n#define mmROM_SW_DATA_62_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_63                                                                               0x006c\n#define mmROM_SW_DATA_63_BASE_IDX                                                                      0\n#define mmROM_SW_DATA_64                                                                               0x006d\n#define mmROM_SW_DATA_64_BASE_IDX                                                                      0\n\n#define mmSMUSVI0_PLANE0_CURRENTVID_BASE_IDX                                                           0\n#define mmSMUSVI0_PLANE0_CURRENTVID                                                                    0x0013\n\n#define mmSMUSVI0_TEL_PLANE0_BASE_IDX                                                                  0\n#define mmSMUSVI0_TEL_PLANE0                                                                           0x0004\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}