{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746683695523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746683695538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 08 00:54:55 2025 " "Processing started: Thu May 08 00:54:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746683695538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683695538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683695538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746683696221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd1-structural " "Found design unit 1: bintobcd1-structural" {  } { { "bintobcd1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd1 " "Found entity 1: bintobcd1" {  } { { "bintobcd1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cod4a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cod4a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cod4a2-structural " "Found design unit 1: cod4a2-structural" {  } { { "cod4a2.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cod4a2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""} { "Info" "ISGN_ENTITY_NAME" "1 cod4a2 " "Found entity 1: cod4a2" {  } { { "cod4a2.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cod4a2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-structural " "Found design unit 1: comparador-structural" {  } { { "comparador.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712129 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/comparador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_reloj.vhd 1 0 " "Found 1 design units, including 0 entities, in source file component_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_reloj " "Found design unit 1: component_reloj" {  } { { "component_reloj.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_reloj_ajedrez.vhd 1 0 " "Found 1 design units, including 0 entities, in source file component_reloj_ajedrez.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_reloj_ajedrez " "Found design unit 1: component_reloj_ajedrez" {  } { { "component_reloj_ajedrez.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj_ajedrez.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mov_j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_mov_j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_mov_j-cont " "Found design unit 1: cont_mov_j-cont" {  } { { "cont_mov_j.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712134 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_mov_j " "Found entity 1: cont_mov_j" {  } { { "cont_mov_j.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file contador_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_components " "Found design unit 1: contador_components" {  } { { "contador_components.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador_components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador255.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador255.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador255-cont " "Found design unit 1: Contador255-cont" {  } { { "contador255.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador255.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador255 " "Found entity 1: Contador255" {  } { { "contador255.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador255.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_hour-counter_mod_hour " "Found design unit 1: counter_mod_hour-counter_mod_hour" {  } { { "counter_mod_hour.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_hour.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712142 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_hour " "Found entity 1: counter_mod_hour" {  } { { "counter_mod_hour.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_hour.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_min-counter_mod_min " "Found design unit 1: counter_mod_min-counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_min.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_min " "Found entity 1: counter_mod_min" {  } { { "counter_mod_min.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_min.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod_seg-counter_mod_seg " "Found design unit 1: counter_mod_seg-counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_seg " "Found entity 1: counter_mod_seg" {  } { { "counter_mod_seg.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-ejemplo " "Found design unit 1: deco2a4-ejemplo" {  } { { "deco2a4.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "deco2a4.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/deco2a4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/divisor_freq.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712149 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-ejemplo " "Found design unit 1: ff_d-ejemplo" {  } { { "ff_d.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/ff_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712149 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/ff_d.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-structural " "Found design unit 1: fsm-structural" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712155 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_pierde.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_pierde.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_pierde-fsm_pierde " "Found design unit 1: fsm_pierde-fsm_pierde" {  } { { "fsm_pierde.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm_pierde.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_pierde " "Found entity 1: fsm_pierde" {  } { { "fsm_pierde.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm_pierde.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/hexa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/hexa.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-mux " "Found design unit 1: mux4a1-mux" {  } { { "mux4a1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/mux4a1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/mux4a1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_d-ejemplo " "Found design unit 1: reg_d-ejemplo" {  } { { "reg_d.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_d " "Found entity 1: reg_d" {  } { { "reg_d.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_d1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_d1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_d1-ejemplo " "Found design unit 1: reg_d1-ejemplo" {  } { { "reg_d1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_d1 " "Found entity 1: reg_d1" {  } { { "reg_d1.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-reloj " "Found design unit 1: reloj-reloj" {  } { { "reloj.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-structural " "Found design unit 1: sincronizador-structural" {  } { { "sincronizador.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/sincronizador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712171 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/sincronizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj_ajedrez.vhd 2 1 " "Using design file reloj_ajedrez.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_ajedrez-reloj_ajedrez " "Found design unit 1: reloj_ajedrez-reloj_ajedrez" {  } { { "reloj_ajedrez.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712325 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_ajedrez " "Found entity 1: reloj_ajedrez" {  } { { "reloj_ajedrez.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746683712325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746683712325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_ajedrez " "Elaborating entity \"reloj_ajedrez\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746683712331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:div_freq " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:div_freq\"" {  } { { "reloj_ajedrez.vhd" "div_freq" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador sincronizador:sincro " "Elaborating entity \"sincronizador\" for hierarchy \"sincronizador:sincro\"" {  } { { "reloj_ajedrez.vhd" "sincro" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:relojjugador_0 " "Elaborating entity \"reloj\" for hierarchy \"reloj:relojjugador_0\"" {  } { { "reloj_ajedrez.vhd" "relojjugador_0" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq reloj:relojjugador_0\|divisor_freq:div " "Elaborating entity \"divisor_freq\" for hierarchy \"reloj:relojjugador_0\|divisor_freq:div\"" {  } { { "reloj.vhd" "div" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_seg reloj:relojjugador_0\|counter_mod_seg:cont_60 " "Elaborating entity \"counter_mod_seg\" for hierarchy \"reloj:relojjugador_0\|counter_mod_seg:cont_60\"" {  } { { "reloj.vhd" "cont_60" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador reloj:relojjugador_0\|comparador:comp1 " "Elaborating entity \"comparador\" for hierarchy \"reloj:relojjugador_0\|comparador:comp1\"" {  } { { "reloj.vhd" "comp1" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd reloj:relojjugador_0\|bintobcd:bin1 " "Elaborating entity \"bintobcd\" for hierarchy \"reloj:relojjugador_0\|bintobcd:bin1\"" {  } { { "reloj.vhd" "bin1" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa reloj:relojjugador_0\|hexa:hexa_1 " "Elaborating entity \"hexa\" for hierarchy \"reloj:relojjugador_0\|hexa:hexa_1\"" {  } { { "reloj.vhd" "hexa_1" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_min reloj:relojjugador_0\|counter_mod_min:cont_min " "Elaborating entity \"counter_mod_min\" for hierarchy \"reloj:relojjugador_0\|counter_mod_min:cont_min\"" {  } { { "reloj.vhd" "cont_min" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_hour reloj:relojjugador_0\|counter_mod_hour:cont_2 " "Elaborating entity \"counter_mod_hour\" for hierarchy \"reloj:relojjugador_0\|counter_mod_hour:cont_2\"" {  } { { "reloj.vhd" "cont_2" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador reloj:relojjugador_0\|comparador:comp3 " "Elaborating entity \"comparador\" for hierarchy \"reloj:relojjugador_0\|comparador:comp3\"" {  } { { "reloj.vhd" "comp3" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "reloj_ajedrez.vhd" "fsm1" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712565 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ini_pausa_j0 fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"ini_pausa_j0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ini_pausa_j1 fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"ini_pausa_j1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_sel fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"en_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_j0 fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"en_j0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_j1 fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"en_j1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadbonus fsm.vhd(10) " "VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal \"loadbonus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fase_actual_j0 fsm.vhd(19) " "VHDL Process Statement warning at fsm.vhd(19): inferring latch(es) for signal or variable \"fase_actual_j0\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fase_actual_j1 fsm.vhd(19) " "VHDL Process Statement warning at fsm.vhd(19): inferring latch(es) for signal or variable \"fase_actual_j1\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_value_1hora_j0 fsm.vhd(41) " "VHDL Process Statement warning at fsm.vhd(41): signal \"min_value_1hora_j0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_j0_gt_16 fsm.vhd(41) " "VHDL Process Statement warning at fsm.vhd(41): signal \"mov_j0_gt_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_value_1hora_j1 fsm.vhd(48) " "VHDL Process Statement warning at fsm.vhd(48): signal \"min_value_1hora_j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_j1_gt_16 fsm.vhd(48) " "VHDL Process Statement warning at fsm.vhd(48): signal \"mov_j1_gt_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_sync fsm.vhd(55) " "VHDL Process Statement warning at fsm.vhd(55): signal \"config_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_sync fsm.vhd(57) " "VHDL Process Statement warning at fsm.vhd(57): signal \"config_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_pausa_sync fsm.vhd(59) " "VHDL Process Statement warning at fsm.vhd(59): signal \"ini_pausa_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_pausa_sync fsm.vhd(61) " "VHDL Process Statement warning at fsm.vhd(61): signal \"ini_pausa_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config_sync fsm.vhd(65) " "VHDL Process Statement warning at fsm.vhd(65): signal \"config_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fase_actual_j0 fsm.vhd(30) " "VHDL Process Statement warning at fsm.vhd(30): inferring latch(es) for signal or variable \"fase_actual_j0\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fase_actual_j1 fsm.vhd(30) " "VHDL Process Statement warning at fsm.vhd(30): inferring latch(es) for signal or variable \"fase_actual_j1\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "borrar_j0 fsm.vhd(30) " "VHDL Process Statement warning at fsm.vhd(30): inferring latch(es) for signal or variable \"borrar_j0\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "borrar_j1 fsm.vhd(30) " "VHDL Process Statement warning at fsm.vhd(30): inferring latch(es) for signal or variable \"borrar_j1\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "borrar_j1 fsm.vhd(30) " "Inferred latch for \"borrar_j1\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "borrar_j0 fsm.vhd(30) " "Inferred latch for \"borrar_j0\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712567 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fase_actual_j1 fsm.vhd(30) " "Inferred latch for \"fase_actual_j1\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fase_actual_j0 fsm.vhd(30) " "Inferred latch for \"fase_actual_j0\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fase_actual_j1 fsm.vhd(19) " "Inferred latch for \"fase_actual_j1\" at fsm.vhd(19)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fase_actual_j0 fsm.vhd(19) " "Inferred latch for \"fase_actual_j0\" at fsm.vhd(19)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 "|reloj_ajedrez|fsm:fsm1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fase_actual_j0 fsm.vhd(30) " "Can't resolve multiple constant drivers for net \"fase_actual_j0\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fsm.vhd(19) " "Constant driver at fsm.vhd(19)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 19 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "fase_actual_j1 fsm.vhd(30) " "Can't resolve multiple constant drivers for net \"fase_actual_j1\" at fsm.vhd(30)" {  } { { "fsm.vhd" "" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fsm:fsm1 " "Can't elaborate user hierarchy \"fsm:fsm1\"" {  } { { "reloj_ajedrez.vhd" "fsm1" { Text "F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd" 116 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746683712573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746683712774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 08 00:55:12 2025 " "Processing ended: Thu May 08 00:55:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746683712774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746683712774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746683712774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746683712774 ""}
