Determining the location of the ModelSim executable...

Using: C:\intelFPGA\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off test -c test --vector_source="C:/fpga_proj/Waveform.vwf" --testbench_file="C:/fpga_proj/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Jul 02 15:54:41 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off test -c test --vector_source=C:/fpga_proj/Waveform.vwf --testbench_file=C:/fpga_proj/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/fpga_proj/simulation/qsim/" test -c test

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Jul 02 15:54:43 2017
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/fpga_proj/simulation/qsim/ test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file test.vo in folder "C:/fpga_proj/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Sun Jul 02 15:54:44 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/fpga_proj/simulation/qsim/test.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/17.0/modelsim_ase/win32aloem/vsim -c -do test.do

Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do test.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:45 on Jul 02,2017
# vlog -work work test.vo 
# -- Compiling module divider
# -- Compiling module hard_block
# 
# Top level modules:
# 	divider
# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:45 on Jul 02,2017
# vlog -work work Waveform.vwf.vt 
# -- Compiling module divider_vlg_vec_tst
# 
# Top level modules:
# 	divider_vlg_vec_tst

# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.divider_vlg_vec_tst 
# Start time: 15:54:45 on Jul 02,2017
# Loading work.divider_vlg_vec_tst
# Loading work.divider
# Loading work.hard_block
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) test.vo(1663): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /divider_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) test.vo(1663): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(45)
#    Time: 10 us  Iteration: 0  Instance: /divider_vlg_vec_tst

# End time: 15:54:45 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/fpga_proj/Waveform.vwf...

Reading C:/fpga_proj/simulation/qsim/test.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/fpga_proj/simulation/qsim/test_20170702155446.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.