/*
 * Copyright (c) 2013, 2020, Oracle and/or its affiliates. All rights reserved.
 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 *
 * This code is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 only, as
 * published by the Free Software Foundation.  Oracle designates this
 * particular file as subject to the "Classpath" exception as provided
 * by Oracle in the LICENSE file that accompanied this code.
 *
 * This code is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 * version 2 for more details (a copy is included in the LICENSE file that
 * accompanied this code).
 *
 * You should have received a copy of the GNU General Public License version
 * 2 along with this work; if not, write to the Free Software Foundation,
 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 * or visit www.oracle.com if you need additional information or have any
 * questions.
 */
package org.graalvm.compiler.lir.amd64;

import static jdk.vm.ci.amd64.AMD64.rax;
import static jdk.vm.ci.amd64.AMD64.rcx;
import static jdk.vm.ci.amd64.AMD64.rdi;
import static jdk.vm.ci.amd64.AMD64.rdx;
import static jdk.vm.ci.amd64.AMD64.rsi;
import static jdk.vm.ci.code.ValueUtil.asRegister;
import static org.graalvm.compiler.asm.amd64.AMD64MacroAssembler.movdqu;
import static org.graalvm.compiler.asm.amd64.AMD64MacroAssembler.packusdw;
import static org.graalvm.compiler.asm.amd64.AMD64MacroAssembler.packuswb;
import static org.graalvm.compiler.asm.amd64.AMD64MacroAssembler.pmovSZx;
import static org.graalvm.compiler.asm.amd64.AVXKind.AVXSize.XMM;
import static org.graalvm.compiler.asm.amd64.AVXKind.AVXSize.YMM;
import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;

import java.util.Objects;

import org.graalvm.compiler.asm.Label;
import org.graalvm.compiler.asm.amd64.AMD64Address;
import org.graalvm.compiler.asm.amd64.AMD64Address.Scale;
import org.graalvm.compiler.asm.amd64.AMD64Assembler;
import org.graalvm.compiler.asm.amd64.AMD64Assembler.ConditionFlag;
import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
import org.graalvm.compiler.asm.amd64.AVXKind;
import org.graalvm.compiler.core.common.LIRKind;
import org.graalvm.compiler.lir.LIRInstructionClass;
import org.graalvm.compiler.lir.Opcode;
import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
import org.graalvm.compiler.lir.gen.LIRGeneratorTool;

import jdk.vm.ci.amd64.AMD64;
import jdk.vm.ci.amd64.AMD64.CPUFeature;
import jdk.vm.ci.amd64.AMD64Kind;
import jdk.vm.ci.code.Register;
import jdk.vm.ci.code.RegisterValue;
import jdk.vm.ci.meta.JavaKind;
import jdk.vm.ci.meta.Value;

/**
 * Arraycopy operation for arbitrary source and destination arrays, with arbitrary byte offset, with
 * support for arbitrary compression and inflation of {@link JavaKind#Byte 8 bit},
 * {@link JavaKind#Char 16 bit} or {@link JavaKind#Int 32 bit} array elements.
 * <p>
 * CAUTION: the compression implementation assumes that the upper bytes of {@code char}/{@code int}
 * values to be compressed are zero. If this assumption is broken, compression will yield incorrect
 * results!
 */
@Opcode("ARRAY_COPY_WITH_CONVERSIONS")
public final class AMD64ArrayCopyWithConversionsOp extends AMD64LIRInstruction {
    public static final LIRInstructionClass<AMD64ArrayCopyWithConversionsOp> TYPE = LIRInstructionClass.create(AMD64ArrayCopyWithConversionsOp.class);

    private enum Op {
        compressCharToByte,
        compressIntToChar,
        compressIntToByte,
        inflateByteToChar,
        inflateByteToInt,
        inflateCharToInt,
        copy
    }

    private static final Register REG_ARRAY_SRC = rsi;
    private static final Register REG_OFFSET_SRC = rax;
    private static final Register REG_ARRAY_DST = rdi;
    private static final Register REG_OFFSET_DST = rcx;
    private static final Register REG_LENGTH = rdx;

    private final JavaKind strideSrc;
    private final JavaKind strideDst;
    private final Scale scaleSrc;
    private final Scale scaleDst;
    private final AVXKind.AVXSize avxSize;
    private final AMD64MacroAssembler.ExtendMode extendMode;
    private final Op op;

    @Use({REG}) private Value arraySrc;
    @Use({REG}) private Value offsetSrc;
    @Use({REG}) private Value arrayDst;
    @Use({REG}) private Value offsetDst;
    @Use({REG}) private Value length;

    @Temp({REG}) private Value arraySrcTmp;
    @Temp({REG}) private Value offsetSrcTmp;
    @Temp({REG}) private Value arrayDstTmp;
    @Temp({REG}) private Value offsetDstTmp;
    @Temp({REG}) private Value lengthTmp;

    @Temp({REG}) private Value[] vectorTemp;

    /**
     * Arraycopy operation for arbitrary source and destination arrays, with arbitrary byte offset,
     * with support for arbitrary compression and inflation of {@link JavaKind#Byte 8 bit},
     * {@link JavaKind#Char 16 bit} or {@link JavaKind#Int 32 bit} array elements.
     *
     * @param strideSrc source stride. May be {@link JavaKind#Byte 8 bit}, {@link JavaKind#Char 16
     *            bit} or {@link JavaKind#Int 32 bit}.
     * @param strideDst target stride. May be {@link JavaKind#Byte 8 bit}, {@link JavaKind#Char 16
     *            bit} or {@link JavaKind#Int 32 bit}.
     * @param arraySrc source array.
     * @param offsetSrc offset to be added to arraySrc, in bytes. Must include array base offset!
     * @param arrayDst destination array.
     * @param offsetDst offset to be added to arrayDst, in bytes. Must include array base offset!
     * @param length length of the region to copy, scaled to strideDst.
     * @param extendMode sign- or zero-extend array elements when inflating to a bigger stride.
     */
    private AMD64ArrayCopyWithConversionsOp(LIRGeneratorTool tool, JavaKind strideSrc, JavaKind strideDst, Value arraySrc, Value offsetSrc, Value arrayDst, Value offsetDst, Value length,
                    int maxVectorSize, AMD64MacroAssembler.ExtendMode extendMode) {
        super(TYPE);
        this.strideSrc = strideSrc;
        this.strideDst = strideDst;
        this.extendMode = extendMode;

        assert ((AMD64) tool.target().arch).getFeatures().contains(CPUFeature.SSE2);

        assert this.strideSrc.isNumericInteger() && this.strideDst.isNumericInteger();

        this.scaleSrc = Objects.requireNonNull(Scale.fromInt(tool.getProviders().getMetaAccess().getArrayIndexScale(this.strideSrc)));
        this.scaleDst = Objects.requireNonNull(Scale.fromInt(tool.getProviders().getMetaAccess().getArrayIndexScale(this.strideDst)));
        this.op = getOp(scaleDst, scaleSrc);

        this.avxSize = ((AMD64) tool.target().arch).getFeatures().contains(op == Op.copy ? CPUFeature.AVX : CPUFeature.AVX2) && (maxVectorSize < 0 || maxVectorSize >= 32) ? AVXKind.AVXSize.YMM
                        : XMM;

        this.arraySrcTmp = this.arraySrc = arraySrc;
        this.offsetSrcTmp = this.offsetSrc = offsetSrc;
        this.arrayDstTmp = this.arrayDst = arrayDst;
        this.offsetDstTmp = this.offsetDst = offsetDst;
        this.lengthTmp = this.length = length;

        this.vectorTemp = new Value[getNumberOfRequiredVectorRegisters(op)];
        for (int i = 0; i < vectorTemp.length; i++) {
            vectorTemp[i] = tool.newVariable(LIRKind.value(useYMM() ? AMD64Kind.V256_BYTE : AMD64Kind.V128_BYTE));
        }
    }

    public static AMD64ArrayCopyWithConversionsOp movParamsAndCreate(LIRGeneratorTool tool, JavaKind strideSrc, JavaKind strideDst, Value arraySrc, Value offsetSrc, Value arrayDst, Value offsetDst,
                    Value length, int maxVectorSize, AMD64MacroAssembler.ExtendMode extendMode) {
        RegisterValue regArraySrc = REG_ARRAY_SRC.asValue(arraySrc.getValueKind());
        RegisterValue regOffsetSrc = REG_OFFSET_SRC.asValue(offsetSrc.getValueKind());
        RegisterValue regArrayDst = REG_ARRAY_DST.asValue(arrayDst.getValueKind());
        RegisterValue regOffsetDst = REG_OFFSET_DST.asValue(offsetDst.getValueKind());
        RegisterValue regLength = REG_LENGTH.asValue(length.getValueKind());
        tool.emitMove(regArraySrc, arraySrc);
        tool.emitMove(regOffsetSrc, offsetSrc);
        tool.emitMove(regArrayDst, arrayDst);
        tool.emitMove(regOffsetDst, offsetDst);
        tool.emitMove(regLength, length);
        return new AMD64ArrayCopyWithConversionsOp(tool, strideSrc, strideDst, regArraySrc, regOffsetSrc, regArrayDst, regOffsetDst, regLength, maxVectorSize, extendMode);
    }

    private static Op getOp(Scale scaleDst, Scale scaleSrc) {
        if (scaleDst.value == scaleSrc.value) {
            return Op.copy;
        }
        if (scaleDst.value < scaleSrc.value) {
            switch (scaleSrc) {
                case Times2:
                    assert scaleDst == Scale.Times1;
                    return Op.compressCharToByte;
                case Times4:
                    switch (scaleDst) {
                        case Times1:
                            return Op.compressIntToByte;
                        case Times2:
                            return Op.compressIntToChar;
                        default:
                            throw new UnsupportedOperationException();
                    }
                default:
                    throw new UnsupportedOperationException();
            }
        }
        switch (scaleSrc) {
            case Times1:
                switch (scaleDst) {
                    case Times2:
                        return Op.inflateByteToChar;
                    case Times4:
                        return Op.inflateByteToInt;
                    default:
                        throw new UnsupportedOperationException();
                }
            case Times2:
                assert scaleDst == Scale.Times4;
                return Op.inflateCharToInt;
            default:
                throw new UnsupportedOperationException();
        }
    }

    private static int getNumberOfRequiredVectorRegisters(Op op) {
        switch (op) {
            case compressCharToByte:
            case compressIntToChar:
                return 2;
            case compressIntToByte:
                return 5;
            default:
                return 1;
        }
    }

    @Override
    public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler asm) {
        Register src = asRegister(arraySrc);
        Register sro = asRegister(offsetSrc);
        Register dst = asRegister(arrayDst);
        Register dso = asRegister(offsetDst);
        Register len = asRegister(length);

        asm.leaq(src, new AMD64Address(src, sro, Scale.Times1));
        asm.leaq(dst, new AMD64Address(dst, dso, Scale.Times1));

        if (scaleSrc.value < scaleDst.value) {
            emitInflate(crb, asm, src, dst, len, sro);
        } else if (scaleSrc.value == scaleDst.value) {
            emitCopy(crb, asm, src, dst, len, sro);
        } else {
            emitCompress(crb, asm, src, dst, len, sro);
        }
    }

    /**
     * Compress array {@code src} into array {@code dst} using {@code PACKUSWB}/{@code PACKUSDW}.
     * CAUTION: This operation assumes that the upper bytes (which are remove by the compression) of
     * {@code src} are zero. Breaking this assumption will lead to incorrect results.
     */
    private void emitCompress(CompilationResultBuilder crb, AMD64MacroAssembler asm,
                    Register src,
                    Register dst,
                    Register len,
                    Register tmp) {
        Label labelScalarLoop = new Label();
        Label labelDone = new Label();

        if (asm.supports(AMD64.CPUFeature.SSE4_2)) {
            Label labelPackVectorLoop = new Label();
            Label labelPack16Bytes = new Label();
            Label labelPack8Bytes = new Label();
            Label labelCopyTail = new Label();

            int vectorSize = avxSize.getBytes() / strideDst.getByteCount();

            asm.movl(tmp, len);

            // tmp = tail count (in strideDst)
            asm.andl(tmp, vectorSize - 1);
            // len = vector count (in strideDst)
            asm.andlAndJcc(len, -vectorSize, ConditionFlag.Zero, useYMM() ? labelPack16Bytes : labelPack8Bytes, false);

            if (useYMM() && op == Op.compressIntToByte) {
                loadMask(crb, asm, asRegister(vectorTemp[4]), new byte[]{
                                0, 0, 0, 0,
                                4, 0, 0, 0,
                                1, 0, 0, 0,
                                5, 0, 0, 0,
                                2, 0, 0, 0,
                                6, 0, 0, 0,
                                3, 0, 0, 0,
                                7, 0, 0, 0,
                });
            }

            asm.leaq(src, new AMD64Address(src, len, scaleSrc));
            asm.leaq(dst, new AMD64Address(dst, len, scaleDst));
            asm.negq(len);

            // vectorized loop
            asm.align(crb.target.wordSize * 2);
            asm.bind(labelPackVectorLoop);
            packVector(asm, avxSize, src, dst, len, 0, false);
            asm.addqAndJcc(len, vectorSize, ConditionFlag.NotZero, labelPackVectorLoop, true);

            // vectorized tail
            packVector(asm, avxSize, src, dst, tmp, -avxSize.getBytes(), false);
            asm.jmp(labelDone);

            if (useYMM()) {
                asm.bind(labelPack16Bytes);
                int vectorSizeXMM = XMM.getBytes() / strideDst.getByteCount();
                asm.cmplAndJcc(tmp, vectorSizeXMM, ConditionFlag.Less, labelPack8Bytes, true);
                packVector(asm, XMM, src, dst, len, 0, true);
                packVector(asm, XMM, src, dst, tmp, -XMM.getBytes(), false);
                asm.jmpb(labelDone);
            }

            asm.bind(labelPack8Bytes);
            int vectorSizeQ = 8 / strideDst.getByteCount();
            asm.cmplAndJcc(tmp, vectorSizeQ, ConditionFlag.Less, labelCopyTail, true);

            // array is too small for vectorized loop, use half vectors
            // pack aligned to beginning
            pack8Bytes(asm, src, dst, len, 0, true);
            // pack aligned to end
            pack8Bytes(asm, src, dst, tmp, -8, false);
            asm.jmpb(labelDone);

            asm.bind(labelCopyTail);
            asm.movl(len, tmp);
        }

        asm.testlAndJcc(len, len, ConditionFlag.Zero, labelDone, true);
        asm.leaq(src, new AMD64Address(src, len, scaleSrc));
        asm.leaq(dst, new AMD64Address(dst, len, scaleDst));
        asm.negq(len);

        // scalar loop
        asm.bind(labelScalarLoop);
        switch (op) {
            case compressCharToByte:
                asm.movzwl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movb(new AMD64Address(dst, len, scaleDst), tmp);
                break;
            case compressIntToChar:
                asm.movl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movw(new AMD64Address(dst, len, scaleDst), tmp);
                break;
            case compressIntToByte:
                asm.movl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movb(new AMD64Address(dst, len, scaleDst), tmp);
                break;
        }
        asm.incqAndJcc(len, ConditionFlag.NotZero, labelScalarLoop, true);
        asm.bind(labelDone);
    }

    private void loadMask(CompilationResultBuilder crb, AMD64MacroAssembler asm, Register vecMask, byte[] mask) {
        int align = crb.dataBuilder.ensureValidDataAlignment(mask.length);
        movdqu(asm, avxSize, vecMask, (AMD64Address) crb.recordDataReferenceInCode(mask, align));
    }

    private void packVector(AMD64MacroAssembler asm, AVXKind.AVXSize vecSize, Register src, Register dst, Register index, int displacement, boolean direct) {
        int displacementSrc = displacement << scaleSrc.log2 - scaleDst.log2;
        Register vec1 = asRegister(vectorTemp[0]);
        Register vec2 = asRegister(vectorTemp[1]);
        movdqu(asm, vecSize, vec1, indexAddressOrDirect(src, index, displacementSrc, 0, direct));
        movdqu(asm, vecSize, vec2, indexAddressOrDirect(src, index, displacementSrc, vecSize.getBytes(), direct));
        switch (op) {
            case compressCharToByte:
                packuswb(asm, vecSize, vec1, vec2);
                break;
            case compressIntToChar:
                packusdw(asm, vecSize, vec1, vec2);
                break;
            case compressIntToByte:
                Register vec3 = asRegister(vectorTemp[2]);
                Register vec4 = asRegister(vectorTemp[3]);
                movdqu(asm, vecSize, vec3, indexAddressOrDirect(src, index, displacementSrc, vecSize.getBytes() * 2, direct));
                movdqu(asm, vecSize, vec4, indexAddressOrDirect(src, index, displacementSrc, vecSize.getBytes() * 3, direct));
                packusdw(asm, vecSize, vec1, vec2);
                packusdw(asm, vecSize, vec3, vec4);
                packuswb(asm, vecSize, vec1, vec3);
                break;
        }
        if (vecSize == YMM) {
            if (op == Op.compressIntToByte) {
                AMD64Assembler.VexRVMOp.VPERMD.emit(asm, vecSize, vec1, asRegister(vectorTemp[4]), vec1);
            } else {
                AMD64Assembler.VexRMIOp.VPERMQ.emit(asm, vecSize, vec1, vec1, 0b11011000);
            }
        }
        movdqu(asm, vecSize, new AMD64Address(dst, index, scaleDst, displacement), vec1);
    }

    private void pack8Bytes(AMD64MacroAssembler masm, Register src, Register dst, Register index, int displacement, boolean direct) {
        Register vec1 = asRegister(vectorTemp[0]);
        Register vec2 = asRegister(vectorTemp[1]);
        int displacementSrc = displacement << scaleSrc.log2 - scaleDst.log2;
        masm.movdqu(vec1, indexAddressOrDirect(src, index, displacementSrc, 0, direct));
        switch (op) {
            case compressCharToByte:
                masm.pxor(vec2, vec2);
                masm.packuswb(vec1, vec2);
                break;
            case compressIntToChar:
                masm.pxor(vec2, vec2);
                masm.packusdw(vec1, vec2);
                break;
            case compressIntToByte:
                masm.movdqu(vec2, indexAddressOrDirect(src, index, displacementSrc, 16, direct));
                masm.packusdw(vec1, vec2);
                masm.packuswb(vec1, vec2);
                break;
        }
        masm.movq(new AMD64Address(dst, index, scaleDst, displacement), vec1);
    }

    private AMD64Address indexAddressOrDirect(Register array, Register index, int baseOffset, int displacement, boolean direct) {
        return direct ? new AMD64Address(array, displacement) : new AMD64Address(array, index, scaleSrc, baseOffset + displacement);
    }

    private boolean useYMM() {
        return avxSize == AVXKind.AVXSize.YMM;
    }

    private void emitInflate(CompilationResultBuilder crb, AMD64MacroAssembler asm,
                    Register src,
                    Register dst,
                    Register len,
                    Register tmp) {
        Register vec = asRegister(vectorTemp[0]);
        Label labelScalarLoop = new Label();
        Label labelDone = new Label();

        asm.movl(tmp, len);

        if (asm.supports(AMD64.CPUFeature.SSE4_2)) {
            Label labelMainLoop = new Label();
            Label labelSkipXMMHalf = new Label();
            Label labelXMMTail = new Label();
            Label labelTail = new Label();

            int vectorSize = avxSize.getBytes() / strideDst.getByteCount();
            int vectorSizeXMM = XMM.getBytes() / strideDst.getByteCount();

            int scaleDelta = scaleDst.log2 - scaleSrc.log2;

            asm.andl(tmp, vectorSize - 1);
            asm.andlAndJcc(len, -vectorSize, ConditionFlag.Zero, useYMM() ? labelXMMTail : labelTail, true);

            asm.leaq(src, new AMD64Address(src, len, scaleSrc));
            asm.leaq(dst, new AMD64Address(dst, len, scaleDst));
            asm.negq(len);

            // vectorized loop
            asm.align(crb.target.wordSize * 2);
            asm.bind(labelMainLoop);
            pmovSZx(asm, avxSize, extendMode, vec, scaleDst, new AMD64Address(src, len, scaleSrc), scaleSrc);
            movdqu(asm, avxSize, new AMD64Address(dst, len, scaleDst), vec);
            asm.addqAndJcc(len, vectorSize, ConditionFlag.NotZero, labelMainLoop, true);

            // vectorized tail
            pmovSZx(asm, avxSize, extendMode, vec, scaleDst, new AMD64Address(src, tmp, scaleSrc, -avxSize.getBytes() >> scaleDelta), scaleSrc);
            movdqu(asm, avxSize, new AMD64Address(dst, tmp, scaleDst, -avxSize.getBytes()), vec);
            asm.jmpb(labelDone);

            if (useYMM()) {
                asm.bind(labelXMMTail);
                asm.cmplAndJcc(tmp, vectorSizeXMM, ConditionFlag.Less, labelTail, true);

                // half vector size
                pmovSZx(asm, XMM, extendMode, vec, scaleDst, new AMD64Address(src), scaleSrc);
                asm.movdqu(new AMD64Address(dst), vec);

                // half vector size tail
                pmovSZx(asm, XMM, extendMode, vec, scaleDst, new AMD64Address(src, tmp, scaleSrc, -16 >> scaleDelta), scaleSrc);
                asm.movdqu(new AMD64Address(dst, tmp, scaleDst, -16), vec);
                asm.jmpb(labelDone);
            }

            asm.bind(labelTail);
            asm.movl(len, tmp);

            // xmm half vector size
            if (op != Op.inflateByteToInt) {
                assert scaleDelta == 1;
                asm.cmplAndJcc(len, 4 >> scaleSrc.log2, ConditionFlag.Less, labelSkipXMMHalf, true);

                asm.movdl(vec, new AMD64Address(src));
                pmovSZx(asm, XMM, extendMode, vec, scaleDst, vec, scaleSrc);
                asm.movq(new AMD64Address(dst), vec);

                asm.movdl(vec, new AMD64Address(src, len, scaleSrc, -4));
                pmovSZx(asm, XMM, extendMode, vec, scaleDst, vec, scaleSrc);
                asm.movq(new AMD64Address(dst, len, scaleDst, -8), vec);
                asm.jmpb(labelDone);
            }

            asm.bind(labelSkipXMMHalf);
        }

        asm.testlAndJcc(len, len, ConditionFlag.Zero, labelDone, true);
        asm.leaq(src, new AMD64Address(src, len, scaleSrc));
        asm.leaq(dst, new AMD64Address(dst, len, scaleDst));
        asm.negq(len);

        // scalar loop
        asm.bind(labelScalarLoop);
        switch (op) {
            case inflateByteToChar:
                asm.movzbl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movw(new AMD64Address(dst, len, scaleDst), tmp);
                break;
            case inflateByteToInt:
                asm.movzbl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movl(new AMD64Address(dst, len, scaleDst), tmp);
                break;
            case inflateCharToInt:
                asm.movzwl(tmp, new AMD64Address(src, len, scaleSrc));
                asm.movl(new AMD64Address(dst, len, scaleDst), tmp);
                break;
        }
        asm.incqAndJcc(len, ConditionFlag.NotZero, labelScalarLoop, true);

        asm.bind(labelDone);
    }

    private void emitCopy(CompilationResultBuilder crb, AMD64MacroAssembler masm,
                    Register src,
                    Register dst,
                    Register len,
                    Register tmp) {
        Register vec = asRegister(vectorTemp[0]);
        Label labelTailXMM = new Label();
        Label labelTailQWORD = new Label();
        Label labelTailDWORD = new Label();
        Label labelTailWORD = new Label();
        Label labelTailBYTE = new Label();
        Label labelDone = new Label();

        int vectorSize = (useYMM() ? 32 : 16) / strideDst.getByteCount();

        masm.movl(tmp, len);

        masm.andl(tmp, vectorSize - 1);
        masm.andlAndJcc(len, -vectorSize, ConditionFlag.Zero, useYMM() ? labelTailXMM : labelTailQWORD, true);

        masm.leaq(src, new AMD64Address(src, len, scaleSrc));
        masm.leaq(dst, new AMD64Address(dst, len, scaleDst));
        masm.negq(len);

        Label labelYMMLoop = new Label();
        Label labelXMMLoop = new Label();

        if (useYMM()) {
            // vectorized loop
            masm.align(crb.target.wordSize * 2);
            masm.bind(labelYMMLoop);
            masm.vmovdqu(vec, new AMD64Address(src, len, scaleSrc));
            masm.vmovdqu(new AMD64Address(dst, len, scaleDst), vec);
            masm.addqAndJcc(len, vectorSize, ConditionFlag.NotZero, labelYMMLoop, true);

            // vectorized tail
            masm.vmovdqu(vec, new AMD64Address(src, tmp, scaleSrc, -32));
            masm.vmovdqu(new AMD64Address(dst, tmp, scaleDst, -32), vec);
            masm.jmpb(labelDone);

            // half vector size
            masm.bind(labelTailXMM);
            masm.cmplAndJcc(tmp, 16 / strideDst.getByteCount(), ConditionFlag.Less, labelTailQWORD, true);
            masm.movdqu(vec, new AMD64Address(src));
            masm.movdqu(new AMD64Address(dst), vec);

            // half vector size tail
            masm.movdqu(vec, new AMD64Address(src, tmp, scaleSrc, -16));
            masm.movdqu(new AMD64Address(dst, tmp, scaleDst, -16), vec);
            masm.jmpb(labelDone);

        } else {
            // xmm vectorized loop
            masm.align(crb.target.wordSize * 2);
            masm.bind(labelXMMLoop);
            masm.movdqu(vec, new AMD64Address(src, len, scaleSrc));
            masm.movdqu(new AMD64Address(dst, len, scaleDst), vec);
            masm.addqAndJcc(len, vectorSize, ConditionFlag.NotZero, labelXMMLoop, true);

            // xmm vectorized tail
            masm.movdqu(vec, new AMD64Address(src, tmp, scaleSrc, -16));
            masm.movdqu(new AMD64Address(dst, tmp, scaleDst, -16), vec);
            masm.jmpb(labelDone);
        }

        /*
         * Tails for less than XMM size
         *
         * Since the initial vector length check (len & -vectorSize) sets len to zero, and tmp was
         * set to the tail length (tmp & (vectorSize - 1), equal to array length if this code path
         * is hit), from this point on, tmp holds the array length, and len is used as the temporary
         * register for copying data.
         */

        masm.bind(labelTailQWORD);
        masm.cmplAndJcc(tmp, 8 / strideDst.getByteCount(), ConditionFlag.Less, labelTailDWORD, true);
        masm.movq(len, new AMD64Address(src));
        masm.movq(new AMD64Address(dst), len);

        masm.movq(len, new AMD64Address(src, tmp, scaleSrc, -8));
        masm.movq(new AMD64Address(dst, tmp, scaleDst, -8), len);
        masm.jmpb(labelDone);

        masm.bind(labelTailDWORD);
        if (scaleDst.value < 4) {
            masm.cmplAndJcc(tmp, 4 / strideDst.getByteCount(), ConditionFlag.Less, labelTailWORD, true);
        } else {
            masm.testlAndJcc(tmp, tmp, ConditionFlag.Zero, labelDone, true);
        }
        masm.movl(len, new AMD64Address(src));
        masm.movl(new AMD64Address(dst), len);
        masm.movl(len, new AMD64Address(src, tmp, scaleSrc, -4));
        masm.movl(new AMD64Address(dst, tmp, scaleDst, -4), len);

        if (scaleDst.value < 4) {
            masm.jmpb(labelDone);
            masm.bind(labelTailWORD);
            if (scaleDst.value < 2) {
                masm.cmplAndJcc(tmp, 2 / strideDst.getByteCount(), ConditionFlag.Less, labelTailBYTE, true);
            } else {
                masm.testlAndJcc(tmp, tmp, ConditionFlag.Zero, labelDone, true);
            }
            masm.movw(len, new AMD64Address(src));
            masm.movw(new AMD64Address(dst), len);
            masm.movw(len, new AMD64Address(src, tmp, scaleSrc, -2));
            masm.movw(new AMD64Address(dst, tmp, scaleDst, -2), len);
        }
        if (scaleDst.value < 2) {
            masm.jmpb(labelDone);
            masm.bind(labelTailBYTE);
            masm.testlAndJcc(tmp, tmp, ConditionFlag.Zero, labelDone, true);
            masm.movb(len, new AMD64Address(src));
            masm.movb(new AMD64Address(dst), len);
        }
        masm.bind(labelDone);
    }

    @Override
    public boolean needsClearUpperVectorRegisters() {
        return true;
    }
}
