+ Project Decription  

+ Implimented a Single Cycle MIPS CPU using VHDL in Xilinx enviorment
+ The cycle is mentioned in the Screen Shot uploaded
+ The main files of the project are 
+ adder32.vhd 
+ alu.vhd
+ control.vhd
+ cpu.vhd
+ full_adder.vhd
+ instr.vhd
+ lshift2.vhd
+ mem.vhd
+ mux.vhd
+ mux5.vhd
+ neg32.vhd
+ pc.vhd
+ regs.vhd
+ signextender.vhd
