// Seed: 215821868
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9,
    output wire id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri1 id_13,
    output tri id_14,
    input supply0 id_15,
    output tri id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output supply0 id_22,
    input tri1 id_23,
    output tri1 id_24,
    input wand id_25
);
  wire id_27, id_28;
  assign id_12 = 1 == 1;
endmodule
module module_1 (
    output wand id_0
    , id_24,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wor id_15,
    input wor id_16,
    output uwire id_17,
    output tri id_18,
    input wand id_19,
    input supply1 id_20,
    output wand id_21,
    input wire id_22
);
  wire id_25;
  module_0(
      id_20,
      id_9,
      id_18,
      id_19,
      id_22,
      id_12,
      id_2,
      id_22,
      id_6,
      id_9,
      id_6,
      id_5,
      id_17,
      id_7,
      id_21,
      id_19,
      id_8,
      id_3,
      id_19,
      id_18,
      id_6,
      id_10,
      id_21,
      id_2,
      id_15,
      id_20
  );
  assign id_24 = id_14 | 1'b0;
endmodule
