

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Wed Apr 25 13:26:54 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1292265|  1292265|  1292265|  1292265|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1292264|  1292264|    161533|          -|          -|     8|    no    |
        | + Loop 1.1              |   161530|   161530|      5570|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |     5568|     5568|       192|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      184|      184|        46|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    311|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        3|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     369|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      5|     815|   1480|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |nnet_fadd_32ns_32dEe_U1  |nnet_fadd_32ns_32dEe  |        0|      2|  205|  390|
    |nnet_fcmp_32ns_32fYi_U3  |nnet_fcmp_32ns_32fYi  |        0|      0|   66|  239|
    |nnet_fmul_32ns_32eOg_U2  |nnet_fmul_32ns_32eOg  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer1_bias_U       |conv_layer1_conv_bkb  |        0|  32|   4|     8|   32|     1|          256|
    |conv_layer1_weights_s_U  |conv_layer1_conv_cud  |        1|   0|   0|   128|   32|     1|         4096|
    |image_0_U                |conv_layer1_image_0   |        2|   0|   0|  1024|   32|     1|        32768|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                      |        3|  32|   4|  1160|   96|     3|        37120|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_offset_2_fu_345_p2  |     +    |      0|  0|  12|           3|           1|
    |filter_2_fu_225_p2      |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_256_p2           |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_268_p2           |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_244_p2      |     +    |      0|  0|  17|          10|           5|
    |row_offset_2_fu_284_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_29_fu_290_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_32_fu_351_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_68_fu_330_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_72_fu_373_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_73_fu_386_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_s_fu_312_p2         |     +    |      0|  0|  17|          10|          10|
    |tmp_50_fu_431_p2        |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_339_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_278_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_262_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond4_fu_250_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond5_fu_219_p2     |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_413_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_419_p2        |   icmp   |      0|  0|  18|          23|           1|
    |tmp_48_fu_425_p2        |    or    |      0|  0|   8|           1|           1|
    |a_assign_7_fu_437_p3    |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 311|         133|         115|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  113|         24|    1|         24|
    |col_offset_reg_193  |    9|          2|    3|          6|
    |filter_reg_110      |    9|          2|    4|          8|
    |grp_fu_204_p0       |   15|          3|   32|         96|
    |grp_fu_204_p1       |   15|          3|   32|         96|
    |i_reg_122           |    9|          2|    5|         10|
    |j_reg_146           |    9|          2|    5|         10|
    |phi_mul_reg_134     |    9|          2|   10|         20|
    |row_offset_reg_170  |    9|          2|    3|          6|
    |sum_1_reg_181       |    9|          2|   32|         64|
    |sum_reg_158         |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  215|         46|  159|        404|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_assign_7_reg_565             |  32|   0|   32|          0|
    |a_assign_reg_558               |  32|   0|   32|          0|
    |ap_CS_fsm                      |  23|   0|   23|          0|
    |col_offset_2_reg_523           |   3|   0|    3|          0|
    |col_offset_reg_193             |   3|   0|    3|          0|
    |conv_layer1_bias_loa_reg_471   |  32|   0|   32|          0|
    |conv_layer1_weights_1_reg_543  |  32|   0|   32|          0|
    |filter_2_reg_451               |   4|   0|    4|          0|
    |filter_reg_110                 |   4|   0|    4|          0|
    |i_6_reg_484                    |   5|   0|    5|          0|
    |i_reg_122                      |   5|   0|    5|          0|
    |image_0_load_reg_538           |  32|   0|   32|          0|
    |j_6_reg_492                    |   5|   0|    5|          0|
    |j_reg_146                      |   5|   0|    5|          0|
    |next_mul_reg_476               |  10|   0|   10|          0|
    |phi_mul_reg_134                |  10|   0|   10|          0|
    |row_offset_2_reg_500           |   3|   0|    3|          0|
    |row_offset_reg_170             |   3|   0|    3|          0|
    |sum_1_reg_181                  |  32|   0|   32|          0|
    |sum_reg_158                    |  32|   0|   32|          0|
    |tmp_103_cast_reg_510           |   3|   0|    6|          3|
    |tmp_29_reg_505                 |   5|   0|    5|          0|
    |tmp_35_reg_548                 |  32|   0|   32|          0|
    |tmp_68_reg_515                 |  14|   0|   14|          0|
    |tmp_cast1_reg_461              |   4|   0|    9|          5|
    |tmp_cast_reg_466               |   4|   0|   14|         10|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 369|   0|  387|         18|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

