Y. Okaniwa et al., "A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique," in IEEE Journal of Solid-State Circuits, vol. 40, no. 8, pp. 1680-1687, Aug. 2005, doi: 10.1109/JSSC.2005.852014. keywords: {Clocks;Bandwidth;CMOS technology;Laboratories;Costs;Inductors;High speed integrated circuits;Voltage;Optical devices;Educational technology;CMOS integrated circuits;comparators;high-speed integrated circuits},