<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3681" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3681{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3681{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3681{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3681{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_3681{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_3681{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3681{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t8_3681{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3681{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3681{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tb_3681{left:70px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_3681{left:668px;bottom:960px;}
#td_3681{left:679px;bottom:962px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#te_3681{left:70px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tf_3681{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tg_3681{left:70px;bottom:707px;letter-spacing:-0.19px;word-spacing:-1.07px;}
#th_3681{left:70px;bottom:690px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3681{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3681{left:70px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3681{left:70px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3681{left:70px;bottom:615px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3681{left:70px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3681{left:70px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3681{left:70px;bottom:516px;letter-spacing:0.14px;}
#tp_3681{left:152px;bottom:516px;letter-spacing:0.15px;}
#tq_3681{left:70px;bottom:492px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#tr_3681{left:70px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#ts_3681{left:70px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3681{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3681{left:70px;bottom:424px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tv_3681{left:70px;bottom:400px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tw_3681{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_3681{left:70px;bottom:366px;letter-spacing:-0.13px;}
#ty_3681{left:70px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tz_3681{left:70px;bottom:325px;letter-spacing:-0.17px;}
#t10_3681{left:70px;bottom:299px;}
#t11_3681{left:96px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_3681{left:96px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3681{left:96px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3681{left:96px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_3681{left:96px;bottom:235px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_3681{left:96px;bottom:218px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_3681{left:96px;bottom:201px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t18_3681{left:96px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3681{left:96px;bottom:162px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3681{left:96px;bottom:145px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#t1b_3681{left:96px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3681{left:332px;bottom:768px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1d_3681{left:433px;bottom:768px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t1e_3681{left:624px;bottom:857px;}
#t1f_3681{left:502px;bottom:857px;letter-spacing:-0.16px;}
#t1g_3681{left:219px;bottom:858px;letter-spacing:-0.16px;}
#t1h_3681{left:185px;bottom:877px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1i_3681{left:429px;bottom:875px;}
#t1j_3681{left:437px;bottom:877px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1k_3681{left:559px;bottom:837px;letter-spacing:-0.22px;}
#t1l_3681{left:520px;bottom:857px;}
#t1m_3681{left:413px;bottom:837px;letter-spacing:-0.17px;}
#t1n_3681{left:661px;bottom:840px;letter-spacing:-0.2px;}
#t1o_3681{left:243px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1p_3681{left:354px;bottom:859px;letter-spacing:-0.19px;word-spacing:1.05px;}
#t1q_3681{left:218px;bottom:799px;letter-spacing:-0.16px;word-spacing:0.02px;}

.s1_3681{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3681{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3681{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3681{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3681{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3681{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3681{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3681{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3681{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3681{font-size:10px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3681" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3681Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3681" style="-webkit-user-select: none;"><object width="935" height="1210" data="3681/3681.svg" type="image/svg+xml" id="pdf3681" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3681" class="t s1_3681">Vol. 3B </span><span id="t2_3681" class="t s1_3681">18-49 </span>
<span id="t3_3681" class="t s2_3681">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3681" class="t s3_3681">RMID may allow cache occupancy, memory bandwidth information or other monitoring data to be read back later </span>
<span id="t5_3681" class="t s3_3681">with monitoring event codes (retrieving data is discussed in a previous section). </span>
<span id="t6_3681" class="t s3_3681">The association of an application thread with an RMID requires an OS to program the per-logical-processor MSR </span>
<span id="t7_3681" class="t s3_3681">IA32_PQR_ASSOC at context swap time (updates may also be made at any other arbitrary points during program </span>
<span id="t8_3681" class="t s3_3681">execution such as application phase changes). The IA32_PQR_ASSOC MSR specifies the active RMID that moni- </span>
<span id="t9_3681" class="t s3_3681">toring hardware will use to tag internal operations, such as L3 cache requests. The layout of the MSR is shown in </span>
<span id="ta_3681" class="t s3_3681">Figure 18-23. Software specifies the active RMID to monitor in the IA32_PQR_ASSOC.RMID field. The width of the </span>
<span id="tb_3681" class="t s3_3681">RMID field can vary from one implementation to another, and is derived from Ceil (LOG </span>
<span id="tc_3681" class="t s4_3681">2 </span>
<span id="td_3681" class="t s3_3681">( 1 + CPUID.(EAX=0FH, </span>
<span id="te_3681" class="t s3_3681">ECX=0):EBX[31:0])). The value of IA32_PQR_ASSOC after power-on is 0. </span>
<span id="tf_3681" class="t s3_3681">In the initial implementation, the width of the RMID field is up to 10 bits wide, zero-referenced and fully encoded. </span>
<span id="tg_3681" class="t s3_3681">However, software must use CPUID to query the maximum RMID supported by the processor. If a value larger than </span>
<span id="th_3681" class="t s3_3681">the maximum RMID is written to IA32_PQR_ASSOC.RMID, a #GP(0) fault will be generated. </span>
<span id="ti_3681" class="t s3_3681">RMIDs have a global scope within the physical package- if an RMID is assigned to one logical processor then the </span>
<span id="tj_3681" class="t s3_3681">same RMID can be used to read multiple thread attributes later (for example, L3 cache occupancy or external </span>
<span id="tk_3681" class="t s3_3681">bandwidth from the L3 to the next level of the cache hierarchy). In a multiple LLC platform the RMIDs are to be </span>
<span id="tl_3681" class="t s3_3681">reassigned by the OS or VMM scheduler when an application is migrated across LLCs. </span>
<span id="tm_3681" class="t s3_3681">Note that in a situation where Monitoring supports multiple resource types, some upper range of RMIDs (e.g., </span>
<span id="tn_3681" class="t s3_3681">RMID 31) may only be supported by one resource type but not by another resource type. </span>
<span id="to_3681" class="t s5_3681">18.18.7 </span><span id="tp_3681" class="t s5_3681">Monitoring Resource Selection and Reporting Infrastructure </span>
<span id="tq_3681" class="t s3_3681">The reporting mechanism for Cache Monitoring Technology and other related features is architecturally exposed as </span>
<span id="tr_3681" class="t s3_3681">an MSR pair that can be programmed and read to measure various metrics such as the L3 cache occupancy (CMT) </span>
<span id="ts_3681" class="t s3_3681">and bandwidths (MBM) depending on the level of Monitoring support provided by the platform. Data is reported </span>
<span id="tt_3681" class="t s3_3681">back on a per-RMID basis. These events do not trigger based on event counts or trigger APIC interrupts (e.g., no </span>
<span id="tu_3681" class="t s3_3681">Performance Monitoring Interrupt occurs based on counts). Rather, they are used to sample counts explicitly. </span>
<span id="tv_3681" class="t s3_3681">The MSR pair for the shared resource monitoring features (CMT, MBM) is separate from and not shared with archi- </span>
<span id="tw_3681" class="t s3_3681">tectural Perfmon counters, meaning software can use these monitoring features simultaneously with the Perfmon </span>
<span id="tx_3681" class="t s3_3681">counters. </span>
<span id="ty_3681" class="t s3_3681">Access to the aggregated monitoring information is accomplished through the following programmable monitoring </span>
<span id="tz_3681" class="t s3_3681">MSRs: </span>
<span id="t10_3681" class="t s6_3681">• </span><span id="t11_3681" class="t s3_3681">IA32_QM_EVTSEL: This MSR provides a role similar to the event select MSRs for programmable performance </span>
<span id="t12_3681" class="t s3_3681">monitoring described in Chapter 18. The simplified layout of the MSR is shown in Figure 18-24. Bits </span>
<span id="t13_3681" class="t s3_3681">IA32_QM_EVTSEL.EvtID (bits 7:0) specify an event code of a supported resource type for hardware to report </span>
<span id="t14_3681" class="t s3_3681">monitored data associated with IA32_QM_EVTSEL.RMID (bits 41:32). Software can configure </span>
<span id="t15_3681" class="t s3_3681">IA32_QM_EVTSEL.RMID with any RMID that is active within the physical processor. The width of </span>
<span id="t16_3681" class="t s3_3681">IA32_QM_EVTSEL.RMID matches that of IA32_PQR_ASSOC.RMID. Supported event codes for the </span>
<span id="t17_3681" class="t s3_3681">IA32_QM_EVTSEL register are shown in Table 18-18. Note that valid event codes may not necessarily map </span>
<span id="t18_3681" class="t s3_3681">directly to the bit position used to enumerate support for the resource via CPUID. </span>
<span id="t19_3681" class="t s3_3681">Software can program an RMID / Event ID pair into the IA32_QM_EVTSEL MSR bit field to select an RMID to </span>
<span id="t1a_3681" class="t s3_3681">read a particular counter for a given resource. The currently supported list of Monitoring Event IDs is discussed </span>
<span id="t1b_3681" class="t s3_3681">in Section 18.18.5, which covers feature-specific details. </span>
<span id="t1c_3681" class="t s7_3681">Figure 18-23. </span><span id="t1d_3681" class="t s7_3681">IA32_PQR_ASSOC MSR </span>
<span id="t1e_3681" class="t s8_3681">0 </span><span id="t1f_3681" class="t s8_3681">10 </span><span id="t1g_3681" class="t s8_3681">63 </span>
<span id="t1h_3681" class="t s9_3681">Width of IA32_PQR_ASSOC.RMID field: Log </span>
<span id="t1i_3681" class="t sa_3681">2 </span>
<span id="t1j_3681" class="t s9_3681">( CPUID.(EAX=0FH, ECX=0H).EBX[31:0] +1) </span>
<span id="t1k_3681" class="t s8_3681">RMID </span>
<span id="t1l_3681" class="t s8_3681">9 </span>
<span id="t1m_3681" class="t s8_3681">Reserved </span>
<span id="t1n_3681" class="t s8_3681">IA32_PQR_ASSOC </span>
<span id="t1o_3681" class="t s8_3681">Reserved for CLOS* </span>
<span id="t1p_3681" class="t s8_3681">32 31 </span>
<span id="t1q_3681" class="t s8_3681">*See Section 17.18 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
