Archive Project report for DE10_Standard_GHRD
Wed May 28 15:04:54 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Wed May 28 15:04:54 2025 ;
; Revision Name          ; DE10_Standard_GHRD                    ;
; Top-level Entity Name  ; DE10_Standard_GHRD                    ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'DE10_Standard_GHRD.archive.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5028 megabytes
    Info: Processing ended: Wed May 28 15:04:54 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


+-----------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+
; AHIM/AHIM.sv                                                                                                    ;
; AHIM/ahim_config_pkg.sv                                                                                         ;
; AHIM/ahim_core_controller.sv                                                                                    ;
; AHIM/BP_ram.qip                                                                                                 ;
; AHIM/Breakpoint_RAM.qip                                                                                         ;
; AHIM/Breakpoint_RAM.v                                                                                           ;
; AHIM/dp_ram_ver.v                                                                                               ;
; AHIM/ocr_bridge_config_pkg.sv                                                                                   ;
; AHIM/ocr_rx_pkg.sv                                                                                              ;
; AHIM/OCR_RX_UNIT.sv                                                                                             ;
; AHIM/Result_FILO.sv                                                                                             ;
; AHIM/RX_UNIT.sv                                                                                                 ;
; AHIM/TX_UNIT.sv                                                                                                 ;
; db/stp1_auto_stripped.stp                                                                                       ;
; DE10_Standard_GHRD.qpf                                                                                          ;
; DE10_Standard_GHRD.qsf                                                                                          ;
; DE10_Standard_GHRD.sdc                                                                                          ;
; DE10_Standard_GHRD.v                                                                                            ;
; DE10_Standard_GHRD_assignment_defaults.qdf                                                                      ;
; ip/altsource_probe/hps_reset.qip                                                                                ;
; ip/altsource_probe/hps_reset.v                                                                                  ;
; ip/altsource_probe/hps_reset_bb.v                                                                               ;
; ip/debounce/debounce.v                                                                                          ;
; ip/edge_detect/altera_edge_detector.v                                                                           ;
; irq_controller_hw.tcl                                                                                           ;
; OCR_Accelerator_n/CON_B.mif                                                                                     ;
; OCR_Accelerator_n/CON_W.mif                                                                                     ;
; OCR_Accelerator_n/data_managment_unit.vhd                                                                       ;
; OCR_Accelerator_n/data_pack.vhd                                                                                 ;
; OCR_Accelerator_n/dmu_pack.vhd                                                                                  ;
; OCR_Accelerator_n/DP_RAM.vhd                                                                                    ;
; OCR_Accelerator_n/FCM_B.mif                                                                                     ;
; OCR_Accelerator_n/FCM_W.mif                                                                                     ;
; OCR_Accelerator_n/mem_pack.vhd                                                                                  ;
; OCR_Accelerator_n/Memory_CU.vhd                                                                                 ;
; OCR_Accelerator_n/MultiMultiplierEngine.vhd                                                                     ;
; OCR_Accelerator_n/multiplier_pack.vhd                                                                           ;
; OCR_Accelerator_n/OCR_Accelerator.vhd                                                                           ;
; OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd                                                                ;
; OCR_Accelerator_n/Parallel_Compute_Engine_16_pack.vhd                                                           ;
; OCR_Accelerator_n/rc_pack.vhd                                                                                   ;
; OCR_Accelerator_n/REL_O.mif                                                                                     ;
; OCR_Accelerator_n/Relu_out_FIFO.vhd                                                                             ;
; OCR_Accelerator_n/Results_comparator_Chars.vhd                                                                  ;
; OCR_Accelerator_n/System_SM.vhd                                                                                 ;
; OCR_Accelerator_n/XROM.vhd                                                                                      ;
; output_files/stp1.stp                                                                                           ;
; pio64_out_hw.tcl                                                                                                ;
; pio128_in.sv                                                                                                    ;
; pio128_in_with_fifo_hw.tcl                                                                                      ;
; soc_system.qsys                                                                                                 ;
; soc_system.sopcinfo                                                                                             ;
; soc_system/simulation/aldec/rivierapro_setup.tcl                                                                ;
; soc_system/simulation/cadence/cds.lib                                                                           ;
; soc_system/simulation/cadence/cds_libs/altera_common_sv_packages.cds.lib                                        ;
; soc_system/simulation/cadence/cds_libs/avalon_st_adapter.cds.lib                                                ;
; soc_system/simulation/cadence/cds_libs/avalon_st_adapter_001.cds.lib                                            ;
; soc_system/simulation/cadence/cds_libs/b2p.cds.lib                                                              ;
; soc_system/simulation/cadence/cds_libs/b2p_adapter.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/border.cds.lib                                                           ;
; soc_system/simulation/cadence/cds_libs/button_pio.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/cmd_demux.cds.lib                                                        ;
; soc_system/simulation/cadence/cds_libs/cmd_demux_002.cds.lib                                                    ;
; soc_system/simulation/cadence/cds_libs/cmd_demux_003.cds.lib                                                    ;
; soc_system/simulation/cadence/cds_libs/cmd_mux.cds.lib                                                          ;
; soc_system/simulation/cadence/cds_libs/cmd_mux_001.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/dipsw_pio.cds.lib                                                        ;
; soc_system/simulation/cadence/cds_libs/error_adapter_0.cds.lib                                                  ;
; soc_system/simulation/cadence/cds_libs/f2sdram_only_master.cds.lib                                              ;
; soc_system/simulation/cadence/cds_libs/fifo.cds.lib                                                             ;
; soc_system/simulation/cadence/cds_libs/fpga_interfaces.cds.lib                                                  ;
; soc_system/simulation/cadence/cds_libs/fpga_only_master_master_agent.cds.lib                                    ;
; soc_system/simulation/cadence/cds_libs/fpga_only_master_master_limiter.cds.lib                                  ;
; soc_system/simulation/cadence/cds_libs/fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter.cds.lib ;
; soc_system/simulation/cadence/cds_libs/fpga_only_master_master_translator.cds.lib                               ;
; soc_system/simulation/cadence/cds_libs/hps_0.cds.lib                                                            ;
; soc_system/simulation/cadence/cds_libs/hps_0_f2h_axi_slave_agent.cds.lib                                        ;
; soc_system/simulation/cadence/cds_libs/hps_0_h2f_axi_master_agent.cds.lib                                       ;
; soc_system/simulation/cadence/cds_libs/hps_io.cds.lib                                                           ;
; soc_system/simulation/cadence/cds_libs/ILC.cds.lib                                                              ;
; soc_system/simulation/cadence/cds_libs/irq_mapper.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/irq_mapper_001.cds.lib                                                   ;
; soc_system/simulation/cadence/cds_libs/irq_mapper_002.cds.lib                                                   ;
; soc_system/simulation/cadence/cds_libs/jtag_phy_embedded_in_jtag_master.cds.lib                                 ;
; soc_system/simulation/cadence/cds_libs/jtag_uart.cds.lib                                                        ;
; soc_system/simulation/cadence/cds_libs/led_pio.cds.lib                                                          ;
; soc_system/simulation/cadence/cds_libs/mm_bridge_0.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/mm_interconnect_0.cds.lib                                                ;
; soc_system/simulation/cadence/cds_libs/mm_interconnect_1.cds.lib                                                ;
; soc_system/simulation/cadence/cds_libs/mm_interconnect_2.cds.lib                                                ;
; soc_system/simulation/cadence/cds_libs/mm_interconnect_3.cds.lib                                                ;
; soc_system/simulation/cadence/cds_libs/onchip_memory2_0.cds.lib                                                 ;
; soc_system/simulation/cadence/cds_libs/onchip_memory2_0_s1_agent.cds.lib                                        ;
; soc_system/simulation/cadence/cds_libs/onchip_memory2_0_s1_burst_adapter.cds.lib                                ;
; soc_system/simulation/cadence/cds_libs/onchip_memory2_0_s1_translator.cds.lib                                   ;
; soc_system/simulation/cadence/cds_libs/p2b.cds.lib                                                              ;
; soc_system/simulation/cadence/cds_libs/p2b_adapter.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/router.cds.lib                                                           ;
; soc_system/simulation/cadence/cds_libs/router_001.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/router_002.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/router_003.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/router_004.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/router_005.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/rsp_demux.cds.lib                                                        ;
; soc_system/simulation/cadence/cds_libs/rsp_demux_001.cds.lib                                                    ;
; soc_system/simulation/cadence/cds_libs/rsp_mux.cds.lib                                                          ;
; soc_system/simulation/cadence/cds_libs/rsp_mux_002.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/rsp_mux_003.cds.lib                                                      ;
; soc_system/simulation/cadence/cds_libs/rst_controller.cds.lib                                                   ;
; soc_system/simulation/cadence/cds_libs/sysid_qsys.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/timing_adt.cds.lib                                                       ;
; soc_system/simulation/cadence/cds_libs/transacto.cds.lib                                                        ;
; soc_system/simulation/cadence/hdl.var                                                                           ;
; soc_system/simulation/cadence/ncsim_setup.sh                                                                    ;
; soc_system/simulation/mentor/msim_setup.tcl                                                                     ;
; soc_system/simulation/soc_system.sip                                                                            ;
; soc_system/simulation/soc_system.v                                                                              ;
; soc_system/simulation/submodules/aldec/hps_hmctl.v                                                              ;
; soc_system/simulation/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv       ;
; soc_system/simulation/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv         ;
; soc_system/simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                 ;
; soc_system/simulation/submodules/altera_avalon_clock_source.sv                                                  ;
; soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv                                                ;
; soc_system/simulation/submodules/altera_avalon_mm_bridge.v                                                      ;
; soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv                                                  ;
; soc_system/simulation/submodules/altera_avalon_packets_to_master.v                                              ;
; soc_system/simulation/submodules/altera_avalon_reset_source.sv                                                  ;
; soc_system/simulation/submodules/altera_avalon_sc_fifo.v                                                        ;
; soc_system/simulation/submodules/altera_avalon_st_bytes_to_packets.v                                            ;
; soc_system/simulation/submodules/altera_avalon_st_clock_crosser.v                                               ;
; soc_system/simulation/submodules/altera_avalon_st_idle_inserter.v                                               ;
; soc_system/simulation/submodules/altera_avalon_st_idle_remover.v                                                ;
; soc_system/simulation/submodules/altera_avalon_st_jtag_interface.sdc                                            ;
; soc_system/simulation/submodules/altera_avalon_st_jtag_interface.v                                              ;
; soc_system/simulation/submodules/altera_avalon_st_packets_to_bytes.v                                            ;
; soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v                                               ;
; soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv                                             ;
; soc_system/simulation/submodules/altera_default_burst_converter.sv                                              ;
; soc_system/simulation/submodules/altera_incr_burst_converter.sv                                                 ;
; soc_system/simulation/submodules/altera_jtag_dc_streaming.v                                                     ;
; soc_system/simulation/submodules/altera_jtag_sld_node.v                                                         ;
; soc_system/simulation/submodules/altera_jtag_streaming.v                                                        ;
; soc_system/simulation/submodules/altera_mem_if_avalon2apb_bridge.sv                                             ;
; soc_system/simulation/submodules/altera_mem_if_dll_cyclonev.sv                                                  ;
; soc_system/simulation/submodules/altera_mem_if_hhp_qseq_top.v                                                   ;
; soc_system/simulation/submodules/altera_mem_if_hps_memory_controller_top.sv                                     ;
; soc_system/simulation/submodules/altera_mem_if_oct_cyclonev.sv                                                  ;
; soc_system/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                                  ;
; soc_system/simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v                       ;
; soc_system/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                 ;
; soc_system/simulation/submodules/altera_merlin_address_alignment.sv                                             ;
; soc_system/simulation/submodules/altera_merlin_arbitrator.sv                                                    ;
; soc_system/simulation/submodules/altera_merlin_axi_master_ni.sv                                                 ;
; soc_system/simulation/submodules/altera_merlin_axi_slave_ni.sv                                                  ;
; soc_system/simulation/submodules/altera_merlin_burst_adapter.sv                                                 ;
; soc_system/simulation/submodules/altera_merlin_burst_adapter_13_1.sv                                            ;
; soc_system/simulation/submodules/altera_merlin_burst_adapter_new.sv                                             ;
; soc_system/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ;
; soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv                                            ;
; soc_system/simulation/submodules/altera_merlin_master_agent.sv                                                  ;
; soc_system/simulation/submodules/altera_merlin_master_translator.sv                                             ;
; soc_system/simulation/submodules/altera_merlin_reorder_memory.sv                                                ;
; soc_system/simulation/submodules/altera_merlin_slave_agent.sv                                                   ;
; soc_system/simulation/submodules/altera_merlin_slave_translator.sv                                              ;
; soc_system/simulation/submodules/altera_merlin_traffic_limiter.sv                                               ;
; soc_system/simulation/submodules/altera_merlin_width_adapter.sv                                                 ;
; soc_system/simulation/submodules/altera_reset_controller.sdc                                                    ;
; soc_system/simulation/submodules/altera_reset_controller.v                                                      ;
; soc_system/simulation/submodules/altera_reset_synchronizer.v                                                    ;
; soc_system/simulation/submodules/altera_std_synchronizer_nocut.v                                                ;
; soc_system/simulation/submodules/altera_wrap_burst_converter.sv                                                 ;
; soc_system/simulation/submodules/avalon_mm_pkg.sv                                                               ;
; soc_system/simulation/submodules/avalon_utilities_pkg.sv                                                        ;
; soc_system/simulation/submodules/hps.sopcinfo                                                                   ;
; soc_system/simulation/submodules/hps_AC_ROM.hex                                                                 ;
; soc_system/simulation/submodules/hps_inst_ROM.hex                                                               ;
; soc_system/simulation/submodules/hps_sdram.v                                                                    ;
; soc_system/simulation/submodules/hps_sdram_irq_mapper.sv                                                        ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1.v                                                  ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_avalon_st_adapter.v                                ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv               ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux.sv                                       ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux_001.sv                                   ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux.sv                                         ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux_001.sv                                     ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router.sv                                          ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_001.sv                                      ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_002.sv                                      ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_003.sv                                      ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux.sv                                         ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux_001.sv                                     ;
; soc_system/simulation/submodules/hps_sdram_mm_interconnect_2.v                                                  ;
; soc_system/simulation/submodules/hps_sdram_p0.sv                                                                ;
; soc_system/simulation/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                          ;
; soc_system/simulation/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                ;
; soc_system/simulation/submodules/hps_sdram_p0_acv_hard_memphy.v                                                 ;
; soc_system/simulation/submodules/hps_sdram_p0_acv_ldc.v                                                         ;
; soc_system/simulation/submodules/hps_sdram_p0_altdqdqs.v                                                        ;
; soc_system/simulation/submodules/hps_sdram_p0_clock_pair_generator.v                                            ;
; soc_system/simulation/submodules/hps_sdram_p0_generic_ddio.v                                                    ;
; soc_system/simulation/submodules/hps_sdram_p0_iss_probe.v                                                       ;
; soc_system/simulation/submodules/hps_sdram_p0_phy_csr.sv                                                        ;
; soc_system/simulation/submodules/hps_sdram_p0_reset.v                                                           ;
; soc_system/simulation/submodules/hps_sdram_p0_reset_sync.v                                                      ;
; soc_system/simulation/submodules/hps_sdram_pll.sv                                                               ;
; soc_system/simulation/submodules/hps_sequencer_mem.hex                                                          ;
; soc_system/simulation/submodules/hps_software/sequencer.c                                                       ;
; soc_system/simulation/submodules/hps_software/sequencer.h                                                       ;
; soc_system/simulation/submodules/hps_software/sequencer_defines.h                                               ;
; soc_system/simulation/submodules/interrupt_latency_counter.v                                                    ;
; soc_system/simulation/submodules/irq_detector.v                                                                 ;
; soc_system/simulation/submodules/mentor/hps_hmctl.v                                                             ;
; soc_system/simulation/submodules/mgc_axi_master.sv                                                              ;
; soc_system/simulation/submodules/mgc_axi_slave.sv                                                               ;
; soc_system/simulation/submodules/mgc_common_axi.sv                                                              ;
; soc_system/simulation/submodules/questa_mvc_svapi.svh                                                           ;
; soc_system/simulation/submodules/seq/seq.v                                                                      ;
; soc_system/simulation/submodules/seq/seq_addr_router.v                                                          ;
; soc_system/simulation/submodules/seq/seq_addr_router_001.v                                                      ;
; soc_system/simulation/submodules/seq/seq_addr_router_001_default_decode.v                                       ;
; soc_system/simulation/submodules/seq/seq_addr_router_default_decode.v                                           ;
; soc_system/simulation/submodules/seq/seq_altera_avalon_dc_fifo.v                                                ;
; soc_system/simulation/submodules/seq/seq_altera_avalon_mm_bridge.v                                              ;
; soc_system/simulation/submodules/seq/seq_altera_avalon_mm_clock_crossing_bridge.v                               ;
; soc_system/simulation/submodules/seq/seq_altera_avalon_sc_fifo.v                                                ;
; soc_system/simulation/submodules/seq/seq_altera_avalon_st_pipeline_base.v                                       ;
; soc_system/simulation/submodules/seq/seq_altera_hhp_apb2avalon_bridge.v                                         ;
; soc_system/simulation/submodules/seq/seq_altera_mem_if_simple_avalon_mm_bridge.v                                ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_arb_adder.v                                              ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_arbitrator.v                                             ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_burst_uncompressor.v                                     ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_master_agent.v                                           ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_master_translator.v                                      ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_slave_agent.v                                            ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_slave_translator.v                                       ;
; soc_system/simulation/submodules/seq/seq_altera_merlin_traffic_limiter.v                                        ;
; soc_system/simulation/submodules/seq/seq_cmd_xbar_demux.v                                                       ;
; soc_system/simulation/submodules/seq/seq_cmd_xbar_demux_001.v                                                   ;
; soc_system/simulation/submodules/seq/seq_cmd_xbar_mux.v                                                         ;
; soc_system/simulation/submodules/seq/seq_hhp_decompress_avl_mm_bridge.v                                         ;
; soc_system/simulation/submodules/seq/seq_id_router.v                                                            ;
; soc_system/simulation/submodules/seq/seq_id_router_default_decode.v                                             ;
; soc_system/simulation/submodules/seq/seq_reg_file.v                                                             ;
; soc_system/simulation/submodules/seq/seq_rsp_xbar_demux.v                                                       ;
; soc_system/simulation/submodules/seq/seq_rsp_xbar_mux.v                                                         ;
; soc_system/simulation/submodules/seq/seq_scc_hhp_phase_decode.v                                                 ;
; soc_system/simulation/submodules/seq/seq_scc_hhp_wrapper.v                                                      ;
; soc_system/simulation/submodules/seq/seq_scc_mgr.v                                                              ;
; soc_system/simulation/submodules/seq/seq_scc_reg_file.v                                                         ;
; soc_system/simulation/submodules/seq/seq_trk_mgr.v                                                              ;
; soc_system/simulation/submodules/seq_lib/alt_mem_ddrx_buffer.v                                                  ;
; soc_system/simulation/submodules/seq_lib/alt_mem_ddrx_fifo.v                                                    ;
; soc_system/simulation/submodules/seq_lib/hmctl_synchronizer.v                                                   ;
; soc_system/simulation/submodules/soc_system_button_pio.v                                                        ;
; soc_system/simulation/submodules/soc_system_dipsw_pio.v                                                         ;
; soc_system/simulation/submodules/soc_system_f2sdram_only_master.v                                               ;
; soc_system/simulation/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                                  ;
; soc_system/simulation/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                                  ;
; soc_system/simulation/submodules/soc_system_f2sdram_only_master_timing_adt.sv                                   ;
; soc_system/simulation/submodules/soc_system_hps_0.v                                                             ;
; soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces.sv                                            ;
; soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv                         ;
; soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv                        ;
; soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv                          ;
; soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv                         ;
; soc_system/simulation/submodules/soc_system_hps_0_hps_io.v                                                      ;
; soc_system/simulation/submodules/soc_system_hps_0_hps_io_border.sv                                              ;
; soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv                                       ;
; soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv                                       ;
; soc_system/simulation/submodules/soc_system_irq_mapper.sv                                                       ;
; soc_system/simulation/submodules/soc_system_irq_mapper_001.sv                                                   ;
; soc_system/simulation/submodules/soc_system_irq_mapper_002.sv                                                   ;
; soc_system/simulation/submodules/soc_system_jtag_uart.v                                                         ;
; soc_system/simulation/submodules/soc_system_led_pio.v                                                           ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0.v                                                 ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                               ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                           ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv          ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv              ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                                  ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv                                  ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                                    ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_router.sv                                         ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_router_002.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_router_003.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_router_004.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_router_005.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv                                  ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                                    ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv                                    ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1.v                                                 ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_router.sv                                         ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_router_002.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2.v                                                 ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_router.sv                                         ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_router_001.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3.v                                                 ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                               ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv              ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                                      ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_router.sv                                         ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_router_001.sv                                     ;
; soc_system/simulation/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                                        ;
; soc_system/simulation/submodules/soc_system_onchip_memory2_0.hex                                                ;
; soc_system/simulation/submodules/soc_system_onchip_memory2_0.v                                                  ;
; soc_system/simulation/submodules/soc_system_sysid_qsys.v                                                        ;
; soc_system/simulation/submodules/state_machine_counter.v                                                        ;
; soc_system/simulation/submodules/verbosity_pkg.sv                                                               ;
; soc_system/simulation/synopsys/vcs/vcs_setup.sh                                                                 ;
; soc_system/simulation/synopsys/vcsmx/synopsys_sim.setup                                                         ;
; soc_system/simulation/synopsys/vcsmx/vcsmx_setup.sh                                                             ;
; soc_system/soc_system.bsf                                                                                       ;
; soc_system/soc_system.cmp                                                                                       ;
; soc_system/soc_system.csv                                                                                       ;
; soc_system/soc_system.html                                                                                      ;
; soc_system/soc_system.spd                                                                                       ;
; soc_system/soc_system.xml                                                                                       ;
; soc_system/soc_system_bb.v                                                                                      ;
; soc_system/soc_system_generation.rpt                                                                            ;
; soc_system/soc_system_generation.rpt.1                                                                          ;
; soc_system/soc_system_generation_previous.rpt                                                                   ;
; soc_system/soc_system_inst.v                                                                                    ;
; soc_system/soc_system_inst.vhd                                                                                  ;
; soc_system/synthesis/../../soc_system.qsys                                                                      ;
; soc_system/synthesis/../../soc_system.sopcinfo                                                                  ;
; soc_system/synthesis/../soc_system.cmp                                                                          ;
; soc_system/synthesis/soc_system.debuginfo                                                                       ;
; soc_system/synthesis/soc_system.qip                                                                             ;
; soc_system/synthesis/soc_system.regmap                                                                          ;
; soc_system/synthesis/soc_system.v                                                                               ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                                   ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                  ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                       ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                         ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                                 ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                              ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                               ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                                  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                      ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                          ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                                         ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                            ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                              ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                     ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                           ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                 ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                    ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                               ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                  ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                                     ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                       ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                     ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                 ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                                  ;
; soc_system/synthesis/submodules/credit_producer.v                                                               ;
; soc_system/synthesis/submodules/hps.pre.xml                                                                     ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                                  ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                                ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                     ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                                         ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                                     ;
; soc_system/synthesis/submodules/intr_capturer.v                                                                 ;
; soc_system/synthesis/submodules/irq_controller.sv                                                               ;
; soc_system/synthesis/submodules/irq_detector.v                                                                  ;
; soc_system/synthesis/submodules/pio128_in.sv                                                                    ;
; soc_system/synthesis/submodules/pio128_in_with_fifo.sv                                                          ;
; soc_system/synthesis/submodules/pio128_in_with_fifo.sv.bak                                                      ;
; soc_system/synthesis/submodules/pio128_out.sv                                                                   ;
; soc_system/synthesis/submodules/pio128_out.sv.bak                                                               ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                       ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                          ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                        ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                  ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                          ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                        ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                               ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                          ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                          ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                          ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                                         ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                          ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                                ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                                   ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                                   ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                                    ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                                            ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                                       ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                               ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                        ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                                    ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                                    ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                          ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                            ;
; soc_system/synthesis/submodules/soc_system_master_non_sec.v                                                     ;
; soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv                                        ;
; soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv                                        ;
; soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                                         ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                                 ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                                   ;
; soc_system/synthesis/submodules/soc_system_pio_0.v                                                              ;
; soc_system/synthesis/submodules/soc_system_pio_commade.v                                                        ;
; soc_system/synthesis/submodules/soc_system_pio_status.v                                                         ;
; soc_system/synthesis/submodules/soc_system_pio_status.v.bak                                                     ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                                         ;
; soc_system/synthesis/submodules/state_machine_counter.v                                                         ;
+-----------------------------------------------------------------------------------------------------------------+


