
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002db8  08002db8  00012db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002de8  08002de8  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002de8  08002de8  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002de8  08002de8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002de8  08002de8  00012de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dec  08002dec  00012dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  20000090  08002e80  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08002e80  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f20  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c58  00000000  00000000  00029fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002bc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002c688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017207  00000000  00000000  0002cfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4f4  00000000  00000000  000441bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082570  00000000  00000000  000506b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2c23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000282c  00000000  00000000  000d2c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002da0 	.word	0x08002da0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002da0 	.word	0x08002da0

0800014c <isButtonPressed>:

GPIO_TypeDef* BUTTON_PORT[NUM_OF_BUTTONS] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port};
uint16_t BUTTON_PIN[NUM_OF_BUTTONS] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};

//------------------------
int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index]){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b00      	cmp	r3, #0
 800015e:	d006      	beq.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000ac 	.word	0x200000ac

08000180 <getKeyInput>:

//------------------------
void getKeyInput(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b084      	sub	sp, #16
 8000184:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_OF_BUTTONS; i++){
 8000186:	2300      	movs	r3, #0
 8000188:	60fb      	str	r3, [r7, #12]
 800018a:	e0a1      	b.n	80002d0 <getKeyInput+0x150>
		KeyReg2[i] = KeyReg1[i];
 800018c:	4a55      	ldr	r2, [pc, #340]	; (80002e4 <getKeyInput+0x164>)
 800018e:	68fb      	ldr	r3, [r7, #12]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4954      	ldr	r1, [pc, #336]	; (80002e8 <getKeyInput+0x168>)
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 800019c:	4a53      	ldr	r2, [pc, #332]	; (80002ec <getKeyInput+0x16c>)
 800019e:	68fb      	ldr	r3, [r7, #12]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	494f      	ldr	r1, [pc, #316]	; (80002e4 <getKeyInput+0x164>)
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 80001ac:	4a50      	ldr	r2, [pc, #320]	; (80002f0 <getKeyInput+0x170>)
 80001ae:	68fb      	ldr	r3, [r7, #12]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	494f      	ldr	r1, [pc, #316]	; (80002f4 <getKeyInput+0x174>)
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001bc:	4619      	mov	r1, r3
 80001be:	4610      	mov	r0, r2
 80001c0:	f001 fdc2 	bl	8001d48 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4619      	mov	r1, r3
 80001c8:	4a48      	ldr	r2, [pc, #288]	; (80002ec <getKeyInput+0x16c>)
 80001ca:	68fb      	ldr	r3, [r7, #12]
 80001cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001d0:	4a46      	ldr	r2, [pc, #280]	; (80002ec <getKeyInput+0x16c>)
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	4942      	ldr	r1, [pc, #264]	; (80002e4 <getKeyInput+0x164>)
 80001da:	68fb      	ldr	r3, [r7, #12]
 80001dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001e0:	429a      	cmp	r2, r3
 80001e2:	d172      	bne.n	80002ca <getKeyInput+0x14a>
 80001e4:	4a3f      	ldr	r2, [pc, #252]	; (80002e4 <getKeyInput+0x164>)
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	493e      	ldr	r1, [pc, #248]	; (80002e8 <getKeyInput+0x168>)
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d168      	bne.n	80002ca <getKeyInput+0x14a>
			if (KeyReg3[i] != KeyReg2[i]){
 80001f8:	4a3f      	ldr	r2, [pc, #252]	; (80002f8 <getKeyInput+0x178>)
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	4939      	ldr	r1, [pc, #228]	; (80002e8 <getKeyInput+0x168>)
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000208:	429a      	cmp	r2, r3
 800020a:	d03f      	beq.n	800028c <getKeyInput+0x10c>
				KeyReg3[i] = KeyReg2[i];
 800020c:	4a36      	ldr	r2, [pc, #216]	; (80002e8 <getKeyInput+0x168>)
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	4938      	ldr	r1, [pc, #224]	; (80002f8 <getKeyInput+0x178>)
 8000216:	68fb      	ldr	r3, [r7, #12]
 8000218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 800021c:	4a36      	ldr	r2, [pc, #216]	; (80002f8 <getKeyInput+0x178>)
 800021e:	68fb      	ldr	r3, [r7, #12]
 8000220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d150      	bne.n	80002ca <getKeyInput+0x14a>
					TimeOutForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 8000228:	4a34      	ldr	r2, [pc, #208]	; (80002fc <getKeyInput+0x17c>)
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	2164      	movs	r1, #100	; 0x64
 800022e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_flag[i] = 1;
 8000232:	4a33      	ldr	r2, [pc, #204]	; (8000300 <getKeyInput+0x180>)
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	2101      	movs	r1, #1
 8000238:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	                uint32_t now = HAL_GetTick();
 800023c:	f001 faf2 	bl	8001824 <HAL_GetTick>
 8000240:	6078      	str	r0, [r7, #4]
	                button_time[i] = now;
 8000242:	4930      	ldr	r1, [pc, #192]	; (8000304 <getKeyInput+0x184>)
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	687a      	ldr	r2, [r7, #4]
 8000248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	                //check another button
	                for (int j = 0; j < NUM_OF_BUTTONS; j++) {
 800024c:	2300      	movs	r3, #0
 800024e:	60bb      	str	r3, [r7, #8]
 8000250:	e018      	b.n	8000284 <getKeyInput+0x104>
	                    if (j != i && (now - button_time[j]) <= COMBO_THRESHOLD) {
 8000252:	68ba      	ldr	r2, [r7, #8]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	429a      	cmp	r2, r3
 8000258:	d011      	beq.n	800027e <getKeyInput+0xfe>
 800025a:	4a2a      	ldr	r2, [pc, #168]	; (8000304 <getKeyInput+0x184>)
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000262:	687a      	ldr	r2, [r7, #4]
 8000264:	1ad3      	subs	r3, r2, r3
 8000266:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800026a:	d808      	bhi.n	800027e <getKeyInput+0xfe>
	                        combo_flag = 1;
 800026c:	4b26      	ldr	r3, [pc, #152]	; (8000308 <getKeyInput+0x188>)
 800026e:	2201      	movs	r2, #1
 8000270:	601a      	str	r2, [r3, #0]
	                        combo_pair[0] = j;
 8000272:	4a26      	ldr	r2, [pc, #152]	; (800030c <getKeyInput+0x18c>)
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	6013      	str	r3, [r2, #0]
	                        combo_pair[1] = i;
 8000278:	4a24      	ldr	r2, [pc, #144]	; (800030c <getKeyInput+0x18c>)
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	6053      	str	r3, [r2, #4]
	                for (int j = 0; j < NUM_OF_BUTTONS; j++) {
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	3301      	adds	r3, #1
 8000282:	60bb      	str	r3, [r7, #8]
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	2b02      	cmp	r3, #2
 8000288:	dde3      	ble.n	8000252 <getKeyInput+0xd2>
 800028a:	e01e      	b.n	80002ca <getKeyInput+0x14a>
	                    }
	                }
				}
			} else {
				TimeOutForKeyPress[i]--;
 800028c:	4a1b      	ldr	r2, [pc, #108]	; (80002fc <getKeyInput+0x17c>)
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000294:	1e5a      	subs	r2, r3, #1
 8000296:	4919      	ldr	r1, [pc, #100]	; (80002fc <getKeyInput+0x17c>)
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 800029e:	4a17      	ldr	r2, [pc, #92]	; (80002fc <getKeyInput+0x17c>)
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d10f      	bne.n	80002ca <getKeyInput+0x14a>
					TimeOutForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 80002aa:	4a14      	ldr	r2, [pc, #80]	; (80002fc <getKeyInput+0x17c>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	2164      	movs	r1, #100	; 0x64
 80002b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					if (KeyReg3[i] == PRESSED_STATE){
 80002b4:	4a10      	ldr	r2, [pc, #64]	; (80002f8 <getKeyInput+0x178>)
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d104      	bne.n	80002ca <getKeyInput+0x14a>
						button_flag[i] = 1;
 80002c0:	4a0f      	ldr	r2, [pc, #60]	; (8000300 <getKeyInput+0x180>)
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	2101      	movs	r1, #1
 80002c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_OF_BUTTONS; i++){
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	3301      	adds	r3, #1
 80002ce:	60fb      	str	r3, [r7, #12]
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	f77f af5a 	ble.w	800018c <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80002d8:	bf00      	nop
 80002da:	bf00      	nop
 80002dc:	3710      	adds	r7, #16
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	2000000c 	.word	0x2000000c
 80002e8:	20000018 	.word	0x20000018
 80002ec:	20000000 	.word	0x20000000
 80002f0:	20000044 	.word	0x20000044
 80002f4:	20000050 	.word	0x20000050
 80002f8:	20000024 	.word	0x20000024
 80002fc:	20000030 	.word	0x20000030
 8000300:	200000ac 	.word	0x200000ac
 8000304:	200000b8 	.word	0x200000b8
 8000308:	200000c4 	.word	0x200000c4
 800030c:	2000003c 	.word	0x2000003c

08000310 <isComboPressed>:
int isComboPressed() {
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
    if (combo_flag) {
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <isComboPressed+0x20>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d004      	beq.n	8000326 <isComboPressed+0x16>
        combo_flag = 0;
 800031c:	4b04      	ldr	r3, [pc, #16]	; (8000330 <isComboPressed+0x20>)
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
        return 1;
 8000322:	2301      	movs	r3, #1
 8000324:	e000      	b.n	8000328 <isComboPressed+0x18>
    }
    return 0;
 8000326:	2300      	movs	r3, #0
}
 8000328:	4618      	mov	r0, r3
 800032a:	46bd      	mov	sp, r7
 800032c:	bc80      	pop	{r7}
 800032e:	4770      	bx	lr
 8000330:	200000c4 	.word	0x200000c4

08000334 <fsm_automatic_run>:
 *      Author: Admin
 */

#include "fsm_automatic.h"

void fsm_automatic_run() {
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
	switch (status) {
 8000338:	4b94      	ldr	r3, [pc, #592]	; (800058c <fsm_automatic_run+0x258>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b04      	cmp	r3, #4
 800033e:	f200 8194 	bhi.w	800066a <fsm_automatic_run+0x336>
 8000342:	a201      	add	r2, pc, #4	; (adr r2, 8000348 <fsm_automatic_run+0x14>)
 8000344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000348:	0800035d 	.word	0x0800035d
 800034c:	08000387 	.word	0x08000387
 8000350:	08000431 	.word	0x08000431
 8000354:	080004e3 	.word	0x080004e3
 8000358:	080005ad 	.word	0x080005ad
		case INIT_SYS:
			status = AUTO_RED_GREEN;
 800035c:	4b8b      	ldr	r3, [pc, #556]	; (800058c <fsm_automatic_run+0x258>)
 800035e:	2201      	movs	r2, #1
 8000360:	601a      	str	r2, [r3, #0]
			setTimer(0, 250);
 8000362:	21fa      	movs	r1, #250	; 0xfa
 8000364:	2000      	movs	r0, #0
 8000366:	f001 f8e5 	bl	8001534 <setTimer>
			setTimer(1, 1000);
 800036a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800036e:	2001      	movs	r0, #1
 8000370:	f001 f8e0 	bl	8001534 <setTimer>
			counterB = T_RED;
 8000374:	4b86      	ldr	r3, [pc, #536]	; (8000590 <fsm_automatic_run+0x25c>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a86      	ldr	r2, [pc, #536]	; (8000594 <fsm_automatic_run+0x260>)
 800037a:	6013      	str	r3, [r2, #0]
			counterA = T_GREEN;
 800037c:	4b86      	ldr	r3, [pc, #536]	; (8000598 <fsm_automatic_run+0x264>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a86      	ldr	r2, [pc, #536]	; (800059c <fsm_automatic_run+0x268>)
 8000382:	6013      	str	r3, [r2, #0]
			// T_RED_modify = T_RED;
			// T_GREEN_modify = T_GREEN;
			// T_YELLOW_modify = T_YELLOW;
			break;
 8000384:	e171      	b.n	800066a <fsm_automatic_run+0x336>

		case AUTO_RED_GREEN:
			if (isTimerExpire(0)) {
 8000386:	2000      	movs	r0, #0
 8000388:	f001 f8fc 	bl	8001584 <isTimerExpire>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d023      	beq.n	80003da <fsm_automatic_run+0xa6>
				update7SEGBuffer(counterA, counterB);
 8000392:	4b82      	ldr	r3, [pc, #520]	; (800059c <fsm_automatic_run+0x268>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	4a7f      	ldr	r2, [pc, #508]	; (8000594 <fsm_automatic_run+0x260>)
 8000398:	6812      	ldr	r2, [r2, #0]
 800039a:	4611      	mov	r1, r2
 800039c:	4618      	mov	r0, r3
 800039e:	f001 f887 	bl	80014b0 <update7SEGBuffer>
				setTrafficLight(status);
 80003a2:	4b7a      	ldr	r3, [pc, #488]	; (800058c <fsm_automatic_run+0x258>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 fcba 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80003ac:	2120      	movs	r1, #32
 80003ae:	487c      	ldr	r0, [pc, #496]	; (80005a0 <fsm_automatic_run+0x26c>)
 80003b0:	f001 fcf9 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 80003b4:	4b7b      	ldr	r3, [pc, #492]	; (80005a4 <fsm_automatic_run+0x270>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	1c5a      	adds	r2, r3, #1
 80003ba:	497a      	ldr	r1, [pc, #488]	; (80005a4 <fsm_automatic_run+0x270>)
 80003bc:	600a      	str	r2, [r1, #0]
 80003be:	4618      	mov	r0, r3
 80003c0:	f000 ffea 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 80003c4:	4b77      	ldr	r3, [pc, #476]	; (80005a4 <fsm_automatic_run+0x270>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b03      	cmp	r3, #3
 80003ca:	dd02      	ble.n	80003d2 <fsm_automatic_run+0x9e>
 80003cc:	4b75      	ldr	r3, [pc, #468]	; (80005a4 <fsm_automatic_run+0x270>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 80003d2:	21fa      	movs	r1, #250	; 0xfa
 80003d4:	2000      	movs	r0, #0
 80003d6:	f001 f8ad 	bl	8001534 <setTimer>
			}
			if (isTimerExpire(1)) {
 80003da:	2001      	movs	r0, #1
 80003dc:	f001 f8d2 	bl	8001584 <isTimerExpire>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d00e      	beq.n	8000404 <fsm_automatic_run+0xd0>
				--counterA;
 80003e6:	4b6d      	ldr	r3, [pc, #436]	; (800059c <fsm_automatic_run+0x268>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	3b01      	subs	r3, #1
 80003ec:	4a6b      	ldr	r2, [pc, #428]	; (800059c <fsm_automatic_run+0x268>)
 80003ee:	6013      	str	r3, [r2, #0]
				--counterB;
 80003f0:	4b68      	ldr	r3, [pc, #416]	; (8000594 <fsm_automatic_run+0x260>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	3b01      	subs	r3, #1
 80003f6:	4a67      	ldr	r2, [pc, #412]	; (8000594 <fsm_automatic_run+0x260>)
 80003f8:	6013      	str	r3, [r2, #0]
				setTimer(1, 1000);
 80003fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003fe:	2001      	movs	r0, #1
 8000400:	f001 f898 	bl	8001534 <setTimer>
			}
			if (counterA <= 0) {
 8000404:	4b65      	ldr	r3, [pc, #404]	; (800059c <fsm_automatic_run+0x268>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	dc06      	bgt.n	800041a <fsm_automatic_run+0xe6>
				status = AUTO_RED_YELLOW;
 800040c:	4b5f      	ldr	r3, [pc, #380]	; (800058c <fsm_automatic_run+0x258>)
 800040e:	2202      	movs	r2, #2
 8000410:	601a      	str	r2, [r3, #0]
				counterA = T_YELLOW;
 8000412:	4b65      	ldr	r3, [pc, #404]	; (80005a8 <fsm_automatic_run+0x274>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4a61      	ldr	r2, [pc, #388]	; (800059c <fsm_automatic_run+0x268>)
 8000418:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 800041a:	2000      	movs	r0, #0
 800041c:	f7ff fe96 	bl	800014c <isButtonPressed>
 8000420:	4603      	mov	r3, r0
 8000422:	2b01      	cmp	r3, #1
 8000424:	f040 811a 	bne.w	800065c <fsm_automatic_run+0x328>
				status = MAN_RED_GREEN; // MODE1 -> MODE2
 8000428:	4b58      	ldr	r3, [pc, #352]	; (800058c <fsm_automatic_run+0x258>)
 800042a:	2205      	movs	r2, #5
 800042c:	601a      	str	r2, [r3, #0]
			}
			break;
 800042e:	e115      	b.n	800065c <fsm_automatic_run+0x328>

		case AUTO_RED_YELLOW:
			if (isTimerExpire(0)) {
 8000430:	2000      	movs	r0, #0
 8000432:	f001 f8a7 	bl	8001584 <isTimerExpire>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d023      	beq.n	8000484 <fsm_automatic_run+0x150>
				update7SEGBuffer(counterA, counterB);
 800043c:	4b57      	ldr	r3, [pc, #348]	; (800059c <fsm_automatic_run+0x268>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a54      	ldr	r2, [pc, #336]	; (8000594 <fsm_automatic_run+0x260>)
 8000442:	6812      	ldr	r2, [r2, #0]
 8000444:	4611      	mov	r1, r2
 8000446:	4618      	mov	r0, r3
 8000448:	f001 f832 	bl	80014b0 <update7SEGBuffer>
				setTrafficLight(status);
 800044c:	4b4f      	ldr	r3, [pc, #316]	; (800058c <fsm_automatic_run+0x258>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4618      	mov	r0, r3
 8000452:	f000 fc65 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000456:	2120      	movs	r1, #32
 8000458:	4851      	ldr	r0, [pc, #324]	; (80005a0 <fsm_automatic_run+0x26c>)
 800045a:	f001 fca4 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 800045e:	4b51      	ldr	r3, [pc, #324]	; (80005a4 <fsm_automatic_run+0x270>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	1c5a      	adds	r2, r3, #1
 8000464:	494f      	ldr	r1, [pc, #316]	; (80005a4 <fsm_automatic_run+0x270>)
 8000466:	600a      	str	r2, [r1, #0]
 8000468:	4618      	mov	r0, r3
 800046a:	f000 ff95 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 800046e:	4b4d      	ldr	r3, [pc, #308]	; (80005a4 <fsm_automatic_run+0x270>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	2b03      	cmp	r3, #3
 8000474:	dd02      	ble.n	800047c <fsm_automatic_run+0x148>
 8000476:	4b4b      	ldr	r3, [pc, #300]	; (80005a4 <fsm_automatic_run+0x270>)
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 800047c:	21fa      	movs	r1, #250	; 0xfa
 800047e:	2000      	movs	r0, #0
 8000480:	f001 f858 	bl	8001534 <setTimer>
			}
			if (isTimerExpire(1)) {
 8000484:	2001      	movs	r0, #1
 8000486:	f001 f87d 	bl	8001584 <isTimerExpire>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d00e      	beq.n	80004ae <fsm_automatic_run+0x17a>
				--counterA;
 8000490:	4b42      	ldr	r3, [pc, #264]	; (800059c <fsm_automatic_run+0x268>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	3b01      	subs	r3, #1
 8000496:	4a41      	ldr	r2, [pc, #260]	; (800059c <fsm_automatic_run+0x268>)
 8000498:	6013      	str	r3, [r2, #0]
				--counterB;
 800049a:	4b3e      	ldr	r3, [pc, #248]	; (8000594 <fsm_automatic_run+0x260>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	4a3c      	ldr	r2, [pc, #240]	; (8000594 <fsm_automatic_run+0x260>)
 80004a2:	6013      	str	r3, [r2, #0]
				setTimer(1, 1000);
 80004a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004a8:	2001      	movs	r0, #1
 80004aa:	f001 f843 	bl	8001534 <setTimer>
			}
			if (counterA <= 0) {
 80004ae:	4b3b      	ldr	r3, [pc, #236]	; (800059c <fsm_automatic_run+0x268>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	dc0a      	bgt.n	80004cc <fsm_automatic_run+0x198>
				status = AUTO_GREEN_RED;
 80004b6:	4b35      	ldr	r3, [pc, #212]	; (800058c <fsm_automatic_run+0x258>)
 80004b8:	2203      	movs	r2, #3
 80004ba:	601a      	str	r2, [r3, #0]
				counterB = T_GREEN;
 80004bc:	4b36      	ldr	r3, [pc, #216]	; (8000598 <fsm_automatic_run+0x264>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a34      	ldr	r2, [pc, #208]	; (8000594 <fsm_automatic_run+0x260>)
 80004c2:	6013      	str	r3, [r2, #0]
				counterA = T_RED;
 80004c4:	4b32      	ldr	r3, [pc, #200]	; (8000590 <fsm_automatic_run+0x25c>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a34      	ldr	r2, [pc, #208]	; (800059c <fsm_automatic_run+0x268>)
 80004ca:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 80004cc:	2000      	movs	r0, #0
 80004ce:	f7ff fe3d 	bl	800014c <isButtonPressed>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	f040 80c3 	bne.w	8000660 <fsm_automatic_run+0x32c>
				status = MAN_RED_GREEN; // MODE1 -> MODE2
 80004da:	4b2c      	ldr	r3, [pc, #176]	; (800058c <fsm_automatic_run+0x258>)
 80004dc:	2205      	movs	r2, #5
 80004de:	601a      	str	r2, [r3, #0]
			}
			break;
 80004e0:	e0be      	b.n	8000660 <fsm_automatic_run+0x32c>

		case AUTO_GREEN_RED:
			if (isTimerExpire(0)) {
 80004e2:	2000      	movs	r0, #0
 80004e4:	f001 f84e 	bl	8001584 <isTimerExpire>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d023      	beq.n	8000536 <fsm_automatic_run+0x202>
				update7SEGBuffer(counterA, counterB);
 80004ee:	4b2b      	ldr	r3, [pc, #172]	; (800059c <fsm_automatic_run+0x268>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a28      	ldr	r2, [pc, #160]	; (8000594 <fsm_automatic_run+0x260>)
 80004f4:	6812      	ldr	r2, [r2, #0]
 80004f6:	4611      	mov	r1, r2
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 ffd9 	bl	80014b0 <update7SEGBuffer>
				setTrafficLight(status);
 80004fe:	4b23      	ldr	r3, [pc, #140]	; (800058c <fsm_automatic_run+0x258>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	4618      	mov	r0, r3
 8000504:	f000 fc0c 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000508:	2120      	movs	r1, #32
 800050a:	4825      	ldr	r0, [pc, #148]	; (80005a0 <fsm_automatic_run+0x26c>)
 800050c:	f001 fc4b 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000510:	4b24      	ldr	r3, [pc, #144]	; (80005a4 <fsm_automatic_run+0x270>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	1c5a      	adds	r2, r3, #1
 8000516:	4923      	ldr	r1, [pc, #140]	; (80005a4 <fsm_automatic_run+0x270>)
 8000518:	600a      	str	r2, [r1, #0]
 800051a:	4618      	mov	r0, r3
 800051c:	f000 ff3c 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000520:	4b20      	ldr	r3, [pc, #128]	; (80005a4 <fsm_automatic_run+0x270>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b03      	cmp	r3, #3
 8000526:	dd02      	ble.n	800052e <fsm_automatic_run+0x1fa>
 8000528:	4b1e      	ldr	r3, [pc, #120]	; (80005a4 <fsm_automatic_run+0x270>)
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 800052e:	21fa      	movs	r1, #250	; 0xfa
 8000530:	2000      	movs	r0, #0
 8000532:	f000 ffff 	bl	8001534 <setTimer>
			}
			if (isTimerExpire(1)) {
 8000536:	2001      	movs	r0, #1
 8000538:	f001 f824 	bl	8001584 <isTimerExpire>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d00e      	beq.n	8000560 <fsm_automatic_run+0x22c>
				--counterA;
 8000542:	4b16      	ldr	r3, [pc, #88]	; (800059c <fsm_automatic_run+0x268>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	3b01      	subs	r3, #1
 8000548:	4a14      	ldr	r2, [pc, #80]	; (800059c <fsm_automatic_run+0x268>)
 800054a:	6013      	str	r3, [r2, #0]
				--counterB;
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <fsm_automatic_run+0x260>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	3b01      	subs	r3, #1
 8000552:	4a10      	ldr	r2, [pc, #64]	; (8000594 <fsm_automatic_run+0x260>)
 8000554:	6013      	str	r3, [r2, #0]
				setTimer(1, 1000);
 8000556:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800055a:	2001      	movs	r0, #1
 800055c:	f000 ffea 	bl	8001534 <setTimer>
			}
			if (counterB <= 0) {
 8000560:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <fsm_automatic_run+0x260>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	dc06      	bgt.n	8000576 <fsm_automatic_run+0x242>
				status = AUTO_YELLOW_RED;
 8000568:	4b08      	ldr	r3, [pc, #32]	; (800058c <fsm_automatic_run+0x258>)
 800056a:	2204      	movs	r2, #4
 800056c:	601a      	str	r2, [r3, #0]
				counterB = T_YELLOW;
 800056e:	4b0e      	ldr	r3, [pc, #56]	; (80005a8 <fsm_automatic_run+0x274>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a08      	ldr	r2, [pc, #32]	; (8000594 <fsm_automatic_run+0x260>)
 8000574:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000576:	2000      	movs	r0, #0
 8000578:	f7ff fde8 	bl	800014c <isButtonPressed>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d170      	bne.n	8000664 <fsm_automatic_run+0x330>
				status = MAN_RED_GREEN; // MODE1 -> MODE2
 8000582:	4b02      	ldr	r3, [pc, #8]	; (800058c <fsm_automatic_run+0x258>)
 8000584:	2205      	movs	r2, #5
 8000586:	601a      	str	r2, [r3, #0]
			}
			break;
 8000588:	e06c      	b.n	8000664 <fsm_automatic_run+0x330>
 800058a:	bf00      	nop
 800058c:	200000e0 	.word	0x200000e0
 8000590:	20000078 	.word	0x20000078
 8000594:	200000dc 	.word	0x200000dc
 8000598:	20000080 	.word	0x20000080
 800059c:	200000d8 	.word	0x200000d8
 80005a0:	40010800 	.word	0x40010800
 80005a4:	200000c8 	.word	0x200000c8
 80005a8:	2000007c 	.word	0x2000007c

		case AUTO_YELLOW_RED:
			if (isTimerExpire(0)) {
 80005ac:	2000      	movs	r0, #0
 80005ae:	f000 ffe9 	bl	8001584 <isTimerExpire>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d023      	beq.n	8000600 <fsm_automatic_run+0x2cc>
				update7SEGBuffer(counterA, counterB);
 80005b8:	4b2d      	ldr	r3, [pc, #180]	; (8000670 <fsm_automatic_run+0x33c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a2d      	ldr	r2, [pc, #180]	; (8000674 <fsm_automatic_run+0x340>)
 80005be:	6812      	ldr	r2, [r2, #0]
 80005c0:	4611      	mov	r1, r2
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 ff74 	bl	80014b0 <update7SEGBuffer>
				setTrafficLight(status);
 80005c8:	4b2b      	ldr	r3, [pc, #172]	; (8000678 <fsm_automatic_run+0x344>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 fba7 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80005d2:	2120      	movs	r1, #32
 80005d4:	4829      	ldr	r0, [pc, #164]	; (800067c <fsm_automatic_run+0x348>)
 80005d6:	f001 fbe6 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 80005da:	4b29      	ldr	r3, [pc, #164]	; (8000680 <fsm_automatic_run+0x34c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	1c5a      	adds	r2, r3, #1
 80005e0:	4927      	ldr	r1, [pc, #156]	; (8000680 <fsm_automatic_run+0x34c>)
 80005e2:	600a      	str	r2, [r1, #0]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fed7 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 80005ea:	4b25      	ldr	r3, [pc, #148]	; (8000680 <fsm_automatic_run+0x34c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	dd02      	ble.n	80005f8 <fsm_automatic_run+0x2c4>
 80005f2:	4b23      	ldr	r3, [pc, #140]	; (8000680 <fsm_automatic_run+0x34c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 80005f8:	21fa      	movs	r1, #250	; 0xfa
 80005fa:	2000      	movs	r0, #0
 80005fc:	f000 ff9a 	bl	8001534 <setTimer>
			}
			if (isTimerExpire(1)) {
 8000600:	2001      	movs	r0, #1
 8000602:	f000 ffbf 	bl	8001584 <isTimerExpire>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d00e      	beq.n	800062a <fsm_automatic_run+0x2f6>
				--counterA;
 800060c:	4b18      	ldr	r3, [pc, #96]	; (8000670 <fsm_automatic_run+0x33c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	3b01      	subs	r3, #1
 8000612:	4a17      	ldr	r2, [pc, #92]	; (8000670 <fsm_automatic_run+0x33c>)
 8000614:	6013      	str	r3, [r2, #0]
				--counterB;
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <fsm_automatic_run+0x340>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	3b01      	subs	r3, #1
 800061c:	4a15      	ldr	r2, [pc, #84]	; (8000674 <fsm_automatic_run+0x340>)
 800061e:	6013      	str	r3, [r2, #0]
				setTimer(1, 1000);
 8000620:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000624:	2001      	movs	r0, #1
 8000626:	f000 ff85 	bl	8001534 <setTimer>
			}
			if (counterB <= 0) {
 800062a:	4b12      	ldr	r3, [pc, #72]	; (8000674 <fsm_automatic_run+0x340>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	dc0a      	bgt.n	8000648 <fsm_automatic_run+0x314>
				status = AUTO_RED_GREEN;
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <fsm_automatic_run+0x344>)
 8000634:	2201      	movs	r2, #1
 8000636:	601a      	str	r2, [r3, #0]
				counterB = T_RED;
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <fsm_automatic_run+0x350>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a0d      	ldr	r2, [pc, #52]	; (8000674 <fsm_automatic_run+0x340>)
 800063e:	6013      	str	r3, [r2, #0]
				counterA = T_GREEN;
 8000640:	4b11      	ldr	r3, [pc, #68]	; (8000688 <fsm_automatic_run+0x354>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <fsm_automatic_run+0x33c>)
 8000646:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000648:	2000      	movs	r0, #0
 800064a:	f7ff fd7f 	bl	800014c <isButtonPressed>
 800064e:	4603      	mov	r3, r0
 8000650:	2b01      	cmp	r3, #1
 8000652:	d109      	bne.n	8000668 <fsm_automatic_run+0x334>
				status = MAN_RED_GREEN; // MODE1 -> MODE2
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <fsm_automatic_run+0x344>)
 8000656:	2205      	movs	r2, #5
 8000658:	601a      	str	r2, [r3, #0]
			}
			break;
 800065a:	e005      	b.n	8000668 <fsm_automatic_run+0x334>
			break;
 800065c:	bf00      	nop
 800065e:	e004      	b.n	800066a <fsm_automatic_run+0x336>
			break;
 8000660:	bf00      	nop
 8000662:	e002      	b.n	800066a <fsm_automatic_run+0x336>
			break;
 8000664:	bf00      	nop
 8000666:	e000      	b.n	800066a <fsm_automatic_run+0x336>
			break;
 8000668:	bf00      	nop

	}
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	200000d8 	.word	0x200000d8
 8000674:	200000dc 	.word	0x200000dc
 8000678:	200000e0 	.word	0x200000e0
 800067c:	40010800 	.word	0x40010800
 8000680:	200000c8 	.word	0x200000c8
 8000684:	20000078 	.word	0x20000078
 8000688:	20000080 	.word	0x20000080

0800068c <fsm_config_run>:
 *      Author: Admin
 */

#include "fsm_config.h"

void fsm_config_run() {
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	switch (status) {
 8000690:	4b9c      	ldr	r3, [pc, #624]	; (8000904 <fsm_config_run+0x278>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b0b      	cmp	r3, #11
 8000696:	f000 814f 	beq.w	8000938 <fsm_config_run+0x2ac>
 800069a:	2b0b      	cmp	r3, #11
 800069c:	f300 81e1 	bgt.w	8000a62 <fsm_config_run+0x3d6>
 80006a0:	2b09      	cmp	r3, #9
 80006a2:	d003      	beq.n	80006ac <fsm_config_run+0x20>
 80006a4:	2b0a      	cmp	r3, #10
 80006a6:	f000 8097 	beq.w	80007d8 <fsm_config_run+0x14c>
			if (isButtonPressed(0) == 1) { //press button1
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
			}
			break;
	}
}
 80006aa:	e1da      	b.n	8000a62 <fsm_config_run+0x3d6>
			led_buffer[0] = T_RED_modify / 10;
 80006ac:	4b96      	ldr	r3, [pc, #600]	; (8000908 <fsm_config_run+0x27c>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a96      	ldr	r2, [pc, #600]	; (800090c <fsm_config_run+0x280>)
 80006b2:	fb82 1203 	smull	r1, r2, r2, r3
 80006b6:	1092      	asrs	r2, r2, #2
 80006b8:	17db      	asrs	r3, r3, #31
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	4a94      	ldr	r2, [pc, #592]	; (8000910 <fsm_config_run+0x284>)
 80006be:	6013      	str	r3, [r2, #0]
			led_buffer[1] = T_RED_modify % 10;
 80006c0:	4b91      	ldr	r3, [pc, #580]	; (8000908 <fsm_config_run+0x27c>)
 80006c2:	6819      	ldr	r1, [r3, #0]
 80006c4:	4b91      	ldr	r3, [pc, #580]	; (800090c <fsm_config_run+0x280>)
 80006c6:	fb83 2301 	smull	r2, r3, r3, r1
 80006ca:	109a      	asrs	r2, r3, #2
 80006cc:	17cb      	asrs	r3, r1, #31
 80006ce:	1ad2      	subs	r2, r2, r3
 80006d0:	4613      	mov	r3, r2
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	4413      	add	r3, r2
 80006d6:	005b      	lsls	r3, r3, #1
 80006d8:	1aca      	subs	r2, r1, r3
 80006da:	4b8d      	ldr	r3, [pc, #564]	; (8000910 <fsm_config_run+0x284>)
 80006dc:	605a      	str	r2, [r3, #4]
			led_buffer[2] = 1;
 80006de:	4b8c      	ldr	r3, [pc, #560]	; (8000910 <fsm_config_run+0x284>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 1;
 80006e4:	4b8a      	ldr	r3, [pc, #552]	; (8000910 <fsm_config_run+0x284>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	60da      	str	r2, [r3, #12]
			if (isTimerExpire(0)) {
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 ff4a 	bl	8001584 <isTimerExpire>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d01b      	beq.n	800072e <fsm_config_run+0xa2>
				setTrafficLight(status);
 80006f6:	4b83      	ldr	r3, [pc, #524]	; (8000904 <fsm_config_run+0x278>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 fb10 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000700:	2120      	movs	r1, #32
 8000702:	4884      	ldr	r0, [pc, #528]	; (8000914 <fsm_config_run+0x288>)
 8000704:	f001 fb4f 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000708:	4b83      	ldr	r3, [pc, #524]	; (8000918 <fsm_config_run+0x28c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	1c5a      	adds	r2, r3, #1
 800070e:	4982      	ldr	r1, [pc, #520]	; (8000918 <fsm_config_run+0x28c>)
 8000710:	600a      	str	r2, [r1, #0]
 8000712:	4618      	mov	r0, r3
 8000714:	f000 fe40 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000718:	4b7f      	ldr	r3, [pc, #508]	; (8000918 <fsm_config_run+0x28c>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b03      	cmp	r3, #3
 800071e:	dd02      	ble.n	8000726 <fsm_config_run+0x9a>
 8000720:	4b7d      	ldr	r3, [pc, #500]	; (8000918 <fsm_config_run+0x28c>)
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000726:	21fa      	movs	r1, #250	; 0xfa
 8000728:	2000      	movs	r0, #0
 800072a:	f000 ff03 	bl	8001534 <setTimer>
			if (isButtonPressed(1) == 1) { //press button2, change led
 800072e:	2001      	movs	r0, #1
 8000730:	f7ff fd0c 	bl	800014c <isButtonPressed>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	d104      	bne.n	8000744 <fsm_config_run+0xb8>
			    status = CONFIG_GREEN;
 800073a:	4b72      	ldr	r3, [pc, #456]	; (8000904 <fsm_config_run+0x278>)
 800073c:	220a      	movs	r2, #10
 800073e:	601a      	str	r2, [r3, #0]
				turnOffTrafficLight();
 8000740:	f000 fc68 	bl	8001014 <turnOffTrafficLight>
			if (isButtonPressed(2) == 1) { //press button3, modify time
 8000744:	2002      	movs	r0, #2
 8000746:	f7ff fd01 	bl	800014c <isButtonPressed>
 800074a:	4603      	mov	r3, r0
 800074c:	2b01      	cmp	r3, #1
 800074e:	d10b      	bne.n	8000768 <fsm_config_run+0xdc>
			    ++T_RED_modify;
 8000750:	4b6d      	ldr	r3, [pc, #436]	; (8000908 <fsm_config_run+0x27c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	3301      	adds	r3, #1
 8000756:	4a6c      	ldr	r2, [pc, #432]	; (8000908 <fsm_config_run+0x27c>)
 8000758:	6013      	str	r3, [r2, #0]
			    if (T_RED_modify >= 100) T_RED_modify = 0;
 800075a:	4b6b      	ldr	r3, [pc, #428]	; (8000908 <fsm_config_run+0x27c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b63      	cmp	r3, #99	; 0x63
 8000760:	dd02      	ble.n	8000768 <fsm_config_run+0xdc>
 8000762:	4b69      	ldr	r3, [pc, #420]	; (8000908 <fsm_config_run+0x27c>)
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
			if (isComboPressed() && combo_pair[0] == 1 && combo_pair[1] == 2) { //press button2 and button3 to save
 8000768:	f7ff fdd2 	bl	8000310 <isComboPressed>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d027      	beq.n	80007c2 <fsm_config_run+0x136>
 8000772:	4b6a      	ldr	r3, [pc, #424]	; (800091c <fsm_config_run+0x290>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d123      	bne.n	80007c2 <fsm_config_run+0x136>
 800077a:	4b68      	ldr	r3, [pc, #416]	; (800091c <fsm_config_run+0x290>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	2b02      	cmp	r3, #2
 8000780:	d11f      	bne.n	80007c2 <fsm_config_run+0x136>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 8000782:	4b60      	ldr	r3, [pc, #384]	; (8000904 <fsm_config_run+0x278>)
 8000784:	2201      	movs	r2, #1
 8000786:	601a      	str	r2, [r3, #0]
				if (T_RED_modify < 20 || T_RED_modify > 50) { // minimum red light duration is 20 seconds
 8000788:	4b5f      	ldr	r3, [pc, #380]	; (8000908 <fsm_config_run+0x27c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b13      	cmp	r3, #19
 800078e:	f340 8168 	ble.w	8000a62 <fsm_config_run+0x3d6>
 8000792:	4b5d      	ldr	r3, [pc, #372]	; (8000908 <fsm_config_run+0x27c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b32      	cmp	r3, #50	; 0x32
 8000798:	f300 8163 	bgt.w	8000a62 <fsm_config_run+0x3d6>
				T_RED = T_RED_modify;
 800079c:	4b5a      	ldr	r3, [pc, #360]	; (8000908 <fsm_config_run+0x27c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a5f      	ldr	r2, [pc, #380]	; (8000920 <fsm_config_run+0x294>)
 80007a2:	6013      	str	r3, [r2, #0]
				T_GREEN = T_RED - T_YELLOW;
 80007a4:	4b5e      	ldr	r3, [pc, #376]	; (8000920 <fsm_config_run+0x294>)
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	4b5e      	ldr	r3, [pc, #376]	; (8000924 <fsm_config_run+0x298>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	4a5e      	ldr	r2, [pc, #376]	; (8000928 <fsm_config_run+0x29c>)
 80007b0:	6013      	str	r3, [r2, #0]
				counterB = T_RED;
 80007b2:	4b5b      	ldr	r3, [pc, #364]	; (8000920 <fsm_config_run+0x294>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a5d      	ldr	r2, [pc, #372]	; (800092c <fsm_config_run+0x2a0>)
 80007b8:	6013      	str	r3, [r2, #0]
				counterA = T_GREEN;
 80007ba:	4b5b      	ldr	r3, [pc, #364]	; (8000928 <fsm_config_run+0x29c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a5c      	ldr	r2, [pc, #368]	; (8000930 <fsm_config_run+0x2a4>)
 80007c0:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(0) == 1) { //press button1
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff fcc2 	bl	800014c <isButtonPressed>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	f040 8142 	bne.w	8000a54 <fsm_config_run+0x3c8>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 80007d0:	4b4c      	ldr	r3, [pc, #304]	; (8000904 <fsm_config_run+0x278>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	601a      	str	r2, [r3, #0]
			break;
 80007d6:	e13d      	b.n	8000a54 <fsm_config_run+0x3c8>
			led_buffer[0] = T_GREEN_modify / 10;
 80007d8:	4b56      	ldr	r3, [pc, #344]	; (8000934 <fsm_config_run+0x2a8>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a4b      	ldr	r2, [pc, #300]	; (800090c <fsm_config_run+0x280>)
 80007de:	fb82 1203 	smull	r1, r2, r2, r3
 80007e2:	1092      	asrs	r2, r2, #2
 80007e4:	17db      	asrs	r3, r3, #31
 80007e6:	1ad3      	subs	r3, r2, r3
 80007e8:	4a49      	ldr	r2, [pc, #292]	; (8000910 <fsm_config_run+0x284>)
 80007ea:	6013      	str	r3, [r2, #0]
			led_buffer[1] = T_GREEN_modify % 10;
 80007ec:	4b51      	ldr	r3, [pc, #324]	; (8000934 <fsm_config_run+0x2a8>)
 80007ee:	6819      	ldr	r1, [r3, #0]
 80007f0:	4b46      	ldr	r3, [pc, #280]	; (800090c <fsm_config_run+0x280>)
 80007f2:	fb83 2301 	smull	r2, r3, r3, r1
 80007f6:	109a      	asrs	r2, r3, #2
 80007f8:	17cb      	asrs	r3, r1, #31
 80007fa:	1ad2      	subs	r2, r2, r3
 80007fc:	4613      	mov	r3, r2
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	4413      	add	r3, r2
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	1aca      	subs	r2, r1, r3
 8000806:	4b42      	ldr	r3, [pc, #264]	; (8000910 <fsm_config_run+0x284>)
 8000808:	605a      	str	r2, [r3, #4]
			led_buffer[2] = 0;
 800080a:	4b41      	ldr	r3, [pc, #260]	; (8000910 <fsm_config_run+0x284>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 1;
 8000810:	4b3f      	ldr	r3, [pc, #252]	; (8000910 <fsm_config_run+0x284>)
 8000812:	2201      	movs	r2, #1
 8000814:	60da      	str	r2, [r3, #12]
			if (isTimerExpire(0)) {
 8000816:	2000      	movs	r0, #0
 8000818:	f000 feb4 	bl	8001584 <isTimerExpire>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d01b      	beq.n	800085a <fsm_config_run+0x1ce>
				setTrafficLight(status);
 8000822:	4b38      	ldr	r3, [pc, #224]	; (8000904 <fsm_config_run+0x278>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4618      	mov	r0, r3
 8000828:	f000 fa7a 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800082c:	2120      	movs	r1, #32
 800082e:	4839      	ldr	r0, [pc, #228]	; (8000914 <fsm_config_run+0x288>)
 8000830:	f001 fab9 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000834:	4b38      	ldr	r3, [pc, #224]	; (8000918 <fsm_config_run+0x28c>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	1c5a      	adds	r2, r3, #1
 800083a:	4937      	ldr	r1, [pc, #220]	; (8000918 <fsm_config_run+0x28c>)
 800083c:	600a      	str	r2, [r1, #0]
 800083e:	4618      	mov	r0, r3
 8000840:	f000 fdaa 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000844:	4b34      	ldr	r3, [pc, #208]	; (8000918 <fsm_config_run+0x28c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b03      	cmp	r3, #3
 800084a:	dd02      	ble.n	8000852 <fsm_config_run+0x1c6>
 800084c:	4b32      	ldr	r3, [pc, #200]	; (8000918 <fsm_config_run+0x28c>)
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000852:	21fa      	movs	r1, #250	; 0xfa
 8000854:	2000      	movs	r0, #0
 8000856:	f000 fe6d 	bl	8001534 <setTimer>
			if (isButtonPressed(1) == 1) { //press button2, change led
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fc76 	bl	800014c <isButtonPressed>
 8000860:	4603      	mov	r3, r0
 8000862:	2b01      	cmp	r3, #1
 8000864:	d104      	bne.n	8000870 <fsm_config_run+0x1e4>
			    status = CONFIG_YELLOW;
 8000866:	4b27      	ldr	r3, [pc, #156]	; (8000904 <fsm_config_run+0x278>)
 8000868:	220b      	movs	r2, #11
 800086a:	601a      	str	r2, [r3, #0]
				turnOffTrafficLight();
 800086c:	f000 fbd2 	bl	8001014 <turnOffTrafficLight>
			if (isButtonPressed(2) == 1) { //press button3, modify time
 8000870:	2002      	movs	r0, #2
 8000872:	f7ff fc6b 	bl	800014c <isButtonPressed>
 8000876:	4603      	mov	r3, r0
 8000878:	2b01      	cmp	r3, #1
 800087a:	d10b      	bne.n	8000894 <fsm_config_run+0x208>
			    ++T_GREEN_modify;
 800087c:	4b2d      	ldr	r3, [pc, #180]	; (8000934 <fsm_config_run+0x2a8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	3301      	adds	r3, #1
 8000882:	4a2c      	ldr	r2, [pc, #176]	; (8000934 <fsm_config_run+0x2a8>)
 8000884:	6013      	str	r3, [r2, #0]
			    if (T_GREEN_modify >= 100) T_GREEN_modify = 0;
 8000886:	4b2b      	ldr	r3, [pc, #172]	; (8000934 <fsm_config_run+0x2a8>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b63      	cmp	r3, #99	; 0x63
 800088c:	dd02      	ble.n	8000894 <fsm_config_run+0x208>
 800088e:	4b29      	ldr	r3, [pc, #164]	; (8000934 <fsm_config_run+0x2a8>)
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(1) == 1 && isButtonPressed(2) == 1) { //press button2 and button3 to save
 8000894:	2001      	movs	r0, #1
 8000896:	f7ff fc59 	bl	800014c <isButtonPressed>
 800089a:	4603      	mov	r3, r0
 800089c:	2b01      	cmp	r3, #1
 800089e:	d125      	bne.n	80008ec <fsm_config_run+0x260>
 80008a0:	2002      	movs	r0, #2
 80008a2:	f7ff fc53 	bl	800014c <isButtonPressed>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d11f      	bne.n	80008ec <fsm_config_run+0x260>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <fsm_config_run+0x278>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	601a      	str	r2, [r3, #0]
				if (T_GREEN_modify < 15 || T_GREEN_modify > 49) { // minimum red light duration is 20 seconds
 80008b2:	4b20      	ldr	r3, [pc, #128]	; (8000934 <fsm_config_run+0x2a8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b0e      	cmp	r3, #14
 80008b8:	f340 80d3 	ble.w	8000a62 <fsm_config_run+0x3d6>
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <fsm_config_run+0x2a8>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b31      	cmp	r3, #49	; 0x31
 80008c2:	f300 80ce 	bgt.w	8000a62 <fsm_config_run+0x3d6>
				T_GREEN = T_GREEN_modify;
 80008c6:	4b1b      	ldr	r3, [pc, #108]	; (8000934 <fsm_config_run+0x2a8>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a17      	ldr	r2, [pc, #92]	; (8000928 <fsm_config_run+0x29c>)
 80008cc:	6013      	str	r3, [r2, #0]
				T_RED = T_GREEN + T_YELLOW;
 80008ce:	4b16      	ldr	r3, [pc, #88]	; (8000928 <fsm_config_run+0x29c>)
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	4b14      	ldr	r3, [pc, #80]	; (8000924 <fsm_config_run+0x298>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4413      	add	r3, r2
 80008d8:	4a11      	ldr	r2, [pc, #68]	; (8000920 <fsm_config_run+0x294>)
 80008da:	6013      	str	r3, [r2, #0]
				counterB = T_RED;
 80008dc:	4b10      	ldr	r3, [pc, #64]	; (8000920 <fsm_config_run+0x294>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a12      	ldr	r2, [pc, #72]	; (800092c <fsm_config_run+0x2a0>)
 80008e2:	6013      	str	r3, [r2, #0]
				counterA = T_GREEN;
 80008e4:	4b10      	ldr	r3, [pc, #64]	; (8000928 <fsm_config_run+0x29c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a11      	ldr	r2, [pc, #68]	; (8000930 <fsm_config_run+0x2a4>)
 80008ea:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(0) == 1) { //press button1
 80008ec:	2000      	movs	r0, #0
 80008ee:	f7ff fc2d 	bl	800014c <isButtonPressed>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	f040 80af 	bne.w	8000a58 <fsm_config_run+0x3cc>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 80008fa:	4b02      	ldr	r3, [pc, #8]	; (8000904 <fsm_config_run+0x278>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	601a      	str	r2, [r3, #0]
			break;
 8000900:	e0aa      	b.n	8000a58 <fsm_config_run+0x3cc>
 8000902:	bf00      	nop
 8000904:	200000e0 	.word	0x200000e0
 8000908:	200000cc 	.word	0x200000cc
 800090c:	66666667 	.word	0x66666667
 8000910:	20000058 	.word	0x20000058
 8000914:	40010800 	.word	0x40010800
 8000918:	200000c8 	.word	0x200000c8
 800091c:	2000003c 	.word	0x2000003c
 8000920:	20000078 	.word	0x20000078
 8000924:	2000007c 	.word	0x2000007c
 8000928:	20000080 	.word	0x20000080
 800092c:	200000dc 	.word	0x200000dc
 8000930:	200000d8 	.word	0x200000d8
 8000934:	200000d4 	.word	0x200000d4
			led_buffer[0] = T_YELLOW_modify / 10;
 8000938:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <fsm_config_run+0x3dc>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a4b      	ldr	r2, [pc, #300]	; (8000a6c <fsm_config_run+0x3e0>)
 800093e:	fb82 1203 	smull	r1, r2, r2, r3
 8000942:	1092      	asrs	r2, r2, #2
 8000944:	17db      	asrs	r3, r3, #31
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	4a49      	ldr	r2, [pc, #292]	; (8000a70 <fsm_config_run+0x3e4>)
 800094a:	6013      	str	r3, [r2, #0]
			led_buffer[1] = T_YELLOW_modify % 10;
 800094c:	4b46      	ldr	r3, [pc, #280]	; (8000a68 <fsm_config_run+0x3dc>)
 800094e:	6819      	ldr	r1, [r3, #0]
 8000950:	4b46      	ldr	r3, [pc, #280]	; (8000a6c <fsm_config_run+0x3e0>)
 8000952:	fb83 2301 	smull	r2, r3, r3, r1
 8000956:	109a      	asrs	r2, r3, #2
 8000958:	17cb      	asrs	r3, r1, #31
 800095a:	1ad2      	subs	r2, r2, r3
 800095c:	4613      	mov	r3, r2
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	4413      	add	r3, r2
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	1aca      	subs	r2, r1, r3
 8000966:	4b42      	ldr	r3, [pc, #264]	; (8000a70 <fsm_config_run+0x3e4>)
 8000968:	605a      	str	r2, [r3, #4]
			led_buffer[2] = 1;
 800096a:	4b41      	ldr	r3, [pc, #260]	; (8000a70 <fsm_config_run+0x3e4>)
 800096c:	2201      	movs	r2, #1
 800096e:	609a      	str	r2, [r3, #8]
			led_buffer[3] = 0;
 8000970:	4b3f      	ldr	r3, [pc, #252]	; (8000a70 <fsm_config_run+0x3e4>)
 8000972:	2200      	movs	r2, #0
 8000974:	60da      	str	r2, [r3, #12]
			if (isTimerExpire(0)) {
 8000976:	2000      	movs	r0, #0
 8000978:	f000 fe04 	bl	8001584 <isTimerExpire>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d01b      	beq.n	80009ba <fsm_config_run+0x32e>
				setTrafficLight(status);
 8000982:	4b3c      	ldr	r3, [pc, #240]	; (8000a74 <fsm_config_run+0x3e8>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4618      	mov	r0, r3
 8000988:	f000 f9ca 	bl	8000d20 <setTrafficLight>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800098c:	2120      	movs	r1, #32
 800098e:	483a      	ldr	r0, [pc, #232]	; (8000a78 <fsm_config_run+0x3ec>)
 8000990:	f001 fa09 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000994:	4b39      	ldr	r3, [pc, #228]	; (8000a7c <fsm_config_run+0x3f0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	1c5a      	adds	r2, r3, #1
 800099a:	4938      	ldr	r1, [pc, #224]	; (8000a7c <fsm_config_run+0x3f0>)
 800099c:	600a      	str	r2, [r1, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f000 fcfa 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 80009a4:	4b35      	ldr	r3, [pc, #212]	; (8000a7c <fsm_config_run+0x3f0>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b03      	cmp	r3, #3
 80009aa:	dd02      	ble.n	80009b2 <fsm_config_run+0x326>
 80009ac:	4b33      	ldr	r3, [pc, #204]	; (8000a7c <fsm_config_run+0x3f0>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 80009b2:	21fa      	movs	r1, #250	; 0xfa
 80009b4:	2000      	movs	r0, #0
 80009b6:	f000 fdbd 	bl	8001534 <setTimer>
			if (isButtonPressed(1) == 1) { //press button2, change led
 80009ba:	2001      	movs	r0, #1
 80009bc:	f7ff fbc6 	bl	800014c <isButtonPressed>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d104      	bne.n	80009d0 <fsm_config_run+0x344>
			    status = CONFIG_RED;
 80009c6:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <fsm_config_run+0x3e8>)
 80009c8:	2209      	movs	r2, #9
 80009ca:	601a      	str	r2, [r3, #0]
				turnOffTrafficLight();
 80009cc:	f000 fb22 	bl	8001014 <turnOffTrafficLight>
			if (isButtonPressed(2) == 1) { //press button3, modify time
 80009d0:	2002      	movs	r0, #2
 80009d2:	f7ff fbbb 	bl	800014c <isButtonPressed>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d10b      	bne.n	80009f4 <fsm_config_run+0x368>
			    ++T_YELLOW_modify;
 80009dc:	4b22      	ldr	r3, [pc, #136]	; (8000a68 <fsm_config_run+0x3dc>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <fsm_config_run+0x3dc>)
 80009e4:	6013      	str	r3, [r2, #0]
			    if (T_YELLOW_modify >= 100) T_YELLOW_modify = 0;
 80009e6:	4b20      	ldr	r3, [pc, #128]	; (8000a68 <fsm_config_run+0x3dc>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b63      	cmp	r3, #99	; 0x63
 80009ec:	dd02      	ble.n	80009f4 <fsm_config_run+0x368>
 80009ee:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <fsm_config_run+0x3dc>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(1) == 1 && isButtonPressed(2) == 1) { //press button2 and button3 to save
 80009f4:	2001      	movs	r0, #1
 80009f6:	f7ff fba9 	bl	800014c <isButtonPressed>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d11f      	bne.n	8000a40 <fsm_config_run+0x3b4>
 8000a00:	2002      	movs	r0, #2
 8000a02:	f7ff fba3 	bl	800014c <isButtonPressed>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d119      	bne.n	8000a40 <fsm_config_run+0x3b4>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <fsm_config_run+0x3e8>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	601a      	str	r2, [r3, #0]
				if (T_YELLOW_modify > 5) { // minimum red light duration is 20 seconds
 8000a12:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <fsm_config_run+0x3dc>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b05      	cmp	r3, #5
 8000a18:	dc20      	bgt.n	8000a5c <fsm_config_run+0x3d0>
				T_YELLOW = T_YELLOW_modify;
 8000a1a:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <fsm_config_run+0x3dc>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a18      	ldr	r2, [pc, #96]	; (8000a80 <fsm_config_run+0x3f4>)
 8000a20:	6013      	str	r3, [r2, #0]
				T_RED = T_GREEN + T_YELLOW;
 8000a22:	4b18      	ldr	r3, [pc, #96]	; (8000a84 <fsm_config_run+0x3f8>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	4b16      	ldr	r3, [pc, #88]	; (8000a80 <fsm_config_run+0x3f4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	4a16      	ldr	r2, [pc, #88]	; (8000a88 <fsm_config_run+0x3fc>)
 8000a2e:	6013      	str	r3, [r2, #0]
				counterB = T_RED;
 8000a30:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <fsm_config_run+0x3fc>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a15      	ldr	r2, [pc, #84]	; (8000a8c <fsm_config_run+0x400>)
 8000a36:	6013      	str	r3, [r2, #0]
				counterA = T_GREEN;
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <fsm_config_run+0x3f8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a14      	ldr	r2, [pc, #80]	; (8000a90 <fsm_config_run+0x404>)
 8000a3e:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(0) == 1) { //press button1
 8000a40:	2000      	movs	r0, #0
 8000a42:	f7ff fb83 	bl	800014c <isButtonPressed>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d109      	bne.n	8000a60 <fsm_config_run+0x3d4>
				status = AUTO_RED_GREEN; // MODE3 -> MODE1
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <fsm_config_run+0x3e8>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	601a      	str	r2, [r3, #0]
			break;
 8000a52:	e005      	b.n	8000a60 <fsm_config_run+0x3d4>
			break;
 8000a54:	bf00      	nop
 8000a56:	e004      	b.n	8000a62 <fsm_config_run+0x3d6>
			break;
 8000a58:	bf00      	nop
 8000a5a:	e002      	b.n	8000a62 <fsm_config_run+0x3d6>
				  break;
 8000a5c:	bf00      	nop
 8000a5e:	e000      	b.n	8000a62 <fsm_config_run+0x3d6>
			break;
 8000a60:	bf00      	nop
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200000d0 	.word	0x200000d0
 8000a6c:	66666667 	.word	0x66666667
 8000a70:	20000058 	.word	0x20000058
 8000a74:	200000e0 	.word	0x200000e0
 8000a78:	40010800 	.word	0x40010800
 8000a7c:	200000c8 	.word	0x200000c8
 8000a80:	2000007c 	.word	0x2000007c
 8000a84:	20000080 	.word	0x20000080
 8000a88:	20000078 	.word	0x20000078
 8000a8c:	200000dc 	.word	0x200000dc
 8000a90:	200000d8 	.word	0x200000d8

08000a94 <fsm_manual_run>:
 *      Author: Admin
 */

#include "fsm_manual.h"

void fsm_manual_run() {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	switch (status) {
 8000a98:	4b9c      	ldr	r3, [pc, #624]	; (8000d0c <fsm_manual_run+0x278>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	3b05      	subs	r3, #5
 8000a9e:	2b03      	cmp	r3, #3
 8000aa0:	f200 8131 	bhi.w	8000d06 <fsm_manual_run+0x272>
 8000aa4:	a201      	add	r2, pc, #4	; (adr r2, 8000aac <fsm_manual_run+0x18>)
 8000aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aaa:	bf00      	nop
 8000aac:	08000abd 	.word	0x08000abd
 8000ab0:	08000b4d 	.word	0x08000b4d
 8000ab4:	08000bdd 	.word	0x08000bdd
 8000ab8:	08000c6b 	.word	0x08000c6b
		case MAN_RED_GREEN:
			led_buffer[0] = manual_led_buffer[0];
 8000abc:	4b94      	ldr	r3, [pc, #592]	; (8000d10 <fsm_manual_run+0x27c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a94      	ldr	r2, [pc, #592]	; (8000d14 <fsm_manual_run+0x280>)
 8000ac2:	6013      	str	r3, [r2, #0]
			led_buffer[1] = manual_led_buffer[1];
 8000ac4:	4b92      	ldr	r3, [pc, #584]	; (8000d10 <fsm_manual_run+0x27c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	4a92      	ldr	r2, [pc, #584]	; (8000d14 <fsm_manual_run+0x280>)
 8000aca:	6053      	str	r3, [r2, #4]
			led_buffer[2] = manual_led_buffer[2];
 8000acc:	4b90      	ldr	r3, [pc, #576]	; (8000d10 <fsm_manual_run+0x27c>)
 8000ace:	689b      	ldr	r3, [r3, #8]
 8000ad0:	4a90      	ldr	r2, [pc, #576]	; (8000d14 <fsm_manual_run+0x280>)
 8000ad2:	6093      	str	r3, [r2, #8]
			led_buffer[3] = manual_led_buffer[3];
 8000ad4:	4b8e      	ldr	r3, [pc, #568]	; (8000d10 <fsm_manual_run+0x27c>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	4a8e      	ldr	r2, [pc, #568]	; (8000d14 <fsm_manual_run+0x280>)
 8000ada:	60d3      	str	r3, [r2, #12]
			if (isTimerExpire(0)) {
 8000adc:	2000      	movs	r0, #0
 8000ade:	f000 fd51 	bl	8001584 <isTimerExpire>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d016      	beq.n	8000b16 <fsm_manual_run+0x82>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000ae8:	2120      	movs	r1, #32
 8000aea:	488b      	ldr	r0, [pc, #556]	; (8000d18 <fsm_manual_run+0x284>)
 8000aec:	f001 f95b 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000af0:	4b8a      	ldr	r3, [pc, #552]	; (8000d1c <fsm_manual_run+0x288>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	1c5a      	adds	r2, r3, #1
 8000af6:	4989      	ldr	r1, [pc, #548]	; (8000d1c <fsm_manual_run+0x288>)
 8000af8:	600a      	str	r2, [r1, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 fc4c 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000b00:	4b86      	ldr	r3, [pc, #536]	; (8000d1c <fsm_manual_run+0x288>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	dd02      	ble.n	8000b0e <fsm_manual_run+0x7a>
 8000b08:	4b84      	ldr	r3, [pc, #528]	; (8000d1c <fsm_manual_run+0x288>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000b0e:	21fa      	movs	r1, #250	; 0xfa
 8000b10:	2000      	movs	r0, #0
 8000b12:	f000 fd0f 	bl	8001534 <setTimer>
			}
			setTrafficLight(status);
 8000b16:	4b7d      	ldr	r3, [pc, #500]	; (8000d0c <fsm_manual_run+0x278>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f000 f900 	bl	8000d20 <setTrafficLight>
			if (isButtonPressed(1) == 1) {
 8000b20:	2001      	movs	r0, #1
 8000b22:	f7ff fb13 	bl	800014c <isButtonPressed>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d102      	bne.n	8000b32 <fsm_manual_run+0x9e>
				status = MAN_RED_YELLOW;
 8000b2c:	4b77      	ldr	r3, [pc, #476]	; (8000d0c <fsm_manual_run+0x278>)
 8000b2e:	2206      	movs	r2, #6
 8000b30:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000b32:	2000      	movs	r0, #0
 8000b34:	f7ff fb0a 	bl	800014c <isButtonPressed>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	f040 80dc 	bne.w	8000cf8 <fsm_manual_run+0x264>
				turnOffTrafficLight();
 8000b40:	f000 fa68 	bl	8001014 <turnOffTrafficLight>
				status = CONFIG_RED; // MODE2 -> MODE3
 8000b44:	4b71      	ldr	r3, [pc, #452]	; (8000d0c <fsm_manual_run+0x278>)
 8000b46:	2209      	movs	r2, #9
 8000b48:	601a      	str	r2, [r3, #0]
			}
			break;
 8000b4a:	e0d5      	b.n	8000cf8 <fsm_manual_run+0x264>
		case MAN_RED_YELLOW:
			led_buffer[0] = manual_led_buffer[0];
 8000b4c:	4b70      	ldr	r3, [pc, #448]	; (8000d10 <fsm_manual_run+0x27c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a70      	ldr	r2, [pc, #448]	; (8000d14 <fsm_manual_run+0x280>)
 8000b52:	6013      	str	r3, [r2, #0]
			led_buffer[1] = manual_led_buffer[1];
 8000b54:	4b6e      	ldr	r3, [pc, #440]	; (8000d10 <fsm_manual_run+0x27c>)
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	4a6e      	ldr	r2, [pc, #440]	; (8000d14 <fsm_manual_run+0x280>)
 8000b5a:	6053      	str	r3, [r2, #4]
			led_buffer[2] = manual_led_buffer[2];
 8000b5c:	4b6c      	ldr	r3, [pc, #432]	; (8000d10 <fsm_manual_run+0x27c>)
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	4a6c      	ldr	r2, [pc, #432]	; (8000d14 <fsm_manual_run+0x280>)
 8000b62:	6093      	str	r3, [r2, #8]
			led_buffer[3] = manual_led_buffer[3];
 8000b64:	4b6a      	ldr	r3, [pc, #424]	; (8000d10 <fsm_manual_run+0x27c>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	4a6a      	ldr	r2, [pc, #424]	; (8000d14 <fsm_manual_run+0x280>)
 8000b6a:	60d3      	str	r3, [r2, #12]
			if (isTimerExpire(0)) {
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f000 fd09 	bl	8001584 <isTimerExpire>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d016      	beq.n	8000ba6 <fsm_manual_run+0x112>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000b78:	2120      	movs	r1, #32
 8000b7a:	4867      	ldr	r0, [pc, #412]	; (8000d18 <fsm_manual_run+0x284>)
 8000b7c:	f001 f913 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000b80:	4b66      	ldr	r3, [pc, #408]	; (8000d1c <fsm_manual_run+0x288>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	1c5a      	adds	r2, r3, #1
 8000b86:	4965      	ldr	r1, [pc, #404]	; (8000d1c <fsm_manual_run+0x288>)
 8000b88:	600a      	str	r2, [r1, #0]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 fc04 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000b90:	4b62      	ldr	r3, [pc, #392]	; (8000d1c <fsm_manual_run+0x288>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	dd02      	ble.n	8000b9e <fsm_manual_run+0x10a>
 8000b98:	4b60      	ldr	r3, [pc, #384]	; (8000d1c <fsm_manual_run+0x288>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000b9e:	21fa      	movs	r1, #250	; 0xfa
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f000 fcc7 	bl	8001534 <setTimer>
			}
			setTrafficLight(status);
 8000ba6:	4b59      	ldr	r3, [pc, #356]	; (8000d0c <fsm_manual_run+0x278>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 f8b8 	bl	8000d20 <setTrafficLight>
			if (isButtonPressed(1) == 1) {
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f7ff facb 	bl	800014c <isButtonPressed>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d102      	bne.n	8000bc2 <fsm_manual_run+0x12e>
				status = MAN_GREEN_RED;
 8000bbc:	4b53      	ldr	r3, [pc, #332]	; (8000d0c <fsm_manual_run+0x278>)
 8000bbe:	2207      	movs	r2, #7
 8000bc0:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f7ff fac2 	bl	800014c <isButtonPressed>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	f040 8096 	bne.w	8000cfc <fsm_manual_run+0x268>
				turnOffTrafficLight();
 8000bd0:	f000 fa20 	bl	8001014 <turnOffTrafficLight>
				status = CONFIG_RED; // MODE2 -> MODE3
 8000bd4:	4b4d      	ldr	r3, [pc, #308]	; (8000d0c <fsm_manual_run+0x278>)
 8000bd6:	2209      	movs	r2, #9
 8000bd8:	601a      	str	r2, [r3, #0]
			}
			break;
 8000bda:	e08f      	b.n	8000cfc <fsm_manual_run+0x268>
		case MAN_GREEN_RED:
			led_buffer[0] = manual_led_buffer[0];
 8000bdc:	4b4c      	ldr	r3, [pc, #304]	; (8000d10 <fsm_manual_run+0x27c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a4c      	ldr	r2, [pc, #304]	; (8000d14 <fsm_manual_run+0x280>)
 8000be2:	6013      	str	r3, [r2, #0]
			led_buffer[1] = manual_led_buffer[1];
 8000be4:	4b4a      	ldr	r3, [pc, #296]	; (8000d10 <fsm_manual_run+0x27c>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	4a4a      	ldr	r2, [pc, #296]	; (8000d14 <fsm_manual_run+0x280>)
 8000bea:	6053      	str	r3, [r2, #4]
			led_buffer[2] = manual_led_buffer[2];
 8000bec:	4b48      	ldr	r3, [pc, #288]	; (8000d10 <fsm_manual_run+0x27c>)
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	4a48      	ldr	r2, [pc, #288]	; (8000d14 <fsm_manual_run+0x280>)
 8000bf2:	6093      	str	r3, [r2, #8]
			led_buffer[3] = manual_led_buffer[3];
 8000bf4:	4b46      	ldr	r3, [pc, #280]	; (8000d10 <fsm_manual_run+0x27c>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	4a46      	ldr	r2, [pc, #280]	; (8000d14 <fsm_manual_run+0x280>)
 8000bfa:	60d3      	str	r3, [r2, #12]
			if (isTimerExpire(0)) {
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 fcc1 	bl	8001584 <isTimerExpire>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d016      	beq.n	8000c36 <fsm_manual_run+0x1a2>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000c08:	2120      	movs	r1, #32
 8000c0a:	4843      	ldr	r0, [pc, #268]	; (8000d18 <fsm_manual_run+0x284>)
 8000c0c:	f001 f8cb 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000c10:	4b42      	ldr	r3, [pc, #264]	; (8000d1c <fsm_manual_run+0x288>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	4941      	ldr	r1, [pc, #260]	; (8000d1c <fsm_manual_run+0x288>)
 8000c18:	600a      	str	r2, [r1, #0]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 fbbc 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000c20:	4b3e      	ldr	r3, [pc, #248]	; (8000d1c <fsm_manual_run+0x288>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	dd02      	ble.n	8000c2e <fsm_manual_run+0x19a>
 8000c28:	4b3c      	ldr	r3, [pc, #240]	; (8000d1c <fsm_manual_run+0x288>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000c2e:	21fa      	movs	r1, #250	; 0xfa
 8000c30:	2000      	movs	r0, #0
 8000c32:	f000 fc7f 	bl	8001534 <setTimer>
			}
			setTrafficLight(status);
 8000c36:	4b35      	ldr	r3, [pc, #212]	; (8000d0c <fsm_manual_run+0x278>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 f870 	bl	8000d20 <setTrafficLight>
			if (isButtonPressed(1) == 1) {
 8000c40:	2001      	movs	r0, #1
 8000c42:	f7ff fa83 	bl	800014c <isButtonPressed>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d102      	bne.n	8000c52 <fsm_manual_run+0x1be>
				status = MAN_YELLOW_RED;
 8000c4c:	4b2f      	ldr	r3, [pc, #188]	; (8000d0c <fsm_manual_run+0x278>)
 8000c4e:	2208      	movs	r2, #8
 8000c50:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000c52:	2000      	movs	r0, #0
 8000c54:	f7ff fa7a 	bl	800014c <isButtonPressed>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d150      	bne.n	8000d00 <fsm_manual_run+0x26c>
				turnOffTrafficLight();
 8000c5e:	f000 f9d9 	bl	8001014 <turnOffTrafficLight>
				status = CONFIG_RED; // MODE2 -> MODE3
 8000c62:	4b2a      	ldr	r3, [pc, #168]	; (8000d0c <fsm_manual_run+0x278>)
 8000c64:	2209      	movs	r2, #9
 8000c66:	601a      	str	r2, [r3, #0]
			}
			break;
 8000c68:	e04a      	b.n	8000d00 <fsm_manual_run+0x26c>
		case MAN_YELLOW_RED:
			led_buffer[0] = manual_led_buffer[0];
 8000c6a:	4b29      	ldr	r3, [pc, #164]	; (8000d10 <fsm_manual_run+0x27c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a29      	ldr	r2, [pc, #164]	; (8000d14 <fsm_manual_run+0x280>)
 8000c70:	6013      	str	r3, [r2, #0]
			led_buffer[1] = manual_led_buffer[1];
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <fsm_manual_run+0x27c>)
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	4a27      	ldr	r2, [pc, #156]	; (8000d14 <fsm_manual_run+0x280>)
 8000c78:	6053      	str	r3, [r2, #4]
			led_buffer[2] = manual_led_buffer[2];
 8000c7a:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <fsm_manual_run+0x27c>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	4a25      	ldr	r2, [pc, #148]	; (8000d14 <fsm_manual_run+0x280>)
 8000c80:	6093      	str	r3, [r2, #8]
			led_buffer[3] = manual_led_buffer[3];
 8000c82:	4b23      	ldr	r3, [pc, #140]	; (8000d10 <fsm_manual_run+0x27c>)
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	4a23      	ldr	r2, [pc, #140]	; (8000d14 <fsm_manual_run+0x280>)
 8000c88:	60d3      	str	r3, [r2, #12]
			if (isTimerExpire(0)) {
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 fc7a 	bl	8001584 <isTimerExpire>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d016      	beq.n	8000cc4 <fsm_manual_run+0x230>
				HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000c96:	2120      	movs	r1, #32
 8000c98:	481f      	ldr	r0, [pc, #124]	; (8000d18 <fsm_manual_run+0x284>)
 8000c9a:	f001 f884 	bl	8001da6 <HAL_GPIO_TogglePin>
				update7SEG(index_led++);
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <fsm_manual_run+0x288>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	1c5a      	adds	r2, r3, #1
 8000ca4:	491d      	ldr	r1, [pc, #116]	; (8000d1c <fsm_manual_run+0x288>)
 8000ca6:	600a      	str	r2, [r1, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 fb75 	bl	8001398 <update7SEG>
				if (index_led >= MAX_LED) index_led = 0;
 8000cae:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <fsm_manual_run+0x288>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	dd02      	ble.n	8000cbc <fsm_manual_run+0x228>
 8000cb6:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <fsm_manual_run+0x288>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
				setTimer(0, 250); // reset timer 0.25s
 8000cbc:	21fa      	movs	r1, #250	; 0xfa
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f000 fc38 	bl	8001534 <setTimer>
			}
			setTrafficLight(status);
 8000cc4:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <fsm_manual_run+0x278>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 f829 	bl	8000d20 <setTrafficLight>
			if (isButtonPressed(1) == 1) {
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f7ff fa3c 	bl	800014c <isButtonPressed>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d102      	bne.n	8000ce0 <fsm_manual_run+0x24c>
				status = MAN_RED_GREEN;
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <fsm_manual_run+0x278>)
 8000cdc:	2205      	movs	r2, #5
 8000cde:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(0) == 1) { //press button1
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff fa33 	bl	800014c <isButtonPressed>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d10b      	bne.n	8000d04 <fsm_manual_run+0x270>
				turnOffTrafficLight();
 8000cec:	f000 f992 	bl	8001014 <turnOffTrafficLight>
				status = CONFIG_RED; // MODE2 -> MODE3
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <fsm_manual_run+0x278>)
 8000cf2:	2209      	movs	r2, #9
 8000cf4:	601a      	str	r2, [r3, #0]
			}
			break;
 8000cf6:	e005      	b.n	8000d04 <fsm_manual_run+0x270>
			break;
 8000cf8:	bf00      	nop
 8000cfa:	e004      	b.n	8000d06 <fsm_manual_run+0x272>
			break;
 8000cfc:	bf00      	nop
 8000cfe:	e002      	b.n	8000d06 <fsm_manual_run+0x272>
			break;
 8000d00:	bf00      	nop
 8000d02:	e000      	b.n	8000d06 <fsm_manual_run+0x272>
			break;
 8000d04:	bf00      	nop
	}
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200000e0 	.word	0x200000e0
 8000d10:	20000068 	.word	0x20000068
 8000d14:	20000058 	.word	0x20000058
 8000d18:	40010800 	.word	0x40010800
 8000d1c:	200000c8 	.word	0x200000c8

08000d20 <setTrafficLight>:
 *  Created on: Oct 30, 2025
 *      Author: Admin
 */
#include "light_traffic.h"

void setTrafficLight(int status) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b0b      	cmp	r3, #11
 8000d2c:	f200 8168 	bhi.w	8001000 <setTrafficLight+0x2e0>
 8000d30:	a201      	add	r2, pc, #4	; (adr r2, 8000d38 <setTrafficLight+0x18>)
 8000d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d36:	bf00      	nop
 8000d38:	08000d69 	.word	0x08000d69
 8000d3c:	08000d6f 	.word	0x08000d6f
 8000d40:	08000db9 	.word	0x08000db9
 8000d44:	08000e03 	.word	0x08000e03
 8000d48:	08000e4d 	.word	0x08000e4d
 8000d4c:	08000e97 	.word	0x08000e97
 8000d50:	08000ee1 	.word	0x08000ee1
 8000d54:	08000f2b 	.word	0x08000f2b
 8000d58:	08000f75 	.word	0x08000f75
 8000d5c:	08000fbf 	.word	0x08000fbf
 8000d60:	08000fd5 	.word	0x08000fd5
 8000d64:	08000feb 	.word	0x08000feb
    switch (status) {
    	case 0:
    		status = 1;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	607b      	str	r3, [r7, #4]
    		break;
 8000d6c:	e14b      	b.n	8001006 <setTrafficLight+0x2e6>
        case 1: // AUTO_RED_GREEN
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d74:	48a6      	ldr	r0, [pc, #664]	; (8001010 <setTrafficLight+0x2f0>)
 8000d76:	f000 fffe 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d80:	48a3      	ldr	r0, [pc, #652]	; (8001010 <setTrafficLight+0x2f0>)
 8000d82:	f000 fff8 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8c:	48a0      	ldr	r0, [pc, #640]	; (8001010 <setTrafficLight+0x2f0>)
 8000d8e:	f000 fff2 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000d92:	2201      	movs	r2, #1
 8000d94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d98:	489d      	ldr	r0, [pc, #628]	; (8001010 <setTrafficLight+0x2f0>)
 8000d9a:	f000 ffec 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000da4:	489a      	ldr	r0, [pc, #616]	; (8001010 <setTrafficLight+0x2f0>)
 8000da6:	f000 ffe6 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db0:	4897      	ldr	r0, [pc, #604]	; (8001010 <setTrafficLight+0x2f0>)
 8000db2:	f000 ffe0 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000db6:	e126      	b.n	8001006 <setTrafficLight+0x2e6>
        case 2: // AUTO_RED_YELLOW
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dbe:	4894      	ldr	r0, [pc, #592]	; (8001010 <setTrafficLight+0x2f0>)
 8000dc0:	f000 ffd9 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dca:	4891      	ldr	r0, [pc, #580]	; (8001010 <setTrafficLight+0x2f0>)
 8000dcc:	f000 ffd3 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dd6:	488e      	ldr	r0, [pc, #568]	; (8001010 <setTrafficLight+0x2f0>)
 8000dd8:	f000 ffcd 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000de2:	488b      	ldr	r0, [pc, #556]	; (8001010 <setTrafficLight+0x2f0>)
 8000de4:	f000 ffc7 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dee:	4888      	ldr	r0, [pc, #544]	; (8001010 <setTrafficLight+0x2f0>)
 8000df0:	f000 ffc1 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dfa:	4885      	ldr	r0, [pc, #532]	; (8001010 <setTrafficLight+0x2f0>)
 8000dfc:	f000 ffbb 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000e00:	e101      	b.n	8001006 <setTrafficLight+0x2e6>
        case 3: // AUTO_GREEN_RED
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e08:	4881      	ldr	r0, [pc, #516]	; (8001010 <setTrafficLight+0x2f0>)
 8000e0a:	f000 ffb4 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e14:	487e      	ldr	r0, [pc, #504]	; (8001010 <setTrafficLight+0x2f0>)
 8000e16:	f000 ffae 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e20:	487b      	ldr	r0, [pc, #492]	; (8001010 <setTrafficLight+0x2f0>)
 8000e22:	f000 ffa8 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e2c:	4878      	ldr	r0, [pc, #480]	; (8001010 <setTrafficLight+0x2f0>)
 8000e2e:	f000 ffa2 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e38:	4875      	ldr	r0, [pc, #468]	; (8001010 <setTrafficLight+0x2f0>)
 8000e3a:	f000 ff9c 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e44:	4872      	ldr	r0, [pc, #456]	; (8001010 <setTrafficLight+0x2f0>)
 8000e46:	f000 ff96 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000e4a:	e0dc      	b.n	8001006 <setTrafficLight+0x2e6>
        case 4: // AUTO_YELLOW_RED
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e52:	486f      	ldr	r0, [pc, #444]	; (8001010 <setTrafficLight+0x2f0>)
 8000e54:	f000 ff8f 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e5e:	486c      	ldr	r0, [pc, #432]	; (8001010 <setTrafficLight+0x2f0>)
 8000e60:	f000 ff89 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6a:	4869      	ldr	r0, [pc, #420]	; (8001010 <setTrafficLight+0x2f0>)
 8000e6c:	f000 ff83 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e76:	4866      	ldr	r0, [pc, #408]	; (8001010 <setTrafficLight+0x2f0>)
 8000e78:	f000 ff7d 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e82:	4863      	ldr	r0, [pc, #396]	; (8001010 <setTrafficLight+0x2f0>)
 8000e84:	f000 ff77 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	4860      	ldr	r0, [pc, #384]	; (8001010 <setTrafficLight+0x2f0>)
 8000e90:	f000 ff71 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000e94:	e0b7      	b.n	8001006 <setTrafficLight+0x2e6>
        case 5: // MAN_RED_GREEN
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9c:	485c      	ldr	r0, [pc, #368]	; (8001010 <setTrafficLight+0x2f0>)
 8000e9e:	f000 ff6a 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea8:	4859      	ldr	r0, [pc, #356]	; (8001010 <setTrafficLight+0x2f0>)
 8000eaa:	f000 ff64 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb4:	4856      	ldr	r0, [pc, #344]	; (8001010 <setTrafficLight+0x2f0>)
 8000eb6:	f000 ff5e 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ec0:	4853      	ldr	r0, [pc, #332]	; (8001010 <setTrafficLight+0x2f0>)
 8000ec2:	f000 ff58 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ecc:	4850      	ldr	r0, [pc, #320]	; (8001010 <setTrafficLight+0x2f0>)
 8000ece:	f000 ff52 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed8:	484d      	ldr	r0, [pc, #308]	; (8001010 <setTrafficLight+0x2f0>)
 8000eda:	f000 ff4c 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000ede:	e092      	b.n	8001006 <setTrafficLight+0x2e6>
        case 6: // MAN_RED_YELLOW
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ee6:	484a      	ldr	r0, [pc, #296]	; (8001010 <setTrafficLight+0x2f0>)
 8000ee8:	f000 ff45 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ef2:	4847      	ldr	r0, [pc, #284]	; (8001010 <setTrafficLight+0x2f0>)
 8000ef4:	f000 ff3f 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000efe:	4844      	ldr	r0, [pc, #272]	; (8001010 <setTrafficLight+0x2f0>)
 8000f00:	f000 ff39 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f0a:	4841      	ldr	r0, [pc, #260]	; (8001010 <setTrafficLight+0x2f0>)
 8000f0c:	f000 ff33 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f16:	483e      	ldr	r0, [pc, #248]	; (8001010 <setTrafficLight+0x2f0>)
 8000f18:	f000 ff2d 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f22:	483b      	ldr	r0, [pc, #236]	; (8001010 <setTrafficLight+0x2f0>)
 8000f24:	f000 ff27 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000f28:	e06d      	b.n	8001006 <setTrafficLight+0x2e6>
        case 7: // MAN_GREEN_RED
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f30:	4837      	ldr	r0, [pc, #220]	; (8001010 <setTrafficLight+0x2f0>)
 8000f32:	f000 ff20 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f3c:	4834      	ldr	r0, [pc, #208]	; (8001010 <setTrafficLight+0x2f0>)
 8000f3e:	f000 ff1a 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f48:	4831      	ldr	r0, [pc, #196]	; (8001010 <setTrafficLight+0x2f0>)
 8000f4a:	f000 ff14 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f54:	482e      	ldr	r0, [pc, #184]	; (8001010 <setTrafficLight+0x2f0>)
 8000f56:	f000 ff0e 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f60:	482b      	ldr	r0, [pc, #172]	; (8001010 <setTrafficLight+0x2f0>)
 8000f62:	f000 ff08 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8000f66:	2201      	movs	r2, #1
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	4828      	ldr	r0, [pc, #160]	; (8001010 <setTrafficLight+0x2f0>)
 8000f6e:	f000 ff02 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000f72:	e048      	b.n	8001006 <setTrafficLight+0x2e6>
        case 8: // MAN_YELLOW_RED
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f7a:	4825      	ldr	r0, [pc, #148]	; (8001010 <setTrafficLight+0x2f0>)
 8000f7c:	f000 fefb 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f86:	4822      	ldr	r0, [pc, #136]	; (8001010 <setTrafficLight+0x2f0>)
 8000f88:	f000 fef5 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f92:	481f      	ldr	r0, [pc, #124]	; (8001010 <setTrafficLight+0x2f0>)
 8000f94:	f000 feef 	bl	8001d76 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f9e:	481c      	ldr	r0, [pc, #112]	; (8001010 <setTrafficLight+0x2f0>)
 8000fa0:	f000 fee9 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000faa:	4819      	ldr	r0, [pc, #100]	; (8001010 <setTrafficLight+0x2f0>)
 8000fac:	f000 fee3 	bl	8001d76 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fb6:	4816      	ldr	r0, [pc, #88]	; (8001010 <setTrafficLight+0x2f0>)
 8000fb8:	f000 fedd 	bl	8001d76 <HAL_GPIO_WritePin>
            break;
 8000fbc:	e023      	b.n	8001006 <setTrafficLight+0x2e6>
        case 9:
        	HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 8000fbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fc2:	4813      	ldr	r0, [pc, #76]	; (8001010 <setTrafficLight+0x2f0>)
 8000fc4:	f000 feef 	bl	8001da6 <HAL_GPIO_TogglePin>
        	HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8000fc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fcc:	4810      	ldr	r0, [pc, #64]	; (8001010 <setTrafficLight+0x2f0>)
 8000fce:	f000 feea 	bl	8001da6 <HAL_GPIO_TogglePin>
        	break;
 8000fd2:	e018      	b.n	8001006 <setTrafficLight+0x2e6>
        case 10:
        	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8000fd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fd8:	480d      	ldr	r0, [pc, #52]	; (8001010 <setTrafficLight+0x2f0>)
 8000fda:	f000 fee4 	bl	8001da6 <HAL_GPIO_TogglePin>
        	HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8000fde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe2:	480b      	ldr	r0, [pc, #44]	; (8001010 <setTrafficLight+0x2f0>)
 8000fe4:	f000 fedf 	bl	8001da6 <HAL_GPIO_TogglePin>
        	break;
 8000fe8:	e00d      	b.n	8001006 <setTrafficLight+0x2e6>
        case 11:
        	HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8000fea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fee:	4808      	ldr	r0, [pc, #32]	; (8001010 <setTrafficLight+0x2f0>)
 8000ff0:	f000 fed9 	bl	8001da6 <HAL_GPIO_TogglePin>
        	HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8000ff4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff8:	4805      	ldr	r0, [pc, #20]	; (8001010 <setTrafficLight+0x2f0>)
 8000ffa:	f000 fed4 	bl	8001da6 <HAL_GPIO_TogglePin>
        	break;
 8000ffe:	e002      	b.n	8001006 <setTrafficLight+0x2e6>
        default:
        	status = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	607b      	str	r3, [r7, #4]
        	break;
 8001004:	bf00      	nop
    }
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40010c00 	.word	0x40010c00

08001014 <turnOffTrafficLight>:
void turnOffTrafficLight() {
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101e:	4811      	ldr	r0, [pc, #68]	; (8001064 <turnOffTrafficLight+0x50>)
 8001020:	f000 fea9 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102a:	480e      	ldr	r0, [pc, #56]	; (8001064 <turnOffTrafficLight+0x50>)
 800102c:	f000 fea3 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001036:	480b      	ldr	r0, [pc, #44]	; (8001064 <turnOffTrafficLight+0x50>)
 8001038:	f000 fe9d 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001042:	4808      	ldr	r0, [pc, #32]	; (8001064 <turnOffTrafficLight+0x50>)
 8001044:	f000 fe97 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800104e:	4805      	ldr	r0, [pc, #20]	; (8001064 <turnOffTrafficLight+0x50>)
 8001050:	f000 fe91 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800105a:	4802      	ldr	r0, [pc, #8]	; (8001064 <turnOffTrafficLight+0x50>)
 800105c:	f000 fe8b 	bl	8001d76 <HAL_GPIO_WritePin>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40010c00 	.word	0x40010c00

08001068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800106c:	f000 fb82 	bl	8001774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001070:	f000 f828 	bl	80010c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001074:	f000 f8ae 	bl	80011d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001078:	f000 f860 	bl	800113c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800107c:	4810      	ldr	r0, [pc, #64]	; (80010c0 <main+0x58>)
 800107e:	f001 fad7 	bl	8002630 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 3);
 8001082:	2103      	movs	r1, #3
 8001084:	2000      	movs	r0, #0
 8001086:	f000 fa55 	bl	8001534 <setTimer>
  setTimer(1, 5);
 800108a:	2105      	movs	r1, #5
 800108c:	2001      	movs	r0, #1
 800108e:	f000 fa51 	bl	8001534 <setTimer>
  setTimer(4, 13);
 8001092:	210d      	movs	r1, #13
 8001094:	2004      	movs	r0, #4
 8001096:	f000 fa4d 	bl	8001534 <setTimer>
  setTimer(5, 17);
 800109a:	2111      	movs	r1, #17
 800109c:	2005      	movs	r0, #5
 800109e:	f000 fa49 	bl	8001534 <setTimer>
  setTimer(6, 19);
 80010a2:	2113      	movs	r1, #19
 80010a4:	2006      	movs	r0, #6
 80010a6:	f000 fa45 	bl	8001534 <setTimer>
  setTimer(7, 2);
 80010aa:	2102      	movs	r1, #2
 80010ac:	2007      	movs	r0, #7
 80010ae:	f000 fa41 	bl	8001534 <setTimer>
  while (1)
  {
	  fsm_automatic_run();
 80010b2:	f7ff f93f 	bl	8000334 <fsm_automatic_run>
	  fsm_manual_run();
 80010b6:	f7ff fced 	bl	8000a94 <fsm_manual_run>
	  fsm_config_run();
 80010ba:	f7ff fae7 	bl	800068c <fsm_config_run>
	  fsm_automatic_run();
 80010be:	e7f8      	b.n	80010b2 <main+0x4a>
 80010c0:	200000e4 	.word	0x200000e4

080010c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b090      	sub	sp, #64	; 0x40
 80010c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ca:	f107 0318 	add.w	r3, r7, #24
 80010ce:	2228      	movs	r2, #40	; 0x28
 80010d0:	2100      	movs	r1, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f001 fe5c 	bl	8002d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e6:	2302      	movs	r3, #2
 80010e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ea:	2301      	movs	r3, #1
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ee:	2310      	movs	r3, #16
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f6:	f107 0318 	add.w	r3, r7, #24
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fe6c 	bl	8001dd8 <HAL_RCC_OscConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001106:	f000 fa0f 	bl	8001528 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110a:	230f      	movs	r3, #15
 800110c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f001 f8d8 	bl	80022d8 <HAL_RCC_ClockConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800112e:	f000 f9fb 	bl	8001528 <Error_Handler>
  }
}
 8001132:	bf00      	nop
 8001134:	3740      	adds	r7, #64	; 0x40
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001150:	463b      	mov	r3, r7
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <MX_TIM2_Init+0x94>)
 800115a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001162:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001166:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001168:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <MX_TIM2_Init+0x94>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001170:	2209      	movs	r2, #9
 8001172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <MX_TIM2_Init+0x94>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001180:	4813      	ldr	r0, [pc, #76]	; (80011d0 <MX_TIM2_Init+0x94>)
 8001182:	f001 fa05 	bl	8002590 <HAL_TIM_Base_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800118c:	f000 f9cc 	bl	8001528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	4619      	mov	r1, r3
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <MX_TIM2_Init+0x94>)
 800119e:	f001 fb83 	bl	80028a8 <HAL_TIM_ConfigClockSource>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011a8:	f000 f9be 	bl	8001528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ac:	2300      	movs	r3, #0
 80011ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011b4:	463b      	mov	r3, r7
 80011b6:	4619      	mov	r1, r3
 80011b8:	4805      	ldr	r0, [pc, #20]	; (80011d0 <MX_TIM2_Init+0x94>)
 80011ba:	f001 fd5b 	bl	8002c74 <HAL_TIMEx_MasterConfigSynchronization>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011c4:	f000 f9b0 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200000e4 	.word	0x200000e4

080011d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e8:	4b2f      	ldr	r3, [pc, #188]	; (80012a8 <MX_GPIO_Init+0xd4>)
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	4a2e      	ldr	r2, [pc, #184]	; (80012a8 <MX_GPIO_Init+0xd4>)
 80011ee:	f043 0310 	orr.w	r3, r3, #16
 80011f2:	6193      	str	r3, [r2, #24]
 80011f4:	4b2c      	ldr	r3, [pc, #176]	; (80012a8 <MX_GPIO_Init+0xd4>)
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	f003 0310 	and.w	r3, r3, #16
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001200:	4b29      	ldr	r3, [pc, #164]	; (80012a8 <MX_GPIO_Init+0xd4>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a28      	ldr	r2, [pc, #160]	; (80012a8 <MX_GPIO_Init+0xd4>)
 8001206:	f043 0304 	orr.w	r3, r3, #4
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <MX_GPIO_Init+0xd4>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0304 	and.w	r3, r3, #4
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001218:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <MX_GPIO_Init+0xd4>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <MX_GPIO_Init+0xd4>)
 800121e:	f043 0308 	orr.w	r3, r3, #8
 8001222:	6193      	str	r3, [r2, #24]
 8001224:	4b20      	ldr	r3, [pc, #128]	; (80012a8 <MX_GPIO_Init+0xd4>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	f003 0308 	and.w	r3, r3, #8
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DOT_Pin|LED_RED_Pin|EN0_Pin|EN1_Pin
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8001236:	481d      	ldr	r0, [pc, #116]	; (80012ac <MX_GPIO_Init+0xd8>)
 8001238:	f000 fd9d 	bl	8001d76 <HAL_GPIO_WritePin>
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|LED_GREEN2_Pin
 800123c:	2200      	movs	r2, #0
 800123e:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001242:	481b      	ldr	r0, [pc, #108]	; (80012b0 <MX_GPIO_Init+0xdc>)
 8001244:	f000 fd97 	bl	8001d76 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_RED2_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin
                          |LED_RED1_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001248:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800124c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001252:	2301      	movs	r3, #1
 8001254:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4619      	mov	r1, r3
 800125c:	4815      	ldr	r0, [pc, #84]	; (80012b4 <MX_GPIO_Init+0xe0>)
 800125e:	f000 fbf9 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOT_Pin LED_RED_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = DOT_Pin|LED_RED_Pin|EN0_Pin|EN1_Pin
 8001262:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8001266:	613b      	str	r3, [r7, #16]
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001268:	2301      	movs	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2302      	movs	r3, #2
 8001272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	4619      	mov	r1, r3
 800127a:	480c      	ldr	r0, [pc, #48]	; (80012ac <MX_GPIO_Init+0xd8>)
 800127c:	f000 fbea 	bl	8001a54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin LED_GREEN2_Pin
                           LED_YELLOW2_Pin LED_RED2_Pin LED_GREEN1_Pin LED_YELLOW1_Pin
                           LED_RED1_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|LED_GREEN2_Pin
 8001280:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 8001284:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW2_Pin|LED_RED2_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin
                          |LED_RED1_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2302      	movs	r3, #2
 8001290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4619      	mov	r1, r3
 8001298:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_GPIO_Init+0xdc>)
 800129a:	f000 fbdb 	bl	8001a54 <HAL_GPIO_Init>

}
 800129e:	bf00      	nop
 80012a0:	3720      	adds	r7, #32
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40010800 	.word	0x40010800
 80012b0:	40010c00 	.word	0x40010c00
 80012b4:	40011000 	.word	0x40011000

080012b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	timerRun();
 80012c0:	f000 f97a 	bl	80015b8 <timerRun>
	getKeyInput();
 80012c4:	f7fe ff5c 	bl	8000180 <getKeyInput>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <display7SEG>:
void display7SEG(int num) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
    if (num < 0 || num > 9) return;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	db53      	blt.n	8001386 <display7SEG+0xb6>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b09      	cmp	r3, #9
 80012e2:	dc50      	bgt.n	8001386 <display7SEG+0xb6>
    uint8_t pattern = seg_table[num];
 80012e4:	4a2a      	ldr	r2, [pc, #168]	; (8001390 <display7SEG+0xc0>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, pattern & 0x01);
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	461a      	mov	r2, r3
 80012f8:	2101      	movs	r1, #1
 80012fa:	4826      	ldr	r0, [pc, #152]	; (8001394 <display7SEG+0xc4>)
 80012fc:	f000 fd3b 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, (pattern >> 1) & 0x01);
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	085b      	lsrs	r3, r3, #1
 8001304:	b2db      	uxtb	r3, r3
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	461a      	mov	r2, r3
 800130e:	2102      	movs	r1, #2
 8001310:	4820      	ldr	r0, [pc, #128]	; (8001394 <display7SEG+0xc4>)
 8001312:	f000 fd30 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, (pattern >> 2) & 0x01);
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	089b      	lsrs	r3, r3, #2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	b2db      	uxtb	r3, r3
 8001322:	461a      	mov	r2, r3
 8001324:	2104      	movs	r1, #4
 8001326:	481b      	ldr	r0, [pc, #108]	; (8001394 <display7SEG+0xc4>)
 8001328:	f000 fd25 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, (pattern >> 3) & 0x01);
 800132c:	7bfb      	ldrb	r3, [r7, #15]
 800132e:	08db      	lsrs	r3, r3, #3
 8001330:	b2db      	uxtb	r3, r3
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	461a      	mov	r2, r3
 800133a:	2108      	movs	r1, #8
 800133c:	4815      	ldr	r0, [pc, #84]	; (8001394 <display7SEG+0xc4>)
 800133e:	f000 fd1a 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, (pattern >> 4) & 0x01);
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	b2db      	uxtb	r3, r3
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	2110      	movs	r1, #16
 8001352:	4810      	ldr	r0, [pc, #64]	; (8001394 <display7SEG+0xc4>)
 8001354:	f000 fd0f 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, (pattern >> 5) & 0x01);
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	095b      	lsrs	r3, r3, #5
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	2120      	movs	r1, #32
 8001368:	480a      	ldr	r0, [pc, #40]	; (8001394 <display7SEG+0xc4>)
 800136a:	f000 fd04 	bl	8001d76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, (pattern >> 6) & 0x01);
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	099b      	lsrs	r3, r3, #6
 8001372:	b2db      	uxtb	r3, r3
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	b2db      	uxtb	r3, r3
 800137a:	461a      	mov	r2, r3
 800137c:	2140      	movs	r1, #64	; 0x40
 800137e:	4805      	ldr	r0, [pc, #20]	; (8001394 <display7SEG+0xc4>)
 8001380:	f000 fcf9 	bl	8001d76 <HAL_GPIO_WritePin>
 8001384:	e000      	b.n	8001388 <display7SEG+0xb8>
    if (num < 0 || num > 9) return;
 8001386:	bf00      	nop
}
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	08002db8 	.word	0x08002db8
 8001394:	40010c00 	.word	0x40010c00

08001398 <update7SEG>:

void update7SEG(int index) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d87a      	bhi.n	800149c <update7SEG+0x104>
 80013a6:	a201      	add	r2, pc, #4	; (adr r2, 80013ac <update7SEG+0x14>)
 80013a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ac:	080013bd 	.word	0x080013bd
 80013b0:	080013f5 	.word	0x080013f5
 80013b4:	0800142d 	.word	0x0800142d
 80013b8:	08001465 	.word	0x08001465
	switch (index) {
		case 0:
			display7SEG(led_buffer[0]);
 80013bc:	4b3a      	ldr	r3, [pc, #232]	; (80014a8 <update7SEG+0x110>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff85 	bl	80012d0 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET); 	 // turn on LED1
 80013c6:	2201      	movs	r2, #1
 80013c8:	2140      	movs	r1, #64	; 0x40
 80013ca:	4838      	ldr	r0, [pc, #224]	; (80014ac <update7SEG+0x114>)
 80013cc:	f000 fcd3 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);   // turn off LED2
 80013d0:	2200      	movs	r2, #0
 80013d2:	2180      	movs	r1, #128	; 0x80
 80013d4:	4835      	ldr	r0, [pc, #212]	; (80014ac <update7SEG+0x114>)
 80013d6:	f000 fcce 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);   // turn off LED2
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e0:	4832      	ldr	r0, [pc, #200]	; (80014ac <update7SEG+0x114>)
 80013e2:	f000 fcc8 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);   // turn off LED3
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ec:	482f      	ldr	r0, [pc, #188]	; (80014ac <update7SEG+0x114>)
 80013ee:	f000 fcc2 	bl	8001d76 <HAL_GPIO_WritePin>
			break;
 80013f2:	e054      	b.n	800149e <update7SEG+0x106>
		case 1:
			display7SEG(led_buffer[1]);
 80013f4:	4b2c      	ldr	r3, [pc, #176]	; (80014a8 <update7SEG+0x110>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff69 	bl	80012d0 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);   // turn off LED1
 80013fe:	2200      	movs	r2, #0
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	482a      	ldr	r0, [pc, #168]	; (80014ac <update7SEG+0x114>)
 8001404:	f000 fcb7 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET); 	 // turn on LED2
 8001408:	2201      	movs	r2, #1
 800140a:	2180      	movs	r1, #128	; 0x80
 800140c:	4827      	ldr	r0, [pc, #156]	; (80014ac <update7SEG+0x114>)
 800140e:	f000 fcb2 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);   // turn off LED3
 8001412:	2200      	movs	r2, #0
 8001414:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001418:	4824      	ldr	r0, [pc, #144]	; (80014ac <update7SEG+0x114>)
 800141a:	f000 fcac 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);   // turn off LED4
 800141e:	2200      	movs	r2, #0
 8001420:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001424:	4821      	ldr	r0, [pc, #132]	; (80014ac <update7SEG+0x114>)
 8001426:	f000 fca6 	bl	8001d76 <HAL_GPIO_WritePin>
			break;
 800142a:	e038      	b.n	800149e <update7SEG+0x106>
		case 2:
			display7SEG(led_buffer[2]);
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <update7SEG+0x110>)
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff4d 	bl	80012d0 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);   // turn off LED1
 8001436:	2200      	movs	r2, #0
 8001438:	2140      	movs	r1, #64	; 0x40
 800143a:	481c      	ldr	r0, [pc, #112]	; (80014ac <update7SEG+0x114>)
 800143c:	f000 fc9b 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);   // turn off LED2
 8001440:	2200      	movs	r2, #0
 8001442:	2180      	movs	r1, #128	; 0x80
 8001444:	4819      	ldr	r0, [pc, #100]	; (80014ac <update7SEG+0x114>)
 8001446:	f000 fc96 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET); 	 // turn on LED3
 800144a:	2201      	movs	r2, #1
 800144c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001450:	4816      	ldr	r0, [pc, #88]	; (80014ac <update7SEG+0x114>)
 8001452:	f000 fc90 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);   // turn off LED4
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <update7SEG+0x114>)
 800145e:	f000 fc8a 	bl	8001d76 <HAL_GPIO_WritePin>
			break;
 8001462:	e01c      	b.n	800149e <update7SEG+0x106>
		case 3:
			display7SEG(led_buffer[3]);
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <update7SEG+0x110>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff31 	bl	80012d0 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);   // turn off LED1
 800146e:	2200      	movs	r2, #0
 8001470:	2140      	movs	r1, #64	; 0x40
 8001472:	480e      	ldr	r0, [pc, #56]	; (80014ac <update7SEG+0x114>)
 8001474:	f000 fc7f 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);   // turn off LED2
 8001478:	2200      	movs	r2, #0
 800147a:	2180      	movs	r1, #128	; 0x80
 800147c:	480b      	ldr	r0, [pc, #44]	; (80014ac <update7SEG+0x114>)
 800147e:	f000 fc7a 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);   // turn off LED3
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001488:	4808      	ldr	r0, [pc, #32]	; (80014ac <update7SEG+0x114>)
 800148a:	f000 fc74 	bl	8001d76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET); 	 // turn on LED4
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <update7SEG+0x114>)
 8001496:	f000 fc6e 	bl	8001d76 <HAL_GPIO_WritePin>
			break;
 800149a:	e000      	b.n	800149e <update7SEG+0x106>
		default:
			break;
 800149c:	bf00      	nop
	}
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000058 	.word	0x20000058
 80014ac:	40010800 	.word	0x40010800

080014b0 <update7SEGBuffer>:
void update7SEGBuffer(int counterA, int counterB) {
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
    led_buffer[0] = counterA / 10;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a18      	ldr	r2, [pc, #96]	; (8001520 <update7SEGBuffer+0x70>)
 80014be:	fb82 1203 	smull	r1, r2, r2, r3
 80014c2:	1092      	asrs	r2, r2, #2
 80014c4:	17db      	asrs	r3, r3, #31
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	4a16      	ldr	r2, [pc, #88]	; (8001524 <update7SEGBuffer+0x74>)
 80014ca:	6013      	str	r3, [r2, #0]
    led_buffer[1] = counterA % 10;
 80014cc:	6879      	ldr	r1, [r7, #4]
 80014ce:	4b14      	ldr	r3, [pc, #80]	; (8001520 <update7SEGBuffer+0x70>)
 80014d0:	fb83 2301 	smull	r2, r3, r3, r1
 80014d4:	109a      	asrs	r2, r3, #2
 80014d6:	17cb      	asrs	r3, r1, #31
 80014d8:	1ad2      	subs	r2, r2, r3
 80014da:	4613      	mov	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4413      	add	r3, r2
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	1aca      	subs	r2, r1, r3
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <update7SEGBuffer+0x74>)
 80014e6:	605a      	str	r2, [r3, #4]
    led_buffer[2] = counterB / 10;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	4a0d      	ldr	r2, [pc, #52]	; (8001520 <update7SEGBuffer+0x70>)
 80014ec:	fb82 1203 	smull	r1, r2, r2, r3
 80014f0:	1092      	asrs	r2, r2, #2
 80014f2:	17db      	asrs	r3, r3, #31
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	4a0b      	ldr	r2, [pc, #44]	; (8001524 <update7SEGBuffer+0x74>)
 80014f8:	6093      	str	r3, [r2, #8]
    led_buffer[3] = counterB % 10;
 80014fa:	6839      	ldr	r1, [r7, #0]
 80014fc:	4b08      	ldr	r3, [pc, #32]	; (8001520 <update7SEGBuffer+0x70>)
 80014fe:	fb83 2301 	smull	r2, r3, r3, r1
 8001502:	109a      	asrs	r2, r3, #2
 8001504:	17cb      	asrs	r3, r1, #31
 8001506:	1ad2      	subs	r2, r2, r3
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	1aca      	subs	r2, r1, r3
 8001512:	4b04      	ldr	r3, [pc, #16]	; (8001524 <update7SEGBuffer+0x74>)
 8001514:	60da      	str	r2, [r3, #12]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	66666667 	.word	0x66666667
 8001524:	20000058 	.word	0x20000058

08001528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800152c:	b672      	cpsid	i
}
 800152e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001530:	e7fe      	b.n	8001530 <Error_Handler+0x8>
	...

08001534 <setTimer>:


void timer_ISR() {
	timerRun();
}
void setTimer(int index, int duration) {
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
	if (index < 0 || index >= MAX_TIMER) return;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	db13      	blt.n	800156c <setTimer+0x38>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b13      	cmp	r3, #19
 8001548:	dc10      	bgt.n	800156c <setTimer+0x38>

	timer_counter[index] = duration / TICK;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	4a0a      	ldr	r2, [pc, #40]	; (8001578 <setTimer+0x44>)
 800154e:	fb82 1203 	smull	r1, r2, r2, r3
 8001552:	1092      	asrs	r2, r2, #2
 8001554:	17db      	asrs	r3, r3, #31
 8001556:	1ad2      	subs	r2, r2, r3
 8001558:	4908      	ldr	r1, [pc, #32]	; (800157c <setTimer+0x48>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index]    = 0;
 8001560:	4a07      	ldr	r2, [pc, #28]	; (8001580 <setTimer+0x4c>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2100      	movs	r1, #0
 8001566:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800156a:	e000      	b.n	800156e <setTimer+0x3a>
	if (index < 0 || index >= MAX_TIMER) return;
 800156c:	bf00      	nop
}
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	66666667 	.word	0x66666667
 800157c:	2000012c 	.word	0x2000012c
 8001580:	2000017c 	.word	0x2000017c

08001584 <isTimerExpire>:
int isTimerExpire(int index) {
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1) {
 800158c:	4a09      	ldr	r2, [pc, #36]	; (80015b4 <isTimerExpire+0x30>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d106      	bne.n	80015a6 <isTimerExpire+0x22>
		timer_flag[index] = 0;  // reset flag
 8001598:	4a06      	ldr	r2, [pc, #24]	; (80015b4 <isTimerExpire+0x30>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2100      	movs	r1, #0
 800159e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e000      	b.n	80015a8 <isTimerExpire+0x24>
	}
	return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	2000017c 	.word	0x2000017c

080015b8 <timerRun>:
void timerRun() {
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; ++i) {
 80015be:	2300      	movs	r3, #0
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	e016      	b.n	80015f2 <timerRun+0x3a>
		if (timer_counter >= 0) {
			timer_counter[i]--;
 80015c4:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <timerRun+0x4c>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015cc:	1e5a      	subs	r2, r3, #1
 80015ce:	490d      	ldr	r1, [pc, #52]	; (8001604 <timerRun+0x4c>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) {
 80015d6:	4a0b      	ldr	r2, [pc, #44]	; (8001604 <timerRun+0x4c>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	dc04      	bgt.n	80015ec <timerRun+0x34>
				timer_flag[i] = 1;
 80015e2:	4a09      	ldr	r2, [pc, #36]	; (8001608 <timerRun+0x50>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2101      	movs	r1, #1
 80015e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; ++i) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3301      	adds	r3, #1
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b13      	cmp	r3, #19
 80015f6:	dde5      	ble.n	80015c4 <timerRun+0xc>
			}
		}
	}
}
 80015f8:	bf00      	nop
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	2000012c 	.word	0x2000012c
 8001608:	2000017c 	.word	0x2000017c

0800160c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <HAL_MspInit+0x5c>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	4a14      	ldr	r2, [pc, #80]	; (8001668 <HAL_MspInit+0x5c>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6193      	str	r3, [r2, #24]
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <HAL_MspInit+0x5c>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <HAL_MspInit+0x5c>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a0e      	ldr	r2, [pc, #56]	; (8001668 <HAL_MspInit+0x5c>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <HAL_MspInit+0x5c>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_MspInit+0x60>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	4a04      	ldr	r2, [pc, #16]	; (800166c <HAL_MspInit+0x60>)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	40021000 	.word	0x40021000
 800166c:	40010000 	.word	0x40010000

08001670 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001680:	d113      	bne.n	80016aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <HAL_TIM_Base_MspInit+0x44>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <HAL_TIM_Base_MspInit+0x44>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	61d3      	str	r3, [r2, #28]
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_TIM_Base_MspInit+0x44>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2100      	movs	r1, #0
 800169e:	201c      	movs	r0, #28
 80016a0:	f000 f9a1 	bl	80019e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016a4:	201c      	movs	r0, #28
 80016a6:	f000 f9ba 	bl	8001a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000

080016b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016bc:	e7fe      	b.n	80016bc <NMI_Handler+0x4>

080016be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c2:	e7fe      	b.n	80016c2 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <MemManage_Handler+0x4>

080016ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ce:	e7fe      	b.n	80016ce <BusFault_Handler+0x4>

080016d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <UsageFault_Handler+0x4>

080016d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016d6:	b480      	push	{r7}
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr

080016ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016fe:	f000 f87f 	bl	8001800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <TIM2_IRQHandler+0x10>)
 800170e:	f000 ffdb 	bl	80026c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200000e4 	.word	0x200000e4

0800171c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001728:	f7ff fff8 	bl	800171c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800172c:	480b      	ldr	r0, [pc, #44]	; (800175c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800172e:	490c      	ldr	r1, [pc, #48]	; (8001760 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001730:	4a0c      	ldr	r2, [pc, #48]	; (8001764 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001734:	e002      	b.n	800173c <LoopCopyDataInit>

08001736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800173a:	3304      	adds	r3, #4

0800173c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800173c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800173e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001740:	d3f9      	bcc.n	8001736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001742:	4a09      	ldr	r2, [pc, #36]	; (8001768 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001744:	4c09      	ldr	r4, [pc, #36]	; (800176c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001748:	e001      	b.n	800174e <LoopFillZerobss>

0800174a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800174a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800174c:	3204      	adds	r2, #4

0800174e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800174e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001750:	d3fb      	bcc.n	800174a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001752:	f001 faf9 	bl	8002d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001756:	f7ff fc87 	bl	8001068 <main>
  bx lr
 800175a:	4770      	bx	lr
  ldr r0, =_sdata
 800175c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001760:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001764:	08002df0 	.word	0x08002df0
  ldr r2, =_sbss
 8001768:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800176c:	200001d0 	.word	0x200001d0

08001770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001770:	e7fe      	b.n	8001770 <ADC1_2_IRQHandler>
	...

08001774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001778:	4b08      	ldr	r3, [pc, #32]	; (800179c <HAL_Init+0x28>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a07      	ldr	r2, [pc, #28]	; (800179c <HAL_Init+0x28>)
 800177e:	f043 0310 	orr.w	r3, r3, #16
 8001782:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001784:	2003      	movs	r0, #3
 8001786:	f000 f923 	bl	80019d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178a:	200f      	movs	r0, #15
 800178c:	f000 f808 	bl	80017a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001790:	f7ff ff3c 	bl	800160c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40022000 	.word	0x40022000

080017a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_InitTick+0x54>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_InitTick+0x58>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 f93b 	bl	8001a3a <HAL_SYSTICK_Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00e      	b.n	80017ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d80a      	bhi.n	80017ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295
 80017dc:	f000 f903 	bl	80019e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e0:	4a06      	ldr	r2, [pc, #24]	; (80017fc <HAL_InitTick+0x5c>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e000      	b.n	80017ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000084 	.word	0x20000084
 80017f8:	2000008c 	.word	0x2000008c
 80017fc:	20000088 	.word	0x20000088

08001800 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001804:	4b05      	ldr	r3, [pc, #20]	; (800181c <HAL_IncTick+0x1c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b05      	ldr	r3, [pc, #20]	; (8001820 <HAL_IncTick+0x20>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a03      	ldr	r2, [pc, #12]	; (8001820 <HAL_IncTick+0x20>)
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	2000008c 	.word	0x2000008c
 8001820:	200001cc 	.word	0x200001cc

08001824 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return uwTick;
 8001828:	4b02      	ldr	r3, [pc, #8]	; (8001834 <HAL_GetTick+0x10>)
 800182a:	681b      	ldr	r3, [r3, #0]
}
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	200001cc 	.word	0x200001cc

08001838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001854:	4013      	ands	r3, r2
 8001856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001860:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186a:	4a04      	ldr	r2, [pc, #16]	; (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	60d3      	str	r3, [r2, #12]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001884:	4b04      	ldr	r3, [pc, #16]	; (8001898 <__NVIC_GetPriorityGrouping+0x18>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	0a1b      	lsrs	r3, r3, #8
 800188a:	f003 0307 	and.w	r3, r3, #7
}
 800188e:	4618      	mov	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	db0b      	blt.n	80018c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	f003 021f 	and.w	r2, r3, #31
 80018b4:	4906      	ldr	r1, [pc, #24]	; (80018d0 <__NVIC_EnableIRQ+0x34>)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	095b      	lsrs	r3, r3, #5
 80018bc:	2001      	movs	r0, #1
 80018be:	fa00 f202 	lsl.w	r2, r0, r2
 80018c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100

080018d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	6039      	str	r1, [r7, #0]
 80018de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	db0a      	blt.n	80018fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	490c      	ldr	r1, [pc, #48]	; (8001920 <__NVIC_SetPriority+0x4c>)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	0112      	lsls	r2, r2, #4
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	440b      	add	r3, r1
 80018f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018fc:	e00a      	b.n	8001914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4908      	ldr	r1, [pc, #32]	; (8001924 <__NVIC_SetPriority+0x50>)
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	3b04      	subs	r3, #4
 800190c:	0112      	lsls	r2, r2, #4
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	440b      	add	r3, r1
 8001912:	761a      	strb	r2, [r3, #24]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000e100 	.word	0xe000e100
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001928:	b480      	push	{r7}
 800192a:	b089      	sub	sp, #36	; 0x24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	f1c3 0307 	rsb	r3, r3, #7
 8001942:	2b04      	cmp	r3, #4
 8001944:	bf28      	it	cs
 8001946:	2304      	movcs	r3, #4
 8001948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3304      	adds	r3, #4
 800194e:	2b06      	cmp	r3, #6
 8001950:	d902      	bls.n	8001958 <NVIC_EncodePriority+0x30>
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3b03      	subs	r3, #3
 8001956:	e000      	b.n	800195a <NVIC_EncodePriority+0x32>
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	f04f 32ff 	mov.w	r2, #4294967295
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43da      	mvns	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	401a      	ands	r2, r3
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001970:	f04f 31ff 	mov.w	r1, #4294967295
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	43d9      	mvns	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	4313      	orrs	r3, r2
         );
}
 8001982:	4618      	mov	r0, r3
 8001984:	3724      	adds	r7, #36	; 0x24
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr

0800198c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800199c:	d301      	bcc.n	80019a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800199e:	2301      	movs	r3, #1
 80019a0:	e00f      	b.n	80019c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a2:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <SysTick_Config+0x40>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019aa:	210f      	movs	r1, #15
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	f7ff ff90 	bl	80018d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <SysTick_Config+0x40>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ba:	4b04      	ldr	r3, [pc, #16]	; (80019cc <SysTick_Config+0x40>)
 80019bc:	2207      	movs	r2, #7
 80019be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	e000e010 	.word	0xe000e010

080019d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff ff2d 	bl	8001838 <__NVIC_SetPriorityGrouping>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f8:	f7ff ff42 	bl	8001880 <__NVIC_GetPriorityGrouping>
 80019fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	68b9      	ldr	r1, [r7, #8]
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f7ff ff90 	bl	8001928 <NVIC_EncodePriority>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff5f 	bl	80018d4 <__NVIC_SetPriority>
}
 8001a16:	bf00      	nop
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff35 	bl	800189c <__NVIC_EnableIRQ>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffa2 	bl	800198c <SysTick_Config>
 8001a48:	4603      	mov	r3, r0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b08b      	sub	sp, #44	; 0x2c
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a62:	2300      	movs	r3, #0
 8001a64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a66:	e148      	b.n	8001cfa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a68:	2201      	movs	r2, #1
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	69fa      	ldr	r2, [r7, #28]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	f040 8137 	bne.w	8001cf4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	4aa3      	ldr	r2, [pc, #652]	; (8001d18 <HAL_GPIO_Init+0x2c4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d05e      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001a90:	4aa1      	ldr	r2, [pc, #644]	; (8001d18 <HAL_GPIO_Init+0x2c4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d875      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001a96:	4aa1      	ldr	r2, [pc, #644]	; (8001d1c <HAL_GPIO_Init+0x2c8>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d058      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001a9c:	4a9f      	ldr	r2, [pc, #636]	; (8001d1c <HAL_GPIO_Init+0x2c8>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d86f      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aa2:	4a9f      	ldr	r2, [pc, #636]	; (8001d20 <HAL_GPIO_Init+0x2cc>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d052      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001aa8:	4a9d      	ldr	r2, [pc, #628]	; (8001d20 <HAL_GPIO_Init+0x2cc>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d869      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aae:	4a9d      	ldr	r2, [pc, #628]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d04c      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001ab4:	4a9b      	ldr	r2, [pc, #620]	; (8001d24 <HAL_GPIO_Init+0x2d0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d863      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001aba:	4a9b      	ldr	r2, [pc, #620]	; (8001d28 <HAL_GPIO_Init+0x2d4>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d046      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
 8001ac0:	4a99      	ldr	r2, [pc, #612]	; (8001d28 <HAL_GPIO_Init+0x2d4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d85d      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001ac6:	2b12      	cmp	r3, #18
 8001ac8:	d82a      	bhi.n	8001b20 <HAL_GPIO_Init+0xcc>
 8001aca:	2b12      	cmp	r3, #18
 8001acc:	d859      	bhi.n	8001b82 <HAL_GPIO_Init+0x12e>
 8001ace:	a201      	add	r2, pc, #4	; (adr r2, 8001ad4 <HAL_GPIO_Init+0x80>)
 8001ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad4:	08001b4f 	.word	0x08001b4f
 8001ad8:	08001b29 	.word	0x08001b29
 8001adc:	08001b3b 	.word	0x08001b3b
 8001ae0:	08001b7d 	.word	0x08001b7d
 8001ae4:	08001b83 	.word	0x08001b83
 8001ae8:	08001b83 	.word	0x08001b83
 8001aec:	08001b83 	.word	0x08001b83
 8001af0:	08001b83 	.word	0x08001b83
 8001af4:	08001b83 	.word	0x08001b83
 8001af8:	08001b83 	.word	0x08001b83
 8001afc:	08001b83 	.word	0x08001b83
 8001b00:	08001b83 	.word	0x08001b83
 8001b04:	08001b83 	.word	0x08001b83
 8001b08:	08001b83 	.word	0x08001b83
 8001b0c:	08001b83 	.word	0x08001b83
 8001b10:	08001b83 	.word	0x08001b83
 8001b14:	08001b83 	.word	0x08001b83
 8001b18:	08001b31 	.word	0x08001b31
 8001b1c:	08001b45 	.word	0x08001b45
 8001b20:	4a82      	ldr	r2, [pc, #520]	; (8001d2c <HAL_GPIO_Init+0x2d8>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d013      	beq.n	8001b4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b26:	e02c      	b.n	8001b82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	623b      	str	r3, [r7, #32]
          break;
 8001b2e:	e029      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	3304      	adds	r3, #4
 8001b36:	623b      	str	r3, [r7, #32]
          break;
 8001b38:	e024      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	3308      	adds	r3, #8
 8001b40:	623b      	str	r3, [r7, #32]
          break;
 8001b42:	e01f      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	330c      	adds	r3, #12
 8001b4a:	623b      	str	r3, [r7, #32]
          break;
 8001b4c:	e01a      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b56:	2304      	movs	r3, #4
 8001b58:	623b      	str	r3, [r7, #32]
          break;
 8001b5a:	e013      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d105      	bne.n	8001b70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b64:	2308      	movs	r3, #8
 8001b66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69fa      	ldr	r2, [r7, #28]
 8001b6c:	611a      	str	r2, [r3, #16]
          break;
 8001b6e:	e009      	b.n	8001b84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b70:	2308      	movs	r3, #8
 8001b72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	615a      	str	r2, [r3, #20]
          break;
 8001b7a:	e003      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
          break;
 8001b80:	e000      	b.n	8001b84 <HAL_GPIO_Init+0x130>
          break;
 8001b82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2bff      	cmp	r3, #255	; 0xff
 8001b88:	d801      	bhi.n	8001b8e <HAL_GPIO_Init+0x13a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	e001      	b.n	8001b92 <HAL_GPIO_Init+0x13e>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3304      	adds	r3, #4
 8001b92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2bff      	cmp	r3, #255	; 0xff
 8001b98:	d802      	bhi.n	8001ba0 <HAL_GPIO_Init+0x14c>
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	e002      	b.n	8001ba6 <HAL_GPIO_Init+0x152>
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	3b08      	subs	r3, #8
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	210f      	movs	r1, #15
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	6a39      	ldr	r1, [r7, #32]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 8090 	beq.w	8001cf4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bd4:	4b56      	ldr	r3, [pc, #344]	; (8001d30 <HAL_GPIO_Init+0x2dc>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a55      	ldr	r2, [pc, #340]	; (8001d30 <HAL_GPIO_Init+0x2dc>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_GPIO_Init+0x2dc>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bec:	4a51      	ldr	r2, [pc, #324]	; (8001d34 <HAL_GPIO_Init+0x2e0>)
 8001bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf0:	089b      	lsrs	r3, r3, #2
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	220f      	movs	r2, #15
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a49      	ldr	r2, [pc, #292]	; (8001d38 <HAL_GPIO_Init+0x2e4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d00d      	beq.n	8001c34 <HAL_GPIO_Init+0x1e0>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a48      	ldr	r2, [pc, #288]	; (8001d3c <HAL_GPIO_Init+0x2e8>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d007      	beq.n	8001c30 <HAL_GPIO_Init+0x1dc>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a47      	ldr	r2, [pc, #284]	; (8001d40 <HAL_GPIO_Init+0x2ec>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d101      	bne.n	8001c2c <HAL_GPIO_Init+0x1d8>
 8001c28:	2302      	movs	r3, #2
 8001c2a:	e004      	b.n	8001c36 <HAL_GPIO_Init+0x1e2>
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e002      	b.n	8001c36 <HAL_GPIO_Init+0x1e2>
 8001c30:	2301      	movs	r3, #1
 8001c32:	e000      	b.n	8001c36 <HAL_GPIO_Init+0x1e2>
 8001c34:	2300      	movs	r3, #0
 8001c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c38:	f002 0203 	and.w	r2, r2, #3
 8001c3c:	0092      	lsls	r2, r2, #2
 8001c3e:	4093      	lsls	r3, r2
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c46:	493b      	ldr	r1, [pc, #236]	; (8001d34 <HAL_GPIO_Init+0x2e0>)
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	089b      	lsrs	r3, r3, #2
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d006      	beq.n	8001c6e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c60:	4b38      	ldr	r3, [pc, #224]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	4937      	ldr	r1, [pc, #220]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	608b      	str	r3, [r1, #8]
 8001c6c:	e006      	b.n	8001c7c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c6e:	4b35      	ldr	r3, [pc, #212]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	43db      	mvns	r3, r3
 8001c76:	4933      	ldr	r1, [pc, #204]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d006      	beq.n	8001c96 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c88:	4b2e      	ldr	r3, [pc, #184]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c8a:	68da      	ldr	r2, [r3, #12]
 8001c8c:	492d      	ldr	r1, [pc, #180]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	60cb      	str	r3, [r1, #12]
 8001c94:	e006      	b.n	8001ca4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c96:	4b2b      	ldr	r3, [pc, #172]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001c98:	68da      	ldr	r2, [r3, #12]
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	4929      	ldr	r1, [pc, #164]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cb0:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	4923      	ldr	r1, [pc, #140]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
 8001cbc:	e006      	b.n	8001ccc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cbe:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	491f      	ldr	r1, [pc, #124]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d006      	beq.n	8001ce6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cd8:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4919      	ldr	r1, [pc, #100]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ce6:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	4915      	ldr	r1, [pc, #84]	; (8001d44 <HAL_GPIO_Init+0x2f0>)
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	fa22 f303 	lsr.w	r3, r2, r3
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f47f aeaf 	bne.w	8001a68 <HAL_GPIO_Init+0x14>
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	bf00      	nop
 8001d0e:	372c      	adds	r7, #44	; 0x2c
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	10320000 	.word	0x10320000
 8001d1c:	10310000 	.word	0x10310000
 8001d20:	10220000 	.word	0x10220000
 8001d24:	10210000 	.word	0x10210000
 8001d28:	10120000 	.word	0x10120000
 8001d2c:	10110000 	.word	0x10110000
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40010000 	.word	0x40010000
 8001d38:	40010800 	.word	0x40010800
 8001d3c:	40010c00 	.word	0x40010c00
 8001d40:	40011000 	.word	0x40011000
 8001d44:	40010400 	.word	0x40010400

08001d48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	887b      	ldrh	r3, [r7, #2]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d60:	2301      	movs	r3, #1
 8001d62:	73fb      	strb	r3, [r7, #15]
 8001d64:	e001      	b.n	8001d6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr

08001d76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
 8001d7e:	460b      	mov	r3, r1
 8001d80:	807b      	strh	r3, [r7, #2]
 8001d82:	4613      	mov	r3, r2
 8001d84:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d86:	787b      	ldrb	r3, [r7, #1]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d003      	beq.n	8001d94 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8c:	887a      	ldrh	r2, [r7, #2]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d92:	e003      	b.n	8001d9c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	041a      	lsls	r2, r3, #16
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	611a      	str	r2, [r3, #16]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr

08001da6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b085      	sub	sp, #20
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	460b      	mov	r3, r1
 8001db0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001db8:	887a      	ldrh	r2, [r7, #2]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	041a      	lsls	r2, r3, #16
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	43d9      	mvns	r1, r3
 8001dc4:	887b      	ldrh	r3, [r7, #2]
 8001dc6:	400b      	ands	r3, r1
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	611a      	str	r2, [r3, #16]
}
 8001dce:	bf00      	nop
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e26c      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f000 8087 	beq.w	8001f06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001df8:	4b92      	ldr	r3, [pc, #584]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b04      	cmp	r3, #4
 8001e02:	d00c      	beq.n	8001e1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e04:	4b8f      	ldr	r3, [pc, #572]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 030c 	and.w	r3, r3, #12
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d112      	bne.n	8001e36 <HAL_RCC_OscConfig+0x5e>
 8001e10:	4b8c      	ldr	r3, [pc, #560]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e1c:	d10b      	bne.n	8001e36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e1e:	4b89      	ldr	r3, [pc, #548]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d06c      	beq.n	8001f04 <HAL_RCC_OscConfig+0x12c>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d168      	bne.n	8001f04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e246      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_OscConfig+0x76>
 8001e40:	4b80      	ldr	r3, [pc, #512]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a7f      	ldr	r2, [pc, #508]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	e02e      	b.n	8001eac <HAL_RCC_OscConfig+0xd4>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x98>
 8001e56:	4b7b      	ldr	r3, [pc, #492]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a7a      	ldr	r2, [pc, #488]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	4b78      	ldr	r3, [pc, #480]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a77      	ldr	r2, [pc, #476]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	e01d      	b.n	8001eac <HAL_RCC_OscConfig+0xd4>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e78:	d10c      	bne.n	8001e94 <HAL_RCC_OscConfig+0xbc>
 8001e7a:	4b72      	ldr	r3, [pc, #456]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a71      	ldr	r2, [pc, #452]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	4b6f      	ldr	r3, [pc, #444]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a6e      	ldr	r2, [pc, #440]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e90:	6013      	str	r3, [r2, #0]
 8001e92:	e00b      	b.n	8001eac <HAL_RCC_OscConfig+0xd4>
 8001e94:	4b6b      	ldr	r3, [pc, #428]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a6a      	ldr	r2, [pc, #424]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e9e:	6013      	str	r3, [r2, #0]
 8001ea0:	4b68      	ldr	r3, [pc, #416]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a67      	ldr	r2, [pc, #412]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eaa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d013      	beq.n	8001edc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff fcb6 	bl	8001824 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ebc:	f7ff fcb2 	bl	8001824 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b64      	cmp	r3, #100	; 0x64
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e1fa      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	4b5d      	ldr	r3, [pc, #372]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d0f0      	beq.n	8001ebc <HAL_RCC_OscConfig+0xe4>
 8001eda:	e014      	b.n	8001f06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fca2 	bl	8001824 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee4:	f7ff fc9e 	bl	8001824 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b64      	cmp	r3, #100	; 0x64
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e1e6      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef6:	4b53      	ldr	r3, [pc, #332]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x10c>
 8001f02:	e000      	b.n	8001f06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d063      	beq.n	8001fda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f12:	4b4c      	ldr	r3, [pc, #304]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00b      	beq.n	8001f36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f1e:	4b49      	ldr	r3, [pc, #292]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 030c 	and.w	r3, r3, #12
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d11c      	bne.n	8001f64 <HAL_RCC_OscConfig+0x18c>
 8001f2a:	4b46      	ldr	r3, [pc, #280]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d116      	bne.n	8001f64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f36:	4b43      	ldr	r3, [pc, #268]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <HAL_RCC_OscConfig+0x176>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d001      	beq.n	8001f4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e1ba      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f4e:	4b3d      	ldr	r3, [pc, #244]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	4939      	ldr	r1, [pc, #228]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f62:	e03a      	b.n	8001fda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d020      	beq.n	8001fae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f6c:	4b36      	ldr	r3, [pc, #216]	; (8002048 <HAL_RCC_OscConfig+0x270>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7ff fc57 	bl	8001824 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f7a:	f7ff fc53 	bl	8001824 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e19b      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f8c:	4b2d      	ldr	r3, [pc, #180]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f98:	4b2a      	ldr	r3, [pc, #168]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	695b      	ldr	r3, [r3, #20]
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	4927      	ldr	r1, [pc, #156]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	600b      	str	r3, [r1, #0]
 8001fac:	e015      	b.n	8001fda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fae:	4b26      	ldr	r3, [pc, #152]	; (8002048 <HAL_RCC_OscConfig+0x270>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff fc36 	bl	8001824 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fbc:	f7ff fc32 	bl	8001824 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e17a      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d03a      	beq.n	800205c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d019      	beq.n	8002022 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_RCC_OscConfig+0x274>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff4:	f7ff fc16 	bl	8001824 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7ff fc12 	bl	8001824 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e15a      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <HAL_RCC_OscConfig+0x26c>)
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800201a:	2001      	movs	r0, #1
 800201c:	f000 fa9a 	bl	8002554 <RCC_Delay>
 8002020:	e01c      	b.n	800205c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <HAL_RCC_OscConfig+0x274>)
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002028:	f7ff fbfc 	bl	8001824 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800202e:	e00f      	b.n	8002050 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002030:	f7ff fbf8 	bl	8001824 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d908      	bls.n	8002050 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e140      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000
 8002048:	42420000 	.word	0x42420000
 800204c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002050:	4b9e      	ldr	r3, [pc, #632]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1e9      	bne.n	8002030 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	f000 80a6 	beq.w	80021b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800206e:	4b97      	ldr	r3, [pc, #604]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10d      	bne.n	8002096 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207a:	4b94      	ldr	r3, [pc, #592]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	4a93      	ldr	r2, [pc, #588]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002084:	61d3      	str	r3, [r2, #28]
 8002086:	4b91      	ldr	r3, [pc, #580]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002092:	2301      	movs	r3, #1
 8002094:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002096:	4b8e      	ldr	r3, [pc, #568]	; (80022d0 <HAL_RCC_OscConfig+0x4f8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d118      	bne.n	80020d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020a2:	4b8b      	ldr	r3, [pc, #556]	; (80022d0 <HAL_RCC_OscConfig+0x4f8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a8a      	ldr	r2, [pc, #552]	; (80022d0 <HAL_RCC_OscConfig+0x4f8>)
 80020a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ae:	f7ff fbb9 	bl	8001824 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020b6:	f7ff fbb5 	bl	8001824 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b64      	cmp	r3, #100	; 0x64
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e0fd      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c8:	4b81      	ldr	r3, [pc, #516]	; (80022d0 <HAL_RCC_OscConfig+0x4f8>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f0      	beq.n	80020b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d106      	bne.n	80020ea <HAL_RCC_OscConfig+0x312>
 80020dc:	4b7b      	ldr	r3, [pc, #492]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	4a7a      	ldr	r2, [pc, #488]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	6213      	str	r3, [r2, #32]
 80020e8:	e02d      	b.n	8002146 <HAL_RCC_OscConfig+0x36e>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10c      	bne.n	800210c <HAL_RCC_OscConfig+0x334>
 80020f2:	4b76      	ldr	r3, [pc, #472]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	4a75      	ldr	r2, [pc, #468]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	f023 0301 	bic.w	r3, r3, #1
 80020fc:	6213      	str	r3, [r2, #32]
 80020fe:	4b73      	ldr	r3, [pc, #460]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	4a72      	ldr	r2, [pc, #456]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002104:	f023 0304 	bic.w	r3, r3, #4
 8002108:	6213      	str	r3, [r2, #32]
 800210a:	e01c      	b.n	8002146 <HAL_RCC_OscConfig+0x36e>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2b05      	cmp	r3, #5
 8002112:	d10c      	bne.n	800212e <HAL_RCC_OscConfig+0x356>
 8002114:	4b6d      	ldr	r3, [pc, #436]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	4a6c      	ldr	r2, [pc, #432]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800211a:	f043 0304 	orr.w	r3, r3, #4
 800211e:	6213      	str	r3, [r2, #32]
 8002120:	4b6a      	ldr	r3, [pc, #424]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4a69      	ldr	r2, [pc, #420]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	6213      	str	r3, [r2, #32]
 800212c:	e00b      	b.n	8002146 <HAL_RCC_OscConfig+0x36e>
 800212e:	4b67      	ldr	r3, [pc, #412]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	4a66      	ldr	r2, [pc, #408]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6213      	str	r3, [r2, #32]
 800213a:	4b64      	ldr	r3, [pc, #400]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4a63      	ldr	r2, [pc, #396]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002140:	f023 0304 	bic.w	r3, r3, #4
 8002144:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d015      	beq.n	800217a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214e:	f7ff fb69 	bl	8001824 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002154:	e00a      	b.n	800216c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002156:	f7ff fb65 	bl	8001824 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	f241 3288 	movw	r2, #5000	; 0x1388
 8002164:	4293      	cmp	r3, r2
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e0ab      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216c:	4b57      	ldr	r3, [pc, #348]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0ee      	beq.n	8002156 <HAL_RCC_OscConfig+0x37e>
 8002178:	e014      	b.n	80021a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800217a:	f7ff fb53 	bl	8001824 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002180:	e00a      	b.n	8002198 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002182:	f7ff fb4f 	bl	8001824 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002190:	4293      	cmp	r3, r2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e095      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002198:	4b4c      	ldr	r3, [pc, #304]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1ee      	bne.n	8002182 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021a4:	7dfb      	ldrb	r3, [r7, #23]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d105      	bne.n	80021b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021aa:	4b48      	ldr	r3, [pc, #288]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	4a47      	ldr	r2, [pc, #284]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 8081 	beq.w	80022c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021c0:	4b42      	ldr	r3, [pc, #264]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 030c 	and.w	r3, r3, #12
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d061      	beq.n	8002290 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d146      	bne.n	8002262 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d4:	4b3f      	ldr	r3, [pc, #252]	; (80022d4 <HAL_RCC_OscConfig+0x4fc>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021da:	f7ff fb23 	bl	8001824 <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e2:	f7ff fb1f 	bl	8001824 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e067      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f4:	4b35      	ldr	r3, [pc, #212]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1f0      	bne.n	80021e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002208:	d108      	bne.n	800221c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800220a:	4b30      	ldr	r3, [pc, #192]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	492d      	ldr	r1, [pc, #180]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002218:	4313      	orrs	r3, r2
 800221a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800221c:	4b2b      	ldr	r3, [pc, #172]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a19      	ldr	r1, [r3, #32]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	430b      	orrs	r3, r1
 800222e:	4927      	ldr	r1, [pc, #156]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002234:	4b27      	ldr	r3, [pc, #156]	; (80022d4 <HAL_RCC_OscConfig+0x4fc>)
 8002236:	2201      	movs	r2, #1
 8002238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223a:	f7ff faf3 	bl	8001824 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002242:	f7ff faef 	bl	8001824 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e037      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002254:	4b1d      	ldr	r3, [pc, #116]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0f0      	beq.n	8002242 <HAL_RCC_OscConfig+0x46a>
 8002260:	e02f      	b.n	80022c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002262:	4b1c      	ldr	r3, [pc, #112]	; (80022d4 <HAL_RCC_OscConfig+0x4fc>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7ff fadc 	bl	8001824 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002270:	f7ff fad8 	bl	8001824 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e020      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002282:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x498>
 800228e:	e018      	b.n	80022c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	69db      	ldr	r3, [r3, #28]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e013      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <HAL_RCC_OscConfig+0x4f4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d106      	bne.n	80022be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d001      	beq.n	80022c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40021000 	.word	0x40021000
 80022d0:	40007000 	.word	0x40007000
 80022d4:	42420060 	.word	0x42420060

080022d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0d0      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022ec:	4b6a      	ldr	r3, [pc, #424]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d910      	bls.n	800231c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fa:	4b67      	ldr	r3, [pc, #412]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 0207 	bic.w	r2, r3, #7
 8002302:	4965      	ldr	r1, [pc, #404]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4313      	orrs	r3, r2
 8002308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800230a:	4b63      	ldr	r3, [pc, #396]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d001      	beq.n	800231c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0b8      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d020      	beq.n	800236a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002334:	4b59      	ldr	r3, [pc, #356]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	4a58      	ldr	r2, [pc, #352]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800233e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	2b00      	cmp	r3, #0
 800234a:	d005      	beq.n	8002358 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800234c:	4b53      	ldr	r3, [pc, #332]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4a52      	ldr	r2, [pc, #328]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002352:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002356:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002358:	4b50      	ldr	r3, [pc, #320]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	494d      	ldr	r1, [pc, #308]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d040      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d107      	bne.n	800238e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	4b47      	ldr	r3, [pc, #284]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d115      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e07f      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d107      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002396:	4b41      	ldr	r3, [pc, #260]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d109      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e073      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a6:	4b3d      	ldr	r3, [pc, #244]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e06b      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023b6:	4b39      	ldr	r3, [pc, #228]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f023 0203 	bic.w	r2, r3, #3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	4936      	ldr	r1, [pc, #216]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023c8:	f7ff fa2c 	bl	8001824 <HAL_GetTick>
 80023cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ce:	e00a      	b.n	80023e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d0:	f7ff fa28 	bl	8001824 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	f241 3288 	movw	r2, #5000	; 0x1388
 80023de:	4293      	cmp	r3, r2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e053      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e6:	4b2d      	ldr	r3, [pc, #180]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 020c 	and.w	r2, r3, #12
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d1eb      	bne.n	80023d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023f8:	4b27      	ldr	r3, [pc, #156]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d210      	bcs.n	8002428 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 0207 	bic.w	r2, r3, #7
 800240e:	4922      	ldr	r1, [pc, #136]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b20      	ldr	r3, [pc, #128]	; (8002498 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e032      	b.n	800248e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002434:	4b19      	ldr	r3, [pc, #100]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	4916      	ldr	r1, [pc, #88]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002452:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	490e      	ldr	r1, [pc, #56]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	4313      	orrs	r3, r2
 8002464:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002466:	f000 f821 	bl	80024ac <HAL_RCC_GetSysClockFreq>
 800246a:	4602      	mov	r2, r0
 800246c:	4b0b      	ldr	r3, [pc, #44]	; (800249c <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	091b      	lsrs	r3, r3, #4
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	490a      	ldr	r1, [pc, #40]	; (80024a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002478:	5ccb      	ldrb	r3, [r1, r3]
 800247a:	fa22 f303 	lsr.w	r3, r2, r3
 800247e:	4a09      	ldr	r2, [pc, #36]	; (80024a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002482:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff f98a 	bl	80017a0 <HAL_InitTick>

  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40022000 	.word	0x40022000
 800249c:	40021000 	.word	0x40021000
 80024a0:	08002dc4 	.word	0x08002dc4
 80024a4:	20000084 	.word	0x20000084
 80024a8:	20000088 	.word	0x20000088

080024ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b087      	sub	sp, #28
 80024b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	2300      	movs	r3, #0
 80024b8:	60bb      	str	r3, [r7, #8]
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	2300      	movs	r3, #0
 80024c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024c6:	4b1e      	ldr	r3, [pc, #120]	; (8002540 <HAL_RCC_GetSysClockFreq+0x94>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	d002      	beq.n	80024dc <HAL_RCC_GetSysClockFreq+0x30>
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d003      	beq.n	80024e2 <HAL_RCC_GetSysClockFreq+0x36>
 80024da:	e027      	b.n	800252c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024dc:	4b19      	ldr	r3, [pc, #100]	; (8002544 <HAL_RCC_GetSysClockFreq+0x98>)
 80024de:	613b      	str	r3, [r7, #16]
      break;
 80024e0:	e027      	b.n	8002532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	0c9b      	lsrs	r3, r3, #18
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	4a17      	ldr	r2, [pc, #92]	; (8002548 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024ec:	5cd3      	ldrb	r3, [r2, r3]
 80024ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d010      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_RCC_GetSysClockFreq+0x94>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	0c5b      	lsrs	r3, r3, #17
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	4a11      	ldr	r2, [pc, #68]	; (800254c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002506:	5cd3      	ldrb	r3, [r2, r3]
 8002508:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a0d      	ldr	r2, [pc, #52]	; (8002544 <HAL_RCC_GetSysClockFreq+0x98>)
 800250e:	fb02 f203 	mul.w	r2, r2, r3
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	fbb2 f3f3 	udiv	r3, r2, r3
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e004      	b.n	8002526 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a0c      	ldr	r2, [pc, #48]	; (8002550 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002520:	fb02 f303 	mul.w	r3, r2, r3
 8002524:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	613b      	str	r3, [r7, #16]
      break;
 800252a:	e002      	b.n	8002532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800252c:	4b05      	ldr	r3, [pc, #20]	; (8002544 <HAL_RCC_GetSysClockFreq+0x98>)
 800252e:	613b      	str	r3, [r7, #16]
      break;
 8002530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002532:	693b      	ldr	r3, [r7, #16]
}
 8002534:	4618      	mov	r0, r3
 8002536:	371c      	adds	r7, #28
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40021000 	.word	0x40021000
 8002544:	007a1200 	.word	0x007a1200
 8002548:	08002dd4 	.word	0x08002dd4
 800254c:	08002de4 	.word	0x08002de4
 8002550:	003d0900 	.word	0x003d0900

08002554 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800255c:	4b0a      	ldr	r3, [pc, #40]	; (8002588 <RCC_Delay+0x34>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a0a      	ldr	r2, [pc, #40]	; (800258c <RCC_Delay+0x38>)
 8002562:	fba2 2303 	umull	r2, r3, r2, r3
 8002566:	0a5b      	lsrs	r3, r3, #9
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	fb02 f303 	mul.w	r3, r2, r3
 800256e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002570:	bf00      	nop
  }
  while (Delay --);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1e5a      	subs	r2, r3, #1
 8002576:	60fa      	str	r2, [r7, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f9      	bne.n	8002570 <RCC_Delay+0x1c>
}
 800257c:	bf00      	nop
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	20000084 	.word	0x20000084
 800258c:	10624dd3 	.word	0x10624dd3

08002590 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e041      	b.n	8002626 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d106      	bne.n	80025bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff f85a 	bl	8001670 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3304      	adds	r3, #4
 80025cc:	4619      	mov	r1, r3
 80025ce:	4610      	mov	r0, r2
 80025d0:	f000 fa56 	bl	8002a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b01      	cmp	r3, #1
 8002642:	d001      	beq.n	8002648 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e035      	b.n	80026b4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0201 	orr.w	r2, r2, #1
 800265e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a16      	ldr	r2, [pc, #88]	; (80026c0 <HAL_TIM_Base_Start_IT+0x90>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d009      	beq.n	800267e <HAL_TIM_Base_Start_IT+0x4e>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002672:	d004      	beq.n	800267e <HAL_TIM_Base_Start_IT+0x4e>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a12      	ldr	r2, [pc, #72]	; (80026c4 <HAL_TIM_Base_Start_IT+0x94>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d111      	bne.n	80026a2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2b06      	cmp	r3, #6
 800268e:	d010      	beq.n	80026b2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f042 0201 	orr.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026a0:	e007      	b.n	80026b2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f042 0201 	orr.w	r2, r2, #1
 80026b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40012c00 	.word	0x40012c00
 80026c4:	40000400 	.word	0x40000400

080026c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d020      	beq.n	800272c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d01b      	beq.n	800272c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 0202 	mvn.w	r2, #2
 80026fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f998 	bl	8002a48 <HAL_TIM_IC_CaptureCallback>
 8002718:	e005      	b.n	8002726 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f98b 	bl	8002a36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f99a 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f003 0304 	and.w	r3, r3, #4
 8002732:	2b00      	cmp	r3, #0
 8002734:	d020      	beq.n	8002778 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d01b      	beq.n	8002778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0204 	mvn.w	r2, #4
 8002748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2202      	movs	r2, #2
 800274e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f972 	bl	8002a48 <HAL_TIM_IC_CaptureCallback>
 8002764:	e005      	b.n	8002772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f965 	bl	8002a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f974 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d020      	beq.n	80027c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	2b00      	cmp	r3, #0
 800278a:	d01b      	beq.n	80027c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f06f 0208 	mvn.w	r2, #8
 8002794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2204      	movs	r2, #4
 800279a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f94c 	bl	8002a48 <HAL_TIM_IC_CaptureCallback>
 80027b0:	e005      	b.n	80027be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f93f 	bl	8002a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f94e 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d020      	beq.n	8002810 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d01b      	beq.n	8002810 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0210 	mvn.w	r2, #16
 80027e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2208      	movs	r2, #8
 80027e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f926 	bl	8002a48 <HAL_TIM_IC_CaptureCallback>
 80027fc:	e005      	b.n	800280a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f919 	bl	8002a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f928 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00c      	beq.n	8002834 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	2b00      	cmp	r3, #0
 8002822:	d007      	beq.n	8002834 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0201 	mvn.w	r2, #1
 800282c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7fe fd42 	bl	80012b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00c      	beq.n	8002858 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002844:	2b00      	cmp	r3, #0
 8002846:	d007      	beq.n	8002858 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f000 fa6f 	bl	8002d36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00c      	beq.n	800287c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002868:	2b00      	cmp	r3, #0
 800286a:	d007      	beq.n	800287c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f8f8 	bl	8002a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	f003 0320 	and.w	r3, r3, #32
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00c      	beq.n	80028a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f003 0320 	and.w	r3, r3, #32
 800288c:	2b00      	cmp	r3, #0
 800288e:	d007      	beq.n	80028a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0220 	mvn.w	r2, #32
 8002898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fa42 	bl	8002d24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028a0:	bf00      	nop
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_TIM_ConfigClockSource+0x1c>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e0b4      	b.n	8002a2e <HAL_TIM_ConfigClockSource+0x186>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028fc:	d03e      	beq.n	800297c <HAL_TIM_ConfigClockSource+0xd4>
 80028fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002902:	f200 8087 	bhi.w	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 8002906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800290a:	f000 8086 	beq.w	8002a1a <HAL_TIM_ConfigClockSource+0x172>
 800290e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002912:	d87f      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 8002914:	2b70      	cmp	r3, #112	; 0x70
 8002916:	d01a      	beq.n	800294e <HAL_TIM_ConfigClockSource+0xa6>
 8002918:	2b70      	cmp	r3, #112	; 0x70
 800291a:	d87b      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 800291c:	2b60      	cmp	r3, #96	; 0x60
 800291e:	d050      	beq.n	80029c2 <HAL_TIM_ConfigClockSource+0x11a>
 8002920:	2b60      	cmp	r3, #96	; 0x60
 8002922:	d877      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 8002924:	2b50      	cmp	r3, #80	; 0x50
 8002926:	d03c      	beq.n	80029a2 <HAL_TIM_ConfigClockSource+0xfa>
 8002928:	2b50      	cmp	r3, #80	; 0x50
 800292a:	d873      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 800292c:	2b40      	cmp	r3, #64	; 0x40
 800292e:	d058      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0x13a>
 8002930:	2b40      	cmp	r3, #64	; 0x40
 8002932:	d86f      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 8002934:	2b30      	cmp	r3, #48	; 0x30
 8002936:	d064      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0x15a>
 8002938:	2b30      	cmp	r3, #48	; 0x30
 800293a:	d86b      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 800293c:	2b20      	cmp	r3, #32
 800293e:	d060      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0x15a>
 8002940:	2b20      	cmp	r3, #32
 8002942:	d867      	bhi.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
 8002944:	2b00      	cmp	r3, #0
 8002946:	d05c      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0x15a>
 8002948:	2b10      	cmp	r3, #16
 800294a:	d05a      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0x15a>
 800294c:	e062      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	f000 f96a 	bl	8002c36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	609a      	str	r2, [r3, #8]
      break;
 800297a:	e04f      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	6899      	ldr	r1, [r3, #8]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	f000 f953 	bl	8002c36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800299e:	609a      	str	r2, [r3, #8]
      break;
 80029a0:	e03c      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6818      	ldr	r0, [r3, #0]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	6859      	ldr	r1, [r3, #4]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	461a      	mov	r2, r3
 80029b0:	f000 f8ca 	bl	8002b48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2150      	movs	r1, #80	; 0x50
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f921 	bl	8002c02 <TIM_ITRx_SetConfig>
      break;
 80029c0:	e02c      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6818      	ldr	r0, [r3, #0]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6859      	ldr	r1, [r3, #4]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	461a      	mov	r2, r3
 80029d0:	f000 f8e8 	bl	8002ba4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2160      	movs	r1, #96	; 0x60
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 f911 	bl	8002c02 <TIM_ITRx_SetConfig>
      break;
 80029e0:	e01c      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	6859      	ldr	r1, [r3, #4]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	461a      	mov	r2, r3
 80029f0:	f000 f8aa 	bl	8002b48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2140      	movs	r1, #64	; 0x40
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 f901 	bl	8002c02 <TIM_ITRx_SetConfig>
      break;
 8002a00:	e00c      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	f000 f8f8 	bl	8002c02 <TIM_ITRx_SetConfig>
      break;
 8002a12:	e003      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
      break;
 8002a18:	e000      	b.n	8002a1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr

08002a5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
	...

08002a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a2b      	ldr	r2, [pc, #172]	; (8002b40 <TIM_Base_SetConfig+0xc0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d007      	beq.n	8002aa8 <TIM_Base_SetConfig+0x28>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9e:	d003      	beq.n	8002aa8 <TIM_Base_SetConfig+0x28>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a28      	ldr	r2, [pc, #160]	; (8002b44 <TIM_Base_SetConfig+0xc4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d108      	bne.n	8002aba <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	68fa      	ldr	r2, [r7, #12]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a20      	ldr	r2, [pc, #128]	; (8002b40 <TIM_Base_SetConfig+0xc0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d007      	beq.n	8002ad2 <TIM_Base_SetConfig+0x52>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ac8:	d003      	beq.n	8002ad2 <TIM_Base_SetConfig+0x52>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a1d      	ldr	r2, [pc, #116]	; (8002b44 <TIM_Base_SetConfig+0xc4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d108      	bne.n	8002ae4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a0d      	ldr	r2, [pc, #52]	; (8002b40 <TIM_Base_SetConfig+0xc0>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d103      	bne.n	8002b18 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	691a      	ldr	r2, [r3, #16]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f023 0201 	bic.w	r2, r3, #1
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	611a      	str	r2, [r3, #16]
  }
}
 8002b36:	bf00      	nop
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	40012c00 	.word	0x40012c00
 8002b44:	40000400 	.word	0x40000400

08002b48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b087      	sub	sp, #28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	f023 0201 	bic.w	r2, r3, #1
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f023 030a 	bic.w	r3, r3, #10
 8002b84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	621a      	str	r2, [r3, #32]
}
 8002b9a:	bf00      	nop
 8002b9c:	371c      	adds	r7, #28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr

08002ba4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b087      	sub	sp, #28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	f023 0210 	bic.w	r2, r3, #16
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	031b      	lsls	r3, r3, #12
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002be0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	011b      	lsls	r3, r3, #4
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	621a      	str	r2, [r3, #32]
}
 8002bf8:	bf00      	nop
 8002bfa:	371c      	adds	r7, #28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b085      	sub	sp, #20
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f043 0307 	orr.w	r3, r3, #7
 8002c24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	609a      	str	r2, [r3, #8]
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b087      	sub	sp, #28
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	021a      	lsls	r2, r3, #8
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	609a      	str	r2, [r3, #8]
}
 8002c6a:	bf00      	nop
 8002c6c:	371c      	adds	r7, #28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e041      	b.n	8002d10 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d009      	beq.n	8002ce4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd8:	d004      	beq.n	8002ce4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d10c      	bne.n	8002cfe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	68ba      	ldr	r2, [r7, #8]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40012c00 	.word	0x40012c00
 8002d20:	40000400 	.word	0x40000400

08002d24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr

08002d36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr

08002d48 <__libc_init_array>:
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	2600      	movs	r6, #0
 8002d4c:	4d0c      	ldr	r5, [pc, #48]	; (8002d80 <__libc_init_array+0x38>)
 8002d4e:	4c0d      	ldr	r4, [pc, #52]	; (8002d84 <__libc_init_array+0x3c>)
 8002d50:	1b64      	subs	r4, r4, r5
 8002d52:	10a4      	asrs	r4, r4, #2
 8002d54:	42a6      	cmp	r6, r4
 8002d56:	d109      	bne.n	8002d6c <__libc_init_array+0x24>
 8002d58:	f000 f822 	bl	8002da0 <_init>
 8002d5c:	2600      	movs	r6, #0
 8002d5e:	4d0a      	ldr	r5, [pc, #40]	; (8002d88 <__libc_init_array+0x40>)
 8002d60:	4c0a      	ldr	r4, [pc, #40]	; (8002d8c <__libc_init_array+0x44>)
 8002d62:	1b64      	subs	r4, r4, r5
 8002d64:	10a4      	asrs	r4, r4, #2
 8002d66:	42a6      	cmp	r6, r4
 8002d68:	d105      	bne.n	8002d76 <__libc_init_array+0x2e>
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
 8002d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d70:	4798      	blx	r3
 8002d72:	3601      	adds	r6, #1
 8002d74:	e7ee      	b.n	8002d54 <__libc_init_array+0xc>
 8002d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d7a:	4798      	blx	r3
 8002d7c:	3601      	adds	r6, #1
 8002d7e:	e7f2      	b.n	8002d66 <__libc_init_array+0x1e>
 8002d80:	08002de8 	.word	0x08002de8
 8002d84:	08002de8 	.word	0x08002de8
 8002d88:	08002de8 	.word	0x08002de8
 8002d8c:	08002dec 	.word	0x08002dec

08002d90 <memset>:
 8002d90:	4603      	mov	r3, r0
 8002d92:	4402      	add	r2, r0
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d100      	bne.n	8002d9a <memset+0xa>
 8002d98:	4770      	bx	lr
 8002d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d9e:	e7f9      	b.n	8002d94 <memset+0x4>

08002da0 <_init>:
 8002da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002da2:	bf00      	nop
 8002da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002da6:	bc08      	pop	{r3}
 8002da8:	469e      	mov	lr, r3
 8002daa:	4770      	bx	lr

08002dac <_fini>:
 8002dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dae:	bf00      	nop
 8002db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db2:	bc08      	pop	{r3}
 8002db4:	469e      	mov	lr, r3
 8002db6:	4770      	bx	lr
