#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun  7 19:38:35 2017
# Process ID: 3022
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1
# Command line: vivado -log hdmi_vga_vb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vb_0_0.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vb_0_0.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Command: synth_design -top hdmi_vga_vb_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3026 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.734 ; gain = 145.086 ; free physical = 995 ; free virtual = 3871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/synth/hdmi_vga_vb_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vb' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_5_3' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/synth/delay_5_3.v:56]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_5_3' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/synth/delay_5_3.v:56]
INFO: [Synth 8-638] synthesizing module 'matrix_row' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:23]
INFO: [Synth 8-638] synthesizing module 'mul_8u_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mul_8u_11s' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/synth/delay_3_8.v:56]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_3_8' (9#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/synth/delay_3_8.v:56]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:56]
INFO: [Synth 8-638] synthesizing module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'sum_10s_10s' (16#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:69]
WARNING: [Synth 8-689] width (11) of port connection 'B' does not match port width (10) of module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:59]
INFO: [Synth 8-638] synthesizing module 'sum_11s_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'sum_11s_11s' (17#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'matrix_row' (18#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (19#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (20#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'binarisation_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/synth/binarisation_0.v:56]
INFO: [Synth 8-638] synthesizing module 'binarisation' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v:23]
INFO: [Synth 8-256] done synthesizing module 'binarisation' (21#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v:23]
INFO: [Synth 8-256] done synthesizing module 'binarisation_0' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/synth/binarisation_0.v:56]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/synth/multiplexer.v:56]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux' (23#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (24#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/synth/multiplexer.v:56]
WARNING: [Synth 8-3848] Net mux_pixel_in[3] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:65]
WARNING: [Synth 8-3848] Net mux_pixel_in[4] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:65]
WARNING: [Synth 8-3848] Net mux_pixel_in[5] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:65]
WARNING: [Synth 8-3848] Net mux_pixel_in[6] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:65]
WARNING: [Synth 8-3848] Net mux_pixel_in[7] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:65]
INFO: [Synth 8-256] done synthesizing module 'vb' (25#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vb_0_0' (26#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/synth/hdmi_vga_vb_0_0.v:56]
WARNING: [Synth 8-3331] design mux has unconnected port clk
WARNING: [Synth 8-3331] design binarisation has unconnected port clk
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized1 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized1 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized1 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[47]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[46]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[45]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[44]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[43]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[42]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[41]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[40]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[39]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[38]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[37]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[36]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[35]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[34]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[33]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[32]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[31]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[30]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[29]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[28]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[27]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[26]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[25]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[24]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[23]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[22]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[21]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[20]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[19]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[18]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[17]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[16]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[15]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[14]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[13]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[12]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[11]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[10]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[9]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[8]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[7]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[6]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[5]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[4]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[3]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[2]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[1]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[0]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1132.203 ; gain = 200.555 ; free physical = 939 ; free virtual = 3815
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin multi:in[191] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[190] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[189] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[188] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[187] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[186] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[185] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[184] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[183] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[182] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[181] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[180] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[179] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[178] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[177] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[176] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[175] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[174] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[173] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[172] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[171] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[170] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[169] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[168] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[167] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[166] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[165] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[164] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[163] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[162] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[161] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[160] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[159] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[158] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[157] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[156] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[155] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[154] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[153] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[152] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[151] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[150] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[149] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[148] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[147] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[146] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[145] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[144] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[143] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[142] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[141] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[140] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[139] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[138] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[137] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[136] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[135] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[134] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[133] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[132] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[131] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[130] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[129] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[128] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[127] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[126] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[125] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[124] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[123] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[122] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[121] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[120] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[119] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[118] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[117] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[116] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[115] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[114] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[113] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[112] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[111] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[110] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[109] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[108] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[107] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[106] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[105] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[104] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[103] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[102] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[101] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[100] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[99] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[98] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[97] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[96] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[95] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[94] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[93] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
WARNING: [Synth 8-3295] tying undriven pin multi:in[92] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/bcee/src/vb.v:71]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1132.203 ; gain = 200.555 ; free physical = 939 ; free virtual = 3815
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1407.578 ; gain = 0.000 ; free physical = 787 ; free virtual = 3663
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.578 ; gain = 475.930 ; free physical = 572 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.578 ; gain = 475.930 ; free physical = 571 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/binarisation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/m18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.578 ; gain = 475.930 ; free physical = 571 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1407.578 ; gain = 475.930 ; free physical = 541 ; free virtual = 3430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1407.578 ; gain = 475.930 ; free physical = 475 ; free virtual = 3363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1408.578 ; gain = 476.930 ; free physical = 133 ; free virtual = 2799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1408.578 ; gain = 476.930 ; free physical = 132 ; free virtual = 2799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 133 ; free virtual = 2778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT2    |   105|
|3     |LUT3    |     2|
|4     |LUT4    |     1|
|5     |LUT5    |     2|
|6     |LUT6    |    56|
|7     |MUXCY   |    90|
|8     |MUXF7   |    27|
|9     |SRL16E  |    27|
|10    |XORCY   |    99|
|11    |FDRE    |   129|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1427.609 ; gain = 495.961 ; free physical = 126 ; free virtual = 2772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1427.609 ; gain = 140.496 ; free physical = 124 ; free virtual = 2771
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1427.617 ; gain = 495.969 ; free physical = 126 ; free virtual = 2773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 210 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1427.617 ; gain = 428.465 ; free physical = 231 ; free virtual = 2813
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 116 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1451.621 ; gain = 0.000 ; free physical = 158 ; free virtual = 2695
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 19:40:00 2017...
