0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.sim/sim_1/behav/xsim/glbl.v,1668499726,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv,1668499728,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/alu.sv,,adder,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv,1668499728,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/id_ex.sv,,flopr,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv,1668499728,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv,,if_id,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/ifetch.sv,1669418753,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv,,ifetch,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/imem.sv,1668499728,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/maindec.sv,,imem,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv,1669361531,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/regfile.sv,,mux2;mux3,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv,1669418497,systemVerilog,,,,pipeline,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Ex_Mem.sv,1669452958,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Execute.sv,,Ex_Mem,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Execute.sv,1669499278,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv,,Execute,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/IDecode.sv,1669499148,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/MemStg.sv,,IDecode,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/MemStg.sv,1669462248,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Mem_WB.sv,,MemStg,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/Mem_WB.sv,1669345198,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/WBStg.sv,,Mem_WB,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/WBStg.sv,1669420023,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/adder.sv,,WBStg,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/alu.sv,1669457535,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/aludec.sv,,alu,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/aludec.sv,1669345198,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/controller.sv,,aludec,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/controller.sv,1669375864,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/dmem.sv,,controller,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/dmem.sv,1669187953,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/extend.sv,,dmem,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/extend.sv,1669187891,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/flopr.sv,,extend,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/id_ex.sv,1669498716,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/if_id.sv,,id_ex,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/maindec.sv,1669457216,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/mux.sv,,maindec,,uvm,,,,,,
C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/new/regfile.sv,1669365739,systemVerilog,,C:/Users/Robles/Downloads/IF_class_discussion-2/IF_class_discussion/IF_class_discussion.srcs/sources_1/imports/IF stage files/pipeline.sv,,regfile,,uvm,,,,,,
