#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b796bb25e0 .scope module, "dff" "dff" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
o000001b796be6f98 .functor BUFZ 1, C4<z>; HiZ drive
v000001b796bb2b30_0 .net "D", 0 0, o000001b796be6f98;  0 drivers
v000001b796bb2770_0 .var "Q", 0 0;
o000001b796be6ff8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b796bb2810_0 .net "clk", 0 0, o000001b796be6ff8;  0 drivers
o000001b796be7028 .functor BUFZ 1, C4<z>; HiZ drive
v000001b796bb28b0_0 .net "rst_n", 0 0, o000001b796be7028;  0 drivers
E_000001b796be5680/0 .event negedge, v000001b796bb28b0_0;
E_000001b796be5680/1 .event posedge, v000001b796bb2810_0;
E_000001b796be5680 .event/or E_000001b796be5680/0, E_000001b796be5680/1;
    .scope S_000001b796bb25e0;
T_0 ;
    %wait E_000001b796be5680;
    %load/vec4 v000001b796bb28b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b796bb2770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b796bb2b30_0;
    %assign/vec4 v000001b796bb2770_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\source\d_flip_flop.v";
