0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Lab1/Lab1.srcs/sources_1/new/H1_half_adder.v,1642015317,verilog,,C:/Users/Kartik/Lab1/Lab1.srcs/sources_1/new/test_half_adder.v,,H1_half_adder,,,,,,,,
C:/Users/Kartik/Lab1/Lab1.srcs/sources_1/new/test_half_adder.v,1642010206,verilog,,,,test_half_adder,,,,,,,,
