Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 20 11:21:34 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.222        0.000                      0                  155        0.151        0.000                      0                  155        3.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.222        0.000                      0                  155        0.151        0.000                      0                  155        3.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.315ns (29.137%)  route 3.198ns (70.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.805    10.642    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.623    uut/CLK
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[0]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_CE)      -0.205    13.864    uut/counter_x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.315ns (29.137%)  route 3.198ns (70.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.805    10.642    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.623    uut/CLK
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[1]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_CE)      -0.205    13.864    uut/counter_x_reg[1]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.315ns (29.137%)  route 3.198ns (70.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.805    10.642    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.623    uut/CLK
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[2]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_CE)      -0.205    13.864    uut/counter_x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.315ns (29.137%)  route 3.198ns (70.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.805    10.642    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858    13.623    uut/CLK
    SLICE_X109Y101       FDCE                                         r  uut/counter_x_reg[3]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_CE)      -0.205    13.864    uut/counter_x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[10]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[10]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[11]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[11]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[12]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[13]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[13]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[6]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[6]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.315ns (30.077%)  route 3.057ns (69.923%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.055     6.129    uut/CLK
    SLICE_X107Y104       FDCE                                         r  uut/counter_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDCE (Prop_fdce_C_Q)         0.419     6.548 f  uut/counter_y_reg[12]/Q
                         net (fo=2, routed)           0.862     7.410    uut/counter_y_reg_n_0_[12]
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.296     7.706 f  uut/counter_y[15]_i_6/O
                         net (fo=2, routed)           0.646     8.352    uut/counter_y[15]_i_6_n_0
    SLICE_X107Y103       LUT5 (Prop_lut5_I4_O)        0.150     8.502 f  uut/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.296     8.798    uut/FSM_onehot_state[4]_i_6_n_0
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.326     9.124 f  uut/FSM_onehot_state[4]_i_3/O
                         net (fo=3, routed)           0.589     9.713    uut/FSM_onehot_state[4]_i_3_n_0
    SLICE_X108Y105       LUT6 (Prop_lut6_I1_O)        0.124     9.837 r  uut/counter_x[15]_i_1/O
                         net (fo=16, routed)          0.664    10.501    uut/counter_x[15]_i_1_n_0
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857    13.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[9]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X109Y103       FDCE (Setup_fdce_C_CE)      -0.205    13.863    uut/counter_x_reg[9]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.717     1.804    uut/CLK
    SLICE_X109Y105       FDPE                                         r  uut/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDPE (Prop_fdpe_C_Q)         0.141     1.945 r  uut/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.098     2.043    uut/FSM_onehot_state_reg_n_0_[0]
    SLICE_X108Y105       LUT4 (Prop_lut4_I3_O)        0.045     2.088 r  uut/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    uut/FSM_onehot_state[1]_i_1_n_0
    SLICE_X108Y105       FDCE                                         r  uut/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    uut/CLK
    SLICE_X108Y105       FDCE                                         r  uut/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.817    
    SLICE_X108Y105       FDCE (Hold_fdce_C_D)         0.120     1.937    uut/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.102     2.048    FSM_onehot_state_reg_n_0_[3]
    SLICE_X112Y104       LUT3 (Prop_lut3_I2_O)        0.045     2.093 r  FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.093    FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.121     1.939    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.892%)  route 0.168ns (47.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.168     2.114    FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.048     2.162 r  rx_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.162    rx_counter[13]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.337    clk_125mhz_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[13]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.131     1.953    rx_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.493%)  route 0.168ns (47.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.168     2.114    FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y102       LUT2 (Prop_lut2_I0_O)        0.045     2.159 r  rx_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.159    rx_counter[10]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.337    clk_125mhz_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[10]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.120     1.942    rx_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.819%)  route 0.181ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.181     2.126    rotate_start
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X113Y104       FDCE (Hold_fdce_C_D)         0.070     1.891    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rotate_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.383%)  route 0.236ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.236     2.182    rotate_start
    SLICE_X108Y104       FDCE                                         r  rotate_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    clk_125mhz_IBUF_BUFG
    SLICE_X108Y104       FDCE                                         r  rotate_start_reg/C
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y104       FDCE (Hold_fdce_C_D)         0.090     1.930    rotate_start_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.189ns (46.056%)  route 0.221ns (53.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.221     2.167    FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y101       LUT2 (Prop_lut2_I0_O)        0.048     2.215 r  rx_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.215    rx_counter[9]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  rx_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.337    clk_125mhz_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  rx_counter_reg[9]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.131     1.953    rx_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.182     2.150    rd_en_B_uart
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X113Y104       FDCE (Hold_fdce_C_D)         0.066     1.884    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.659%)  route 0.221ns (54.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X110Y103       FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.221     2.167    FSM_onehot_state_reg_n_0_[1]
    SLICE_X112Y101       LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  rx_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.212    rx_counter[6]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  rx_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.995     2.337    clk_125mhz_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  rx_counter_reg[6]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.120     1.942    rx_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.272%)  route 0.209ns (59.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.209     2.155    FSM_onehot_state_reg_n_0_[5]
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.060     1.878    FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_125mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y103  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y103  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y104  rotate_start_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y103  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.172ns (56.602%)  route 3.199ns (43.398%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.131    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDPE (Prop_fdpe_C_Q)         0.518     6.649 f  FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          1.282     7.930    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y97        LUT1 (Prop_lut1_I0_O)        0.124     8.054 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.917     9.971    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.501 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.501    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 4.206ns (65.119%)  route 2.253ns (34.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.058     6.132    clk_125mhz_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.478     6.610 r  rx_counter_reg[13]/Q
                         net (fo=2, routed)           2.253     8.863    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.728    12.591 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    12.591    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 4.090ns (68.596%)  route 1.873ns (31.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.131    clk_125mhz_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  rx_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  rx_counter_reg[14]/Q
                         net (fo=2, routed)           1.873     8.521    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.094 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    12.094    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.230ns (71.461%)  route 1.689ns (28.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          2.057     6.131    clk_125mhz_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  rx_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.478     6.609 r  rx_counter_reg[15]/Q
                         net (fo=2, routed)           1.689     8.298    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.752    12.050 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    12.050    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.482ns (81.197%)  route 0.343ns (18.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  rx_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.148     1.953 r  rx_counter_reg[15]/Q
                         net (fo=2, routed)           0.343     2.296    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.630 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     3.630    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.437ns (77.149%)  route 0.426ns (22.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X112Y103       FDCE                                         r  rx_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  rx_counter_reg[14]/Q
                         net (fo=2, routed)           0.426     2.394    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.667 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.459ns (72.114%)  route 0.564ns (27.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.719     1.806    clk_125mhz_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  rx_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.148     1.954 r  rx_counter_reg[13]/Q
                         net (fo=2, routed)           0.564     2.518    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.311     3.829 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     3.829    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.440ns (60.332%)  route 0.947ns (39.668%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.718     1.805    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDPE (Prop_fdpe_C_Q)         0.164     1.969 f  FSM_onehot_state_reg[0]/Q
                         net (fo=34, routed)          0.507     2.475    FSM_onehot_state_reg_n_0_[0]
    SLICE_X113Y97        LUT1 (Prop_lut1_I0_O)        0.045     2.520 r  LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.440     2.960    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.191 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.191    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.464ns (30.915%)  route 3.271ns (69.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.271     4.735    uut/AR[0]
    SLICE_X107Y101       FDCE                                         f  uut/counter_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y101       FDCE                                         r  uut/counter_y_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.464ns (30.915%)  route 3.271ns (69.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.271     4.735    uut/AR[0]
    SLICE_X107Y101       FDCE                                         f  uut/counter_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y101       FDCE                                         r  uut/counter_y_reg[1]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.464ns (30.915%)  route 3.271ns (69.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.271     4.735    uut/AR[0]
    SLICE_X107Y101       FDCE                                         f  uut/counter_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y101       FDCE                                         r  uut/counter_y_reg[2]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.464ns (30.915%)  route 3.271ns (69.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.271     4.735    uut/AR[0]
    SLICE_X107Y101       FDCE                                         f  uut/counter_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y101       FDCE                                         r  uut/counter_y_reg[3]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.464ns (31.238%)  route 3.222ns (68.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.222     4.686    uut/AR[0]
    SLICE_X107Y102       FDCE                                         f  uut/counter_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y102       FDCE                                         r  uut/counter_y_reg[4]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_y_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.464ns (31.238%)  route 3.222ns (68.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.222     4.686    uut/AR[0]
    SLICE_X107Y102       FDCE                                         f  uut/counter_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.858     5.623    uut/CLK
    SLICE_X107Y102       FDCE                                         r  uut/counter_y_reg[5]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_x_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.464ns (32.174%)  route 3.086ns (67.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.086     4.550    uut/AR[0]
    SLICE_X109Y103       FDCE                                         f  uut/counter_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[10]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_x_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.464ns (32.174%)  route 3.086ns (67.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.086     4.550    uut/AR[0]
    SLICE_X109Y103       FDCE                                         f  uut/counter_x_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[11]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_x_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.464ns (32.174%)  route 3.086ns (67.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.086     4.550    uut/AR[0]
    SLICE_X109Y103       FDCE                                         f  uut/counter_x_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[12]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/counter_x_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.464ns (32.174%)  route 3.086ns (67.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          3.086     4.550    uut/AR[0]
    SLICE_X109Y103       FDCE                                         f  uut/counter_x_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.857     5.622    uut/CLK
    SLICE_X109Y103       FDCE                                         r  uut/counter_x_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X112Y104       FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X113Y104       FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X112Y104       FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X113Y104       FDCE                                         f  FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X112Y104       FDCE                                         f  FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.232ns (19.182%)  route 0.977ns (80.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          0.977     1.209    BTN1_IBUF
    SLICE_X112Y104       FDCE                                         f  FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.994     2.336    clk_125mhz_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.232ns (18.436%)  route 1.026ns (81.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          1.026     1.258    uut/AR[0]
    SLICE_X109Y105       FDPE                                         f  uut/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    uut/CLK
    SLICE_X109Y105       FDPE                                         r  uut/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.232ns (18.436%)  route 1.026ns (81.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          1.026     1.258    uut/AR[0]
    SLICE_X108Y105       FDCE                                         f  uut/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    uut/CLK
    SLICE_X108Y105       FDCE                                         r  uut/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.232ns (18.436%)  route 1.026ns (81.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          1.026     1.258    uut/AR[0]
    SLICE_X108Y105       FDCE                                         f  uut/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    uut/CLK
    SLICE_X108Y105       FDCE                                         r  uut/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            uut/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.232ns (18.436%)  route 1.026ns (81.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN1_IBUF_inst/O
                         net (fo=78, routed)          1.026     1.258    uut/AR[0]
    SLICE_X108Y105       FDCE                                         f  uut/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.991     2.333    uut/CLK
    SLICE_X108Y105       FDCE                                         r  uut/FSM_onehot_state_reg[3]/C





