
---------- Begin Simulation Statistics ----------
final_tick                                 1477667200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191131                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   344325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.94                       # Real time elapsed on the host
host_tick_rate                               87239934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3237354                       # Number of instructions simulated
sim_ops                                       5832165                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1477667200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               651603                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28914                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            684337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             358084                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          651603                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           293519                       # Number of indirect misses.
system.cpu.branchPred.lookups                  747923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30212                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14836                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3672349                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2708268                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29019                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     583124                       # Number of branches committed
system.cpu.commit.bw_lim_events                948048                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1005213                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3237354                       # Number of instructions committed
system.cpu.commit.committedOps                5832165                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3254847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.791840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.709646                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1281963     39.39%     39.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       372120     11.43%     50.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       290295      8.92%     59.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       362421     11.13%     70.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       948048     29.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3254847                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     148543                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                27550                       # Number of function calls committed.
system.cpu.commit.int_insts                   5713621                       # Number of committed integer instructions.
system.cpu.commit.loads                        758037                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28644      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4550523     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13982      0.24%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37728      0.65%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5961      0.10%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.02%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.11%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           23541      0.40%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24504      0.42%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34220      0.59%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.02%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          730575     12.53%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         332226      5.70%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        27462      0.47%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14159      0.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5832165                       # Class of committed instruction
system.cpu.commit.refs                        1104422                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3237354                       # Number of Instructions Simulated
system.cpu.committedOps                       5832165                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.141108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.141108                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8061                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34139                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49524                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4492                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1061426                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7089627                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   525310                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1816250                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29104                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 96481                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      854787                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1952                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      368978                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      747923                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    448834                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2946773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5781                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4102442                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           706                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   58208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202460                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             551836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             388296                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.110518                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3528571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.091668                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1488792     42.19%     42.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   159653      4.52%     46.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89111      2.53%     49.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   121337      3.44%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1669678     47.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3528571                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    249060                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   133037                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    336020800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    336020800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    336020400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    336020400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    336020400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    336020400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       876800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       876000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       876000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9994400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      9758400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      9319600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9962000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    124080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    124044800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    124124800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    123981600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2577158800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                34332                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   620053                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.742361                       # Inst execution rate
system.cpu.iew.exec_refs                      1225067                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     368516                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  713229                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                894365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               383416                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6837326                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                856551                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41989                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6436576                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3326                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29104                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16537                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            54680                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       136326                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37030                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24825                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9507                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8406654                       # num instructions consuming a value
system.cpu.iew.wb_count                       6412000                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584831                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4916471                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.735708                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6419876                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9864440                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5374069                       # number of integer regfile writes
system.cpu.ipc                               0.876342                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.876342                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35668      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5040309     77.80%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14007      0.22%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41653      0.64%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7506      0.12%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.02%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6929      0.11%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27254      0.42%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                26335      0.41%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34819      0.54%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2249      0.03%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               835551     12.90%     93.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              355960      5.49%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33490      0.52%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15580      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6478568                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  165651                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              332621                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       162121                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             206955                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6277249                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16173925                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6249879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7635619                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6836143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6478568                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1183                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1005150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20842                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            438                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1483705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3528571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.836032                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.636634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1288947     36.53%     36.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              318880      9.04%     45.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              479307     13.58%     59.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              564674     16.00%     75.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              876763     24.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3528571                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.753728                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      448958                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             21935                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6591                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               894365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              383416                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2512310                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3694169                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  865492                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7515755                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              132                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51489                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   580969                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17338                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4865                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18162083                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                7004457                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9070437                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1847986                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76746                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29104                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                184834                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1554659                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            284273                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10941086                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20186                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    219997                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            930                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9144177                       # The number of ROB reads
system.cpu.rob.rob_writes                    13949496                       # The number of ROB writes
system.cpu.timesIdled                            2018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40542                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              440                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          769                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            769                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              107                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1341                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8254                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1479                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12238                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       963712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       963712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  963712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13717                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11503654                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29726546                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18667                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4168                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25139                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1062                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2244                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2244                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18667                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10971                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50480                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   61451                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       239424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1279680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1519104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10740                       # Total snoops (count)
system.l2bus.snoopTraffic                       85952                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31649                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014218                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118392                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31199     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31649                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20601999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19915828                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4492398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       444379                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           444379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       444379                       # number of overall hits
system.cpu.icache.overall_hits::total          444379                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4454                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4454                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4454                       # number of overall misses
system.cpu.icache.overall_misses::total          4454                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    188216800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    188216800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    188216800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    188216800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       448833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       448833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       448833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       448833                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009924                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009924                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42257.925460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42257.925460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42257.925460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42257.925460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          446                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          711                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          711                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152619600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152619600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152619600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152619600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40774.672722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40774.672722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40774.672722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40774.672722                       # average overall mshr miss latency
system.cpu.icache.replacements                   3487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       444379                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          444379                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4454                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4454                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    188216800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    188216800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       448833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       448833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42257.925460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42257.925460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152619600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152619600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40774.672722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40774.672722                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.120977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              341759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             98.009464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.120977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            901409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           901409                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1110779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1110779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1110779                       # number of overall hits
system.cpu.dcache.overall_hits::total         1110779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35050                       # number of overall misses
system.cpu.dcache.overall_misses::total         35050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684502000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684502000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1145829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1145829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1145829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1145829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030589                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48059.971469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48059.971469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48059.971469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48059.971469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               770                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.942857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1840                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2827                       # number of writebacks
system.cpu.dcache.writebacks::total              2827                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17168                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586956400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586956400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    586956400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    245422101                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    832378501                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45873.888238                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45873.888238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45873.888238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56122.136062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48484.302248                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       766212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          766212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570210400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570210400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       798983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       798983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47914.631839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47914.631839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475760000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45091.460525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45091.460525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114291600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114291600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50149.890303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50149.890303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111196400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111196400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49552.762923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49552.762923                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4373                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4373                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    245422101                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    245422101                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56122.136062                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56122.136062                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           988.846928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.486868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   758.398307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.448622                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.740623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.199219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2308826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2308826                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1770                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5036                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          988                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7794                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1770                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5036                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          988                       # number of overall hits
system.l2cache.overall_hits::total               7794                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1971                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7759                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3385                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13115                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1971                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7759                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3385                       # number of overall misses
system.l2cache.overall_misses::total            13115                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133232400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    529001600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234645698                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896879698                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133232400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    529001600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234645698                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896879698                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3741                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12795                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4373                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20909                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3741                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12795                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4373                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20909                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.526864                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606409                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.774068                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.627242                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.526864                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606409                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.774068                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.627242                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67596.347032                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68179.095244                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69319.260857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68385.794739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67596.347032                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68179.095244                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69319.260857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68385.794739                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1341                       # number of writebacks
system.l2cache.writebacks::total                 1341                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7751                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3366                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13088                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7751                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3366                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          629                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13717                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117464400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466774400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206978117                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791216917                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117464400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466774400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206978117                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37628577                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    828845494                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.526864                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605784                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.769723                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.625951                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.526864                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605784                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.769723                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.656033                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59596.347032                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60221.184363                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.825015                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60453.615296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59596.347032                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60221.184363                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.825015                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59822.856916                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60424.691551                       # average overall mshr miss latency
system.l2cache.replacements                      9676                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2827                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2827                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2827                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2827                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          359                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          359                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          629                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          629                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37628577                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37628577                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59822.856916                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59822.856916                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          763                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              763                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1481                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1481                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    102026800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    102026800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2244                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2244                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.659982                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.659982                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68890.479406                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68890.479406                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1479                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1479                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     90170000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     90170000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.659091                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.659091                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60966.869506                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60966.869506                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1770                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4273                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          988                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7031                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1971                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6278                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3385                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11634                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133232400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426974800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234645698                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    794852898                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10551                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18665                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.526864                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.774068                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.623306                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67596.347032                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68011.277477                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69319.260857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68321.548736                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1971                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6272                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3366                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11609                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117464400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376604400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206978117                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701046917                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.526864                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594446                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.769723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.621966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59596.347032                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60045.344388                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.825015                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60388.226118                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3811.977928                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26818                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9676                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.771600                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.927201                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   472.968240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2267.812021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   896.673444                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   157.597023                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004133                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.115471                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.553665                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218914                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.930659                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1086                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2689                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.265137                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.734863                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               338028                       # Number of tag accesses
system.l2cache.tags.data_accesses              338028                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1477667200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       215424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              877888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85824                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85824                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7751                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3366                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13717                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1341                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1341                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           85366989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          335707526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    145786548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27242941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              594104004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      85366989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          85366989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        58080737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              58080737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        58080737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          85366989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         335707526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    145786548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27242941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             652184741                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3325755600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 455087                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   709547                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.56                       # Real time elapsed on the host
host_tick_rate                               85729149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9810412                       # Number of instructions simulated
sim_ops                                      15295906                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001848                       # Number of seconds simulated
sim_ticks                                  1848088400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               901704                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             59956                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1197910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             897404                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          901704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4300                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1198790                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     517                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          361                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5545214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3978388                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             59956                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1049051                       # Number of branches committed
system.cpu.commit.bw_lim_events               1502371                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          845475                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6573058                       # Number of instructions committed
system.cpu.commit.committedOps                9463741                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4394297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.153642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.661947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150451     26.18%     26.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       829238     18.87%     45.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       111692      2.54%     47.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       800545     18.22%     65.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1502371     34.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4394297                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   9462506                       # Number of committed integer instructions.
system.cpu.commit.loads                       1047331                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1074      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7883237     83.30%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1047209     11.07%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         531756      5.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9463741                       # Class of committed instruction
system.cpu.commit.refs                        1579159                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6573058                       # Number of Instructions Simulated
system.cpu.committedOps                       9463741                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.702903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.702903                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                166182                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               10738572                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1162854                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3164258                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  59958                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 65385                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1087341                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      590671                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1198790                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1225908                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3324765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21898                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        7562325                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  119916                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.259466                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1233914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             897921                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.636789                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4618637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.363725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.794116                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1295731     28.05%     28.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   584552     12.66%     40.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   309590      6.70%     47.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1598      0.03%     47.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2427166     52.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4618637                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      602                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    567152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    567152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    567152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    567152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    567152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    567152400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        36000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    170892000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    170894800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    170890000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    170892400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     4086688400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                60369                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1108207                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.185625                       # Inst execution rate
system.cpu.iew.exec_refs                      1678005                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     590671                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  164864                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1143471                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               593506                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10309216                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1087334                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            119809                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10098071                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  59958                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           271945                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2419                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        96140                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        61679                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        30324                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          30045                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8875252                       # num instructions consuming a value
system.cpu.iew.wb_count                      10065081                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.718963                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6380974                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.178485                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10067918                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15027096                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8367453                       # number of integer regfile writes
system.cpu.ipc                               1.422672                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.422672                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1159      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8507286     83.26%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  57      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  111      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  45      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1116698     10.93%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              591900      5.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             250      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10217880                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     786                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1591                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          739                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1510                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10215935                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25053442                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10064342                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11153185                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10309195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10217880                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          845475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               636                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       494511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4618637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.212315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.155673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              465194     10.07%     10.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              616027     13.34%     23.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1696860     36.74%     60.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1154091     24.99%     85.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              686465     14.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4618637                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.211557                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1225908                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8158                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57848                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1143471                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              593506                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3897512                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          4620221                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  165603                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11564643                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     71                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1220628                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25609364                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10512526                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12852347                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3141463                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    132                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  59958                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 30693                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1287703                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1488                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         15787850                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            292                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    121977                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     13201142                       # The number of ROB reads
system.cpu.rob.rob_writes                    20842786                       # The number of ROB writes
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           22                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            46                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 24                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               21                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                24                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      24    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  24                       # Request fanout histogram
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              51500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  60                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            20                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                65                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             60                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                25                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 85                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035294                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185617                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       82     96.47%     96.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   85                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63598                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               28800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1225880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1225880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1225880                       # number of overall hits
system.cpu.icache.overall_hits::total         1225880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1250400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1250400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1250400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1250400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1225908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1225908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1225908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1225908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44657.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44657.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44657.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44657.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1080800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1080800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1080800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1080800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45033.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45033.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45033.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45033.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1225880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1225880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1250400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1250400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1225908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1225908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44657.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44657.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1080800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1080800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45033.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45033.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            224.625000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2451840                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2451840                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1347149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1347149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1347149                       # number of overall hits
system.cpu.dcache.overall_hits::total         1347149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1986800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1986800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1986800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1986800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1347222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1347222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27216.438356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27216.438356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27216.438356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27216.438356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.dcache.writebacks::total                19                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       978800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       978800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       978800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        18398                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       997198                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28788.235294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28788.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28788.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27699.944444                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       815321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          815321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            73                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1986800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1986800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       815394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       815394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27216.438356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27216.438356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       978800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       978800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28788.235294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28788.235294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       531828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       531828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        18398                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        18398                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9199                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9199                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            742.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.001222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.998778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          821                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2694480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2694480                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  36                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 36                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data             9                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                24                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data            9                       # number of overall misses
system.l2cache.overall_misses::total               24                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       976400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       728000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1704400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       976400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       728000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1704400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              60                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             60                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.264706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.400000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.264706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.400000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65093.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80888.888889                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 71016.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65093.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80888.888889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 71016.666667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data            9                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data            9                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       856400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       656000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1512400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       856400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       656000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1512400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.264706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.264706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 72888.888889                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63016.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 72888.888889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63016.666667                       # average overall mshr miss latency
system.l2cache.replacements                        25                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           19                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           19                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data            9                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       976400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       728000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1704400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.264706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65093.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 80888.888889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71016.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data            9                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       856400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       656000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1512400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.264706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72888.888889                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63016.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    104                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   25                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.160000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.998519                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1055.989162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1927.007486                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.004833                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          166                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008056                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257810                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.470461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223146                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040527                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1080                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3016                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263672                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  985                       # Number of tag accesses
system.l2cache.tags.data_accesses                 985                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1848088400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data                9                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             519456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             311673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 831129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        519456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            519456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           34630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 34630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           34630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            519456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            311673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                865759                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3710460800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1983165                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  3168362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.54                       # Real time elapsed on the host
host_tick_rate                               69437772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10987156                       # Number of instructions simulated
sim_ops                                      17553593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000385                       # Number of seconds simulated
sim_ticks                                   384705200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               222874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3917                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            219172                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             112535                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          222874                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           110339                       # Number of indirect misses.
system.cpu.branchPred.lookups                  255273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17976                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3529                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1306080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   756769                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3963                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     240874                       # Number of branches committed
system.cpu.commit.bw_lim_events                367641                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           66563                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1176744                       # Number of instructions committed
system.cpu.commit.committedOps                2257687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       918409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.458259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.512867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       129155     14.06%     14.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181904     19.81%     33.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       113908     12.40%     46.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       125801     13.70%     59.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       367641     40.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       918409                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77521                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17638                       # Number of function calls committed.
system.cpu.commit.int_insts                   2192962                       # Number of committed integer instructions.
system.cpu.commit.loads                        271610                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8529      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1731197     76.68%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12723      0.56%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              248      0.01%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3220      0.14%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.01%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12495      0.55%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12576      0.56%     78.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27884      1.24%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262583     11.63%     91.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         174153      7.71%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         9027      0.40%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2604      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2257687                       # Class of committed instruction
system.cpu.commit.refs                         448367                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1176744                       # Number of Instructions Simulated
system.cpu.committedOps                       2257687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.817309                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.817309                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           70                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          127                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          245                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33966                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2352554                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   227116                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    666047                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3999                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6413                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      277233                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      180279                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      255273                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    198247                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        721217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   540                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1232314                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           293                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7998                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.265422                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             211976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             130511                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.281307                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             937541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.527639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.789799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   257677     27.48%     27.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84486      9.01%     36.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28152      3.00%     39.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39929      4.26%     43.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   527297     56.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               937541                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    132005                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69003                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    117616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    117617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    117617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    117617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    117617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    117616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5050000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5460400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5460800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46067200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     45975600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46092400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     45957200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      917854400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4826                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   243772                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.388246                       # Inst execution rate
system.cpu.iew.exec_refs                       457004                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     179780                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19929                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                281790                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                52                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182885                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2324234                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                277224                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8061                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2296927                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   770                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3999                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   836                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16000                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10182                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6128                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4494                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            332                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2609794                       # num instructions consuming a value
system.cpu.iew.wb_count                       2294111                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621371                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1621650                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.385318                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2295002                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3465138                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1808532                       # number of integer regfile writes
system.cpu.ipc                               1.223528                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.223528                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10352      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1764254     76.54%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12724      0.55%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   292      0.01%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3320      0.14%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  136      0.01%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12662      0.55%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12659      0.55%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27924      1.21%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                196      0.01%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               270109     11.72%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178085      7.73%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9309      0.40%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2727      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2304985                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   78450                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              156951                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        78251                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80469                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2216183                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5392661                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2215860                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2310361                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2323922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2304985                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 312                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           66557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2098                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        83910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        937541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.458543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.385660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              117663     12.55%     12.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              137561     14.67%     27.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              172654     18.42%     45.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              216536     23.10%     68.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              293127     31.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          937541                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.396625                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      198297                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10005                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2050                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               281790                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182885                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  951690                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           961763                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   24113                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2599278                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3053                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   230707                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    255                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5992053                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2346200                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2684976                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    668188                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2216                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3999                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8060                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    85722                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            133598                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3540589                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2474                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10873                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            165                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2875018                       # The number of ROB reads
system.cpu.rob.rob_writes                     4667688                       # The number of ROB writes
system.cpu.timesIdled                             331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1927                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           27                       # Transaction distribution
system.membus.trans_dist::CleanEvict              372                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           406                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               425                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     425    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 425                       # Request fanout histogram
system.membus.reqLayer2.occupancy              372830                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             917170                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 901                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           181                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1219                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 62                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                62                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            902                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1819                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1071                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2890                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        38784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    71488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               437                       # Total snoops (count)
system.l2bus.snoopTraffic                        1728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1401                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034261                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.181964                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1353     96.57%     96.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      3.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1401                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              428400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               905564                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              727200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       384705200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       197522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           197522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       197522                       # number of overall hits
system.cpu.icache.overall_hits::total          197522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          725                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            725                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          725                       # number of overall misses
system.cpu.icache.overall_misses::total           725                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26416000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26416000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26416000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26416000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003657                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36435.862069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36435.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36435.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36435.862069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21288400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21288400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21288400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21288400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003062                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35071.499176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35071.499176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35071.499176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35071.499176                       # average overall mshr miss latency
system.cpu.icache.replacements                    606                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       197522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          197522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          725                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           725                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26416000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26416000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36435.862069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36435.862069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21288400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21288400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35071.499176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35071.499176                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1525004                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               862                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1769.146172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            397100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           397100                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       437910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           437910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       437910                       # number of overall hits
system.cpu.dcache.overall_hits::total          437910                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          540                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          540                       # number of overall misses
system.cpu.dcache.overall_misses::total           540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20116000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20116000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20116000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20116000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       438450                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       438450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       438450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       438450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37251.851852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37251.851852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37251.851852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37251.851852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.dcache.writebacks::total               154                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11367600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11367600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11367600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2205564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13573164                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000737                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000737                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000737                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000814                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35193.808050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35193.808050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35193.808050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64869.529412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38020.067227                       # average overall mshr miss latency
system.cpu.dcache.replacements                    357                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       260716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          260716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18237600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18237600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       261194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       261194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38153.974895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38153.974895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          261                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9538800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9538800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36547.126437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36547.126437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1878400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1878400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       177256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       177256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30296.774194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30296.774194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           62                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1828800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1828800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29496.774194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29496.774194                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           34                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2205564                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2205564                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64869.529412                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 64869.529412                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2249181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1628.661115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.100034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.899966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.178613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          610                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.151367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            877257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           877257                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             350                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             181                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 538                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            350                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            181                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                538                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           257                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           142                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           27                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               426                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          257                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          142                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           27                       # number of overall misses
system.l2cache.overall_misses::total              426                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17616800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9447600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2129970                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29194370                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17616800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9447600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2129970                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29194370                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          607                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          323                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             964                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          607                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          323                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            964                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.423394                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.439628                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.794118                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.441909                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.423394                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.439628                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.794118                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.441909                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68547.859922                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66532.394366                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 78887.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68531.384977                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68547.859922                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66532.394366                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 78887.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68531.384977                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             27                       # number of writebacks
system.l2cache.writebacks::total                   27                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          257                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          142                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           27                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          142                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15568800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8311600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1913970                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25794370                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15568800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8311600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1913970                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25794370                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.423394                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.439628                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794118                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.441909                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.423394                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.439628                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794118                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.441909                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60578.988327                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58532.394366                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70887.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60550.164319                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60578.988327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58532.394366                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70887.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60550.164319                       # average overall mshr miss latency
system.l2cache.replacements                       437                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           43                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               43                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1391600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1391600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           62                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.306452                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.306452                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 73242.105263                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 73242.105263                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1239600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1239600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.306452                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.306452                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65242.105263                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65242.105263                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          350                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          138                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          495                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          257                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17616800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8056000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2129970                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27802770                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          607                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          902                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.423394                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.471264                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.794118                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.451220                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68547.859922                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65495.934959                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 78887.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68311.474201                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15568800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7072000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1913970                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24554770                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.423394                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.471264                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451220                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60578.988327                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57495.934959                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70887.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60331.130221                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15891                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4533                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.505625                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.051206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1118.324544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1897.907409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   880.825678                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   160.891162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009290                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.463356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215045                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.039280                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          961                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2728                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.234619                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.765381                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15853                       # Number of tag accesses
system.l2cache.tags.data_accesses               15853                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    384705200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1728                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1728                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              142                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  425                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            27                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  27                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           42588455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           23623283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      4491751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70703489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      42588455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          42588455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4491751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4491751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4491751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          42588455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          23623283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      4491751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              75195240                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
