
*** Running vivado
    with args -log blk_mem_KC_sr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_KC_sr.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_KC_sr.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 365.930 ; gain = 156.250
INFO: [Synth 8-638] synthesizing module 'blk_mem_KC_sr' [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_KC_sr/synth/blk_mem_KC_sr.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_KC_sr' (9#1) [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_KC_sr/synth/blk_mem_KC_sr.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 564.824 ; gain = 355.145
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 564.824 ; gain = 355.145
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 620.465 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 620.465 ; gain = 410.785
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 620.465 ; gain = 410.785
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 620.465 ; gain = 410.785
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 620.465 ; gain = 410.785
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 620.465 ; gain = 410.785
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 644.621 ; gain = 434.941
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 644.621 ; gain = 434.941
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 654.336 ; gain = 444.656
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 682.762 ; gain = 395.363
