*****************************************************************

  Device    [PREGMUX_B]

  Author    [xiawei]

  Abstract  []

  Revision History:

********************************************************************************/
grid
device PREGMUX_B
{

    parameter
    (
        // These are the config parameters that are used to enable formal flow. They
        // should be present in the declaration only if a MACRO is set. In normal
        // implementation flow they should be turned off.
        // FIXME
        config string TEST_MODE         = "DISABLE",               // "DISABLE" "ENABLE"
        config bit    LOCALMODEN_N[9:0] = 10'b00_0000_0000
    );
    port
    (
        config input SC_TESTMODEN_N         = 1'b0               /*pragma PAP_CFG_BIT_NAME = "SC_TESTMODEN_N" */,
        config input SC_LOCALMODEN_N[9:0]   = 10'b00_0000_0000   /*pragma PAP_CFG_BIT_NAME = "SC_LOCALMODEN_N<9>, SC_LOCALMODEN_N<8>,SC_LOCALMODEN_N<7>,SC_LOCALMODEN_N<6>,SC_LOCALMODEN_N<5>,SC_LOCALMODEN_N<4>,SC_LOCALMODEN_N<3>,SC_LOCALMODEN_N<2>,SC_LOCALMODEN_N<1>,SC_LOCALMODEN_N<0>" */,
        config input SC_PRECLK_TB[29:0]     = 30'd0              /*pragma PAP_CFG_BIT_NAME = "SC_PRECLK_TB<29>, SC_PRECLK_TB<28>, SC_PRECLK_TB<27>, SC_PRECLK_TB<26>, SC_PRECLK_TB<25>, SC_PRECLK_TB<24>, SC_PRECLK_TB<23>, SC_PRECLK_TB<22>, SC_PRECLK_TB<21>, SC_PRECLK_TB<20>, SC_PRECLK_TB<19>, SC_PRECLK_TB<18>, SC_PRECLK_TB<17>, SC_PRECLK_TB<16>, SC_PRECLK_TB<15>, SC_PRECLK_TB<14>, SC_PRECLK_TB<13>, SC_PRECLK_TB<12>, SC_PRECLK_TB<11>, SC_PRECLK_TB<10>, SC_PRECLK_TB<9>, SC_PRECLK_TB<8>, SC_PRECLK_TB<7>, SC_PRECLK_TB<6>, SC_PRECLK_TB<5>, SC_PRECLK_TB<4>, SC_PRECLK_TB<3>, SC_PRECLK_TB<2>, SC_PRECLK_TB<1>, SC_PRECLK_TB<0>" */,
        config input SC_SEL_Q[9:0]          = 10'b00_0000_0000        /*pragma PAP_CFG_BIT_NAME = "SC_SEL_Q<9>, SC_SEL_Q<8>, SC_SEL_Q<7>, SC_SEL_Q<6>, SC_SEL_Q<5>, SC_SEL_Q<4>, SC_SEL_Q<3>, SC_SEL_Q<2>, SC_SEL_Q<1>, SC_SEL_Q<0>" */,

        // These are the config ports.
        // FIXME
        input     REFCLK2CORE0 = 1'b1,
        input     REFCLK2CORE1 = 1'b1,
        input     RX[3:0]      = 4'b1111,
        input     TX[3:0]      = 4'b1111,
        input     PCLK_6[1:0]  = 2'b11,
        output    CLKOUT[9:0],
        input     PCLK_7[1:0] = 2'b11,
        input     PLL4[4:0]   = 5'h1f,
        input     PLL5[4:0]   = 5'h1f,
        input     PLL6[4:0]   = 5'h1f,
        input     PLL7[4:0]   = 5'h1f,
        input     CLKDIV_B0[3:0] = 4'b1111,
        input     CLKDIV_B1[3:0] = 4'b1111,
        input     GLOGEN_PREGMUX_B = 1'b1,
        input     SIG_FR_CIM_PREGMUX_B[2:0] = 3'b111

    );

}// end of device PREGMUX_B

/*******************************************************************************

  Device    [PREGMUX_B]

  Author    []

  Abstract  [The structure netlist of PREGMUX_B is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of PREGMUX_B
{
    // Wires for input ports


   // Wires connecting to output ports
    routing
    {
       (
            RX[0] ,
            PLL4[0] ,
            PLL5[0] ,
            PLL5[4] ,
            PLL6[0] ,
            PLL7[4],
            PCLK_6[0] ,
            REFCLK2CORE1 ,
            CLKDIV_B1[1]  -->  CLKOUT[0] ) = 150;

       (
            RX[0] ,
            TX[0] ,
            TX[3],
            PLL4[0] ,
            PLL4[1] ,
            PLL5[3] ,
            PLL6[1] ,
            PLL7[3],
            PCLK_6[1] ,
            CLKDIV_B1[0]  -->  CLKOUT[1] ) = 150;
            
       (
            RX[1] ,
            RX[3] ,
            PLL4[2] ,
            PLL5[2] ,
            PLL6[2] ,
            PLL7[2],
            PCLK_7[0] ,
            CLKDIV_B0[3],
            CLKDIV_B1[3]  -->  CLKOUT[2] ) = 150;
            
       (
            TX[1] ,
            PLL4[3] ,
            PLL5[1] ,
            PLL6[3] ,
            PLL7[1],
            PCLK_7[1] ,
            CLKDIV_B0[2] ,
            CLKDIV_B1[2] ,
            REFCLK2CORE0  -->  CLKOUT[3] ) = 150;

       (
            TX[2] ,
            TX[3] ,
            RX[2] ,
            PLL4[4] ,
            PLL5[0] ,
            PLL6[4] ,
            PLL7[0],
            CLKDIV_B0[0] ,
            CLKDIV_B0[1] ,
            CLKDIV_B1[0]  -->  CLKOUT[4] ) = 150;

       (
            TX[2] ,
            RX[2] ,
            PLL4[4] ,
            PLL5[0] ,
            PLL6[0] ,
            PLL6[4] ,
            PLL7[0],
            CLKDIV_B0[0] ,
            CLKDIV_B0[1]  -->  CLKOUT[5] ) = 150;
            
       (
            TX[1] ,
            RX[3] ,
            PLL4[3] ,
            PLL5[1] ,
            PLL6[3] ,
            PLL7[1],
            PCLK_7[0] ,
            PCLK_7[1] ,
            CLKDIV_B0[2]  -->  CLKOUT[6] ) = 150;

       (
            TX[3] ,
            RX[1] ,
            PLL4[2] ,
            PLL5[2] ,
            PLL6[2] ,
            PLL7[2] ,
            CLKDIV_B0[3] ,
            CLKDIV_B1[0] ,
            CLKDIV_B1[3]  -->  CLKOUT[7] ) = 150;
            
       (
            TX[0]    ,
            TX[2]    ,
            PLL4[1]  ,
            PLL5[3]  ,
            PLL6[1]  ,
            PLL7[3]  ,
            PCLK_6[1] ,
            CLKDIV_B0[0] ,            
            CLKDIV_B1[2] ,
            REFCLK2CORE0 --> CLKOUT[8] ) = 150;
            
       (
            RX[0]   ,
            PLL4[0] ,
            PLL5[4] ,
            PLL6[0] ,
            PLL7[3] ,
            PLL7[4] ,
            PCLK_6[0] ,
            REFCLK2CORE1 ,
            CLKDIV_B1[1] --> CLKOUT[9] ) = 150;

   }

   // Internal wires

}; // end of structure netlist of PREGMUX_B

/*******************************************************************************

  Device    [PREGMUX_B]

  Author    []

  Abstract  [Configure the configuration bits based on the value of config parameter]

  Revision History:

********************************************************************************/
configuration cfg of PREGMUX_B
{
   if (TEST_MODE == "DISABLE")
   {       
       if ( PLL4[0]      --> CLKOUT[0]) 
       { 
          SC_PRECLK_TB[2:0] := 3'b001;
          SC_SEL_Q[4]       := 1'b1;
       }
       
       if ( RX[0]        --> CLKOUT[0]) 
       { 
          SC_PRECLK_TB[2:0] := 3'b001; 
          SC_SEL_Q[4]       := 1'b0;
       }
         
       if ( PLL5[0]      --> CLKOUT[0])
       { 
           SC_PRECLK_TB[2:0] := 3'b010;
       }  
       if ( PLL5[4]      --> CLKOUT[0])
       { 
           SC_PRECLK_TB[2:0] := 3'b011; 
       } 
        
       if ( PLL6[0]      --> CLKOUT[0]) 
       { 
          SC_PRECLK_TB[2:0] := 3'b100;
       } 
        
       if ( PLL7[4]      --> CLKOUT[0]) 
       { 
          SC_PRECLK_TB[2:0] := 3'b101; 
       }  
       
       if ( PCLK_6[0]    --> CLKOUT[0]) 
       {
           SC_PRECLK_TB[2:0] := 3'b110;
           SC_SEL_Q[5]       := 1'b1; 
       }  
       
       if ( REFCLK2CORE1 --> CLKOUT[0]) 
       { 
           SC_PRECLK_TB[2:0] := 3'b110; 
           SC_SEL_Q[5] := 1'b0;
       } 
        
       if ( CLKDIV_B1[1] --> CLKOUT[0])
       { 
           SC_PRECLK_TB[2:0] := 3'b111; 
       }                                                      
      
       if ( PLL4[0]      --> CLKOUT[1]) 
       {  
          SC_SEL_Q[4] := 1'b1; 
          SC_PRECLK_TB[5:3] := 3'b001; 
       }  
       
       if ( RX[0]        --> CLKOUT[1])
       {  
          SC_SEL_Q[4] := 1'b0; 
          SC_PRECLK_TB[5:3] := 3'b001; 
       } 
        
       if ( PLL4[1]      --> CLKOUT[1])
       {  
          SC_SEL_Q[3]       := 1'b1; 
          SC_PRECLK_TB[5:3] := 3'b010; 
       }  
       
       if ( TX[0]        --> CLKOUT[1]) 
       {  
          SC_SEL_Q[3]       := 1'b0; 
          SC_PRECLK_TB[5:3] := 3'b010;
       }  
       
       if ( PLL5[3]      --> CLKOUT[1]) 
       {                      
           SC_PRECLK_TB[5:3] := 3'b011; 
       } 
        
       if ( PLL6[1]      --> CLKOUT[1]) 
       {                       
          SC_PRECLK_TB[5:3] := 3'b100; 
       } 
        
       if ( PLL7[3]      --> CLKOUT[1]) 
       {                       
           SC_PRECLK_TB[5:3] := 3'b101; 
       } 
        
       if ( PCLK_6[1]    --> CLKOUT[1]) 
       {                       
          SC_PRECLK_TB[5:3] := 3'b110; 
       } 
        
       if ( CLKDIV_B1[0] --> CLKOUT[1]) 
       {  
          SC_SEL_Q[7]       := 1'b1; 
          SC_PRECLK_TB[5:3] := 3'b111;
       }  
       
       if ( TX[3]        --> CLKOUT[1]) 
       {  
          SC_SEL_Q[7]       := 1'b0; 
          SC_PRECLK_TB[5:3] := 3'b111;
       }  
                                                          
       //
       
       if ( PLL4[2]      --> CLKOUT[2]) 
       {  
          SC_SEL_Q[2] := 1'b1; 
          SC_PRECLK_TB[8:6] := 3'b001;
       }  
       
       if ( RX[1]        --> CLKOUT[2]) 
       {  
          SC_SEL_Q[2] := 1'b0; 
          SC_PRECLK_TB[8:6] := 3'b001;
       }  
       
       if ( PLL5[2]      --> CLKOUT[2]) 
       {                      
          SC_PRECLK_TB[8:6] := 3'b010;
       }  
       
       if ( PLL6[2]      --> CLKOUT[2]) 
       {                      
          SC_PRECLK_TB[8:6] := 3'b011;
       }  
       
       if ( PLL7[2]      --> CLKOUT[2]) 
       {                      
          SC_PRECLK_TB[8:6] := 3'b100;
       }  
       
       if ( PCLK_7[0]    --> CLKOUT[2]) 
       {  
          SC_SEL_Q[8] := 1'b1;
          SC_PRECLK_TB[8:6] := 3'b101;
       }  
       
       if ( RX[3]        --> CLKOUT[2]) 
       {  
          SC_SEL_Q[8] := 1'b0; 
          SC_PRECLK_TB[8:6] := 3'b101;
       }  
       
       if ( CLKDIV_B0[3] --> CLKOUT[2]) 
       {                      
          SC_PRECLK_TB[8:6] := 3'b110;
       }  
       
       if ( CLKDIV_B1[3] --> CLKOUT[2]) 
       {                      
          SC_PRECLK_TB[8:6] := 3'b111;
       }  
       
                                                           
         
                         
       if ( PLL4[3]      --> CLKOUT[3]) 
       {  
          SC_SEL_Q[1] := 1'b1; 
          SC_PRECLK_TB[11:9] := 3'b001; 
       }         
             
       if ( TX[1]        --> CLKOUT[3]) 
       {  
          SC_SEL_Q[1] := 1'b0; 
          SC_PRECLK_TB[11:9] := 3'b001; 
       }
          
       if ( PLL5[1]      --> CLKOUT[3]) 
       {                     
          SC_PRECLK_TB[11:9] := 3'b010; 
       } 
                            
       if ( PLL6[3]      --> CLKOUT[3]) 
       {                      
          SC_PRECLK_TB[11:9] := 3'b011; 
       }    
                      
       if ( PLL7[1]      --> CLKOUT[3]) 
       {                      
          SC_PRECLK_TB[11:9] := 3'b100; 
       }       
                   
       if ( PCLK_7[1]    --> CLKOUT[3]) 
       {                      
          SC_PRECLK_TB[11:9] := 3'b101;
       }  
                          
       if ( CLKDIV_B0[2] --> CLKOUT[3]) 
       {                      
          SC_PRECLK_TB[11:9] := 3'b110;
       }  
                          
       if ( CLKDIV_B1[2] --> CLKOUT[3]) 
       {  
          SC_SEL_Q[6] := 1'b1; 
          SC_PRECLK_TB[11:9] := 3'b111;
       }  
       
       if ( REFCLK2CORE0 --> CLKOUT[3]) 
       {  
          SC_SEL_Q[6] := 1'b0; 
          SC_PRECLK_TB[11:9] := 3'b111;
       }  
       
                                                           
                    
       if ( PLL4[4]      --> CLKOUT[4]) 
       {  
          SC_SEL_Q[0] := 1'b1; 
          SC_PRECLK_TB[14:12] := 3'b001; 
       }
       
       if ( RX[2]        --> CLKOUT[4]) 
       {  
          SC_SEL_Q[0] := 1'b0; 
          SC_PRECLK_TB[14:12] := 3'b001; 
       }
       if ( PLL5[0]      --> CLKOUT[4]) 
       {                      
          SC_PRECLK_TB[14:12] := 3'b010;
       }  
                          
       if ( PLL6[4]      --> CLKOUT[4]) 
       {                      
          SC_PRECLK_TB[14:12] := 3'b011;
       }  
                          
       if ( PLL7[0]      --> CLKOUT[4]) 
       {                      
          SC_PRECLK_TB[14:12] := 3'b100;
       }  
                          
       if ( CLKDIV_B0[0] --> CLKOUT[4]) 
       {  
          SC_SEL_Q[9] := 1'b1; 
          SC_PRECLK_TB[14:12] := 3'b101;
       }  
       
       if ( TX[2]        --> CLKOUT[4]) 
       {  
          SC_SEL_Q[9] := 1'b0; 
          SC_PRECLK_TB[14:12] := 3'b101;
       }  
       
       if ( CLKDIV_B0[1] --> CLKOUT[4]) 
       {                      
          SC_PRECLK_TB[14:12] := 3'b110;
       }  
                          
       if ( CLKDIV_B1[0] --> CLKOUT[4]) 
       {  
          SC_SEL_Q[7] := 1'b1; 
          SC_PRECLK_TB[14:12] := 3'b111;
       }  
       
       if ( TX[3]        --> CLKOUT[4]) 
       {  
          SC_SEL_Q[7] := 1'b0; 
          SC_PRECLK_TB[14:12] := 3'b111;
       }                                
                         
       if ( PLL4[4]      --> CLKOUT[5]) 
       {  
          SC_SEL_Q[0] := 1'b1; 
          SC_PRECLK_TB[17:15] :=  3'b001;
       }  
       
       if ( RX[2]        --> CLKOUT[5]) 
       {  
          SC_SEL_Q[0] := 1'b0; 
          SC_PRECLK_TB[17:15] :=  3'b001;
       }  
       
       if ( PLL5[0]      --> CLKOUT[5]) 
       {                      
          SC_PRECLK_TB[17:15] :=  3'b010;
       }  
                             
       if ( PLL6[0]      --> CLKOUT[5]) 
       {                      
          SC_PRECLK_TB[17:15] :=  3'b011;
       }  
                          
       if ( PLL6[4]      --> CLKOUT[5]) 
       {                      
          SC_PRECLK_TB[17:15] :=  3'b100;
       }  
                          
       if ( PLL7[0]      --> CLKOUT[5]) 
       {                      
          SC_PRECLK_TB[17:15] :=  3'b101;
       }  
                          
       if ( CLKDIV_B0[0] --> CLKOUT[5]) 
       {  
          SC_SEL_Q[9] := 1'b1; 
          SC_PRECLK_TB[17:15] :=  3'b110;
       }  
       
       if ( TX[2]        --> CLKOUT[5]) 
       {  
          SC_SEL_Q[9] := 1'b0; 
          SC_PRECLK_TB[17:15] :=  3'b110;
       }  
       
       if ( CLKDIV_B0[1] --> CLKOUT[5]) 
       {                      
          SC_PRECLK_TB[17:15] :=  3'b111;
       }  
        
                                                      
                     
       if ( PLL4[3]      --> CLKOUT[6]) 
       {  
          SC_SEL_Q[1] := 1'b1; 
          SC_PRECLK_TB[20:18] :=     3'b001;
       }  
       
       if ( TX[1]        --> CLKOUT[6]) 
       {  
          SC_SEL_Q[1] := 1'b0; 
          SC_PRECLK_TB[20:18] :=     3'b001;
       }  
                    
       if ( PLL5[1]      --> CLKOUT[6]) 
       {                      
          SC_PRECLK_TB[20:18] :=  3'b010;
       }  
                       
       if ( PLL6[3]      --> CLKOUT[6]) 
       {                      
          SC_PRECLK_TB[20:18] :=  3'b011;
       }  
                       
       if ( PLL7[1]      --> CLKOUT[6]) 
       {                      
          SC_PRECLK_TB[20:18] :=  3'b100;
       }  
                       
       if ( PCLK_7[0]    --> CLKOUT[6]) 
       {  
          SC_SEL_Q[8] := 1'b1; 
          SC_PRECLK_TB[20:18] :=     3'b101;
       }  
       
       if ( RX[3]        --> CLKOUT[6]) 
       {  
          SC_SEL_Q[8] := 1'b0; 
          SC_PRECLK_TB[20:18] :=     3'b101;
       }  
       
       if ( PCLK_7[1]    --> CLKOUT[6]) 
       {                      
          SC_PRECLK_TB[20:18] :=  3'b110;
       }  
                       
       if ( CLKDIV_B0[2] --> CLKOUT[6]) 
       {                      
          SC_PRECLK_TB[20:18] :=  3'b111;
       }  
       
                                                           
                                          
       if ( PLL4[2]      --> CLKOUT[7]) 
       {  
          SC_SEL_Q[2] := 1'b1; 
          SC_PRECLK_TB[23:21] :=     3'b001;
       }  
       
       if ( RX[1]        --> CLKOUT[7]) 
       {  
          SC_SEL_Q[2] := 1'b0; 
          SC_PRECLK_TB[23:21] :=     3'b001;
       }  
       
       if ( PLL5[2]      --> CLKOUT[7]) 
       {                      
          SC_PRECLK_TB[23:21] :=  3'b010;
       }  
                                          
       if ( PLL6[2]      --> CLKOUT[7]) 
       {                      
          SC_PRECLK_TB[23:21] :=  3'b011;
       }  
                          
       if ( PLL7[2]      --> CLKOUT[7]) 
       {                      
          SC_PRECLK_TB[23:21] :=  3'b100;
       }  
                          
       if ( CLKDIV_B0[3] --> CLKOUT[7]) 
       {                      
          SC_PRECLK_TB[23:21] :=  3'b101;
       }  
                          
       if ( CLKDIV_B1[0] --> CLKOUT[7]) 
       {  
          SC_SEL_Q[7] := 1'b1; 
          SC_PRECLK_TB[23:21] :=     3'b110;
       }  
       
       if ( TX[3]        --> CLKOUT[7]) 
       {  
          SC_SEL_Q[7] := 1'b0; 
          SC_PRECLK_TB[23:21] :=     3'b110;
       }  
       
       if ( CLKDIV_B1[3] --> CLKOUT[7]) 
       {                      
          SC_PRECLK_TB[23:21] :=  3'b111;
       }  
       
                                                          
                                          
       if ( PLL4[1]      --> CLKOUT[8]) 
       {  
          SC_SEL_Q[3] := 1'b1; 
          SC_PRECLK_TB[26:24] := 3'b001;
       }  
                         
       if ( TX[0]        --> CLKOUT[8]) 
       {  
          SC_SEL_Q[3] := 1'b0; 
          SC_PRECLK_TB[26:24] := 3'b001;
       }  
       
       if ( PLL5[3]      --> CLKOUT[8]) 
       {                      
          SC_PRECLK_TB[26:24] := 3'b010;
       }  
                          
       if ( PLL6[1]      --> CLKOUT[8]) 
       {                      
          SC_PRECLK_TB[26:24] := 3'b011;
       }  
                          
       if ( PLL7[3]      --> CLKOUT[8]) 
       {                      
          SC_PRECLK_TB[26:24] := 3'b100;
       }  
                          
       if ( PCLK_6[1]    --> CLKOUT[8]) 
       {                      
          SC_PRECLK_TB[26:24] := 3'b101;
       }  
                          
       if ( CLKDIV_B0[0] --> CLKOUT[8]) 
       {  
          SC_SEL_Q[9] := 1'b1; 
          SC_PRECLK_TB[26:24] := 3'b110;
       }  
       
       if ( TX[2]        --> CLKOUT[8]) 
       {  
          SC_SEL_Q[9] := 1'b0; 
          SC_PRECLK_TB[26:24] := 3'b110;
       }  
       
       if ( CLKDIV_B1[2] --> CLKOUT[8]) 
       {  
          SC_SEL_Q[6] := 1'b1;
          SC_PRECLK_TB[26:24] := 3'b111;
       }  
       
       if ( REFCLK2CORE0 --> CLKOUT[8]) 
       {  
          SC_SEL_Q[6] := 1'b0; 
          SC_PRECLK_TB[26:24] := 3'b111;
       }  
       
                                                         
                                          
       if ( PLL4[0]      --> CLKOUT[9]) 
       {  
          SC_SEL_Q[4] := 1'b1; 
          SC_PRECLK_TB[29:27] :=     3'b001;
       }  
       
       if ( RX[0]        --> CLKOUT[9]) 
       {  
          SC_SEL_Q[4] := 1'b0; 
          SC_PRECLK_TB[29:27] :=     3'b001;
       }  
       
       if ( PLL5[4]      --> CLKOUT[9]) 
       {                      
          SC_PRECLK_TB[29:27] :=  3'b010;
       }  
                         
       if ( PLL6[0]      --> CLKOUT[9]) 
       {                      
          SC_PRECLK_TB[29:27] :=  3'b011;
       }  
                         
       if ( PLL7[3]      --> CLKOUT[9]) 
       {                      
          SC_PRECLK_TB[29:27] :=  3'b100;
       }  
                         
       if ( PLL7[4]      --> CLKOUT[9]) 
       {                      
          SC_PRECLK_TB[29:27] :=  3'b101;
       }  
                         
       if ( PCLK_6[0]    --> CLKOUT[9]) 
       {  
          SC_SEL_Q[5] := 1'b1; 
          SC_PRECLK_TB[29:27] :=     3'b110;
       }  
       
       if ( REFCLK2CORE1 --> CLKOUT[9]) 
       {  
          SC_SEL_Q[5] := 1'b0; 
          SC_PRECLK_TB[29:27] :=     3'b110;
       }  
       
       if ( CLKDIV_B1[1] --> CLKOUT[9]) 
       {                      
          SC_PRECLK_TB[29:27] :=  3'b111;
       }  
       
       SC_TESTMODEN_N := 1'b0;
                      
       
   }
   else // if (TEST_MODE == "ENABLE" )
   {
       SC_TESTMODEN_N  := 1'b1;
       SC_LOCALMODEN_N := LOCALMODEN_N;
       
   }
    
}; // end of configuration cfg of PREGMUX_B

