# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../../Downloads/lab3/powerpcfsm.v" \
"../../../../../../../../../Downloads/lab3/mpc106fsm.v" \
"../../../../../../../../../Downloads/lab3/chip_select_splitter.v" \
"../../../../../../../../../Downloads/lab3/data_splitter.v" \
"../../../../../../../../../Downloads/lab3/2mx9_sdramfsm.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_powerpcfsm_0_0/sim/powerPCItoSDRAM_powerpcfsm_0_0.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mpc106fsm_0_0/sim/powerPCItoSDRAM_mpc106fsm_0_0.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_chip_select_splitter_0_0/sim/powerPCItoSDRAM_chip_select_splitter_0_0.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_data_splitter_0_0/sim/powerPCItoSDRAM_data_splitter_0_0.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/ip/powerPCItoSDRAM_mx9_sdramfsm_0_0/sim/powerPCItoSDRAM_mx9_sdramfsm_0_0.v" \
"../../../../project_1.ip_user_files/bd/powerPCItoSDRAM/sim/powerPCItoSDRAM.v" \
"../../../../project_1.srcs/sources_1/bd/powerPCItoSDRAM/hdl/powerPCItoSDRAM_wrapper.v" \
"../../../../../../../../../Downloads/lab3/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
